[trace]User specified seed 0x68316893
[notice]Initial seed = 0x68316893
[trace]User specified config file "/nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config".
[notice]FORCE_PATH = /nfs/home/konglinghui/force-riscv
[notice]Loading config file: /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config ...
[notice]Generating using test template "/nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py"...
[notice]Simulating instructions during test generation.
[notice]Generate outputs with seed number.
[notice]Test options specified: handlers_set=Fast.
[notice]Command line: /nfs/home/konglinghui/force-riscv/bin/friscv -t /nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py -c /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config -s 0x68316893 -w -l trace -o handlers_set=Fast
[notice]Simulator API module: '/nfs/home/konglinghui/force-riscv/bin/SimApiHANDCAR.so'.
[notice]Simulator DLL: '/nfs/home/konglinghui/force-riscv/utils/handcar/handcar_cosim.so'.
token: -p1
token: --varch=vlen:512,slen:512,elen:64
token: --isa=RV64IMAFDCV_zfh
Received additional options: handcar_cosim, -p1, --varch=vlen:512,slen:512,elen:64, --isa=RV64IMAFDCV_zfh, no_elf, 
[notice]Simulator Standalone: '/nfs/home/konglinghui/force-riscv/fpix/bin/fpix_riscv'.
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/g_instructions.xml ...
[trace]Adding new instruction ADD##RISCV
[trace]Adding new instruction ADDI##RISCV
[trace]Adding new instruction AMOADD.W##RISCV
[trace]Adding new instruction AMOAND.W##RISCV
[trace]Adding new instruction AMOMAX.W##RISCV
[trace]Adding new instruction AMOMAXU.W##RISCV
[trace]Adding new instruction AMOMIN.W##RISCV
[trace]Adding new instruction AMOMINU.W##RISCV
[trace]Adding new instruction AMOOR.W##RISCV
[trace]Adding new instruction AMOSWAP.W##RISCV
[trace]Adding new instruction AMOXOR.W##RISCV
[trace]Adding new instruction AND##RISCV
[trace]Adding new instruction ANDI##RISCV
[trace]Adding new instruction AUIPC##RISCV
[trace]Adding new instruction BEQ##RISCV
[trace]Adding new instruction BGE##RISCV
[trace]Adding new instruction BGEU##RISCV
[trace]Adding new instruction BLT##RISCV
[trace]Adding new instruction BLTU##RISCV
[trace]Adding new instruction BNE##RISCV
[trace]Adding new instruction CSRRC#register#RISCV
[trace]Adding new instruction CSRRCI#immediate#RISCV
[trace]Adding new instruction CSRRS#register#RISCV
[trace]Adding new instruction CSRRSI#immediate#RISCV
[trace]Adding new instruction CSRRW#register#RISCV
[trace]Adding new instruction CSRRWI#immediate#RISCV
[trace]Adding new instruction DIV##RISCV
[trace]Adding new instruction DIVU##RISCV
[trace]Adding new instruction EBREAK##RISCV
[trace]Adding new instruction ECALL##RISCV
[trace]Adding new instruction FADD.D##RISCV
[trace]Adding new instruction FADD.S##RISCV
[trace]Adding new instruction FCLASS.D##RISCV
[trace]Adding new instruction FCLASS.S##RISCV
[trace]Adding new instruction FCVT.D.S##RISCV
[trace]Adding new instruction FCVT.D.W##RISCV
[trace]Adding new instruction FCVT.D.WU##RISCV
[trace]Adding new instruction FCVT.S.D##RISCV
[trace]Adding new instruction FCVT.S.W##RISCV
[trace]Adding new instruction FCVT.S.WU##RISCV
[trace]Adding new instruction FCVT.W.D##RISCV
[trace]Adding new instruction FCVT.W.S##RISCV
[trace]Adding new instruction FCVT.WU.D##RISCV
[trace]Adding new instruction FCVT.WU.S##RISCV
[trace]Adding new instruction FDIV.D##RISCV
[trace]Adding new instruction FDIV.S##RISCV
[trace]Adding new instruction FENCE##RISCV
[trace]Adding new instruction FENCE.I##RISCV
[trace]Adding new instruction FEQ.D##RISCV
[trace]Adding new instruction FEQ.S##RISCV
[trace]Adding new instruction FLD##RISCV
[trace]Adding new instruction FLE.D##RISCV
[trace]Adding new instruction FLE.S##RISCV
[trace]Adding new instruction FLT.D##RISCV
[trace]Adding new instruction FLT.S##RISCV
[trace]Adding new instruction FLW##RISCV
[trace]Adding new instruction FMADD.D##RISCV
[trace]Adding new instruction FMADD.S##RISCV
[trace]Adding new instruction FMAX.D##RISCV
[trace]Adding new instruction FMAX.S##RISCV
[trace]Adding new instruction FMIN.D##RISCV
[trace]Adding new instruction FMIN.S##RISCV
[trace]Adding new instruction FMSUB.D##RISCV
[trace]Adding new instruction FMSUB.S##RISCV
[trace]Adding new instruction FMUL.D##RISCV
[trace]Adding new instruction FMUL.S##RISCV
[trace]Adding new instruction FMV.W.X##RISCV
[trace]Adding new instruction FMV.X.W##RISCV
[trace]Adding new instruction FNMADD.D##RISCV
[trace]Adding new instruction FNMADD.S##RISCV
[trace]Adding new instruction FNMSUB.D##RISCV
[trace]Adding new instruction FNMSUB.S##RISCV
[trace]Adding new instruction FSD##RISCV
[trace]Adding new instruction FSGNJ.D##RISCV
[trace]Adding new instruction FSGNJ.S##RISCV
[trace]Adding new instruction FSGNJN.D##RISCV
[trace]Adding new instruction FSGNJN.S##RISCV
[trace]Adding new instruction FSGNJX.D##RISCV
[trace]Adding new instruction FSGNJX.S##RISCV
[trace]Adding new instruction FSQRT.D##RISCV
[trace]Adding new instruction FSQRT.S##RISCV
[trace]Adding new instruction FSUB.D##RISCV
[trace]Adding new instruction FSUB.S##RISCV
[trace]Adding new instruction FSW##RISCV
[trace]Adding new instruction JAL##RISCV
[trace]Adding new instruction JALR##RISCV
[trace]Adding new instruction LB##RISCV
[trace]Adding new instruction LBU##RISCV
[trace]Adding new instruction LH##RISCV
[trace]Adding new instruction LHU##RISCV
[trace]Adding new instruction LR.W##RISCV
[trace]Adding new instruction LUI##RISCV
[trace]Adding new instruction LW##RISCV
[trace]Adding new instruction MUL##RISCV
[trace]Adding new instruction MULH##RISCV
[trace]Adding new instruction MULHSU##RISCV
[trace]Adding new instruction MULHU##RISCV
[trace]Adding new instruction OR##RISCV
[trace]Adding new instruction ORI##RISCV
[trace]Adding new instruction REM##RISCV
[trace]Adding new instruction REMU##RISCV
[trace]Adding new instruction SB##RISCV
[trace]Adding new instruction SC.W##RISCV
[trace]Adding new instruction SH##RISCV
[trace]Adding new instruction SLL##RISCV
[trace]Adding new instruction SLLI#RV32I#RISCV
[trace]Adding new instruction SLT##RISCV
[trace]Adding new instruction SLTI##RISCV
[trace]Adding new instruction SLTIU##RISCV
[trace]Adding new instruction SLTU##RISCV
[trace]Adding new instruction SRA##RISCV
[trace]Adding new instruction SRAI#RV32I#RISCV
[trace]Adding new instruction SRL##RISCV
[trace]Adding new instruction SRLI#RV32I#RISCV
[trace]Adding new instruction SUB##RISCV
[trace]Adding new instruction SW##RISCV
[trace]Adding new instruction XOR##RISCV
[trace]Adding new instruction XORI##RISCV
[trace]Adding new instruction LEND##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/g_instructions_rv64.xml ...
[trace]Adding new instruction ADDIW##RISCV
[trace]Adding new instruction ADDW##RISCV
[trace]Adding new instruction AMOADD.D##RISCV
[trace]Adding new instruction AMOAND.D##RISCV
[trace]Adding new instruction AMOMAX.D##RISCV
[trace]Adding new instruction AMOMAXU.D##RISCV
[trace]Adding new instruction AMOMIN.D##RISCV
[trace]Adding new instruction AMOMINU.D##RISCV
[trace]Adding new instruction AMOOR.D##RISCV
[trace]Adding new instruction AMOSWAP.D##RISCV
[trace]Adding new instruction AMOXOR.D##RISCV
[trace]Adding new instruction DIVUW##RISCV
[trace]Adding new instruction DIVW##RISCV
[trace]Adding new instruction FCVT.D.L##RISCV
[trace]Adding new instruction FCVT.D.LU##RISCV
[trace]Adding new instruction FCVT.L.D##RISCV
[trace]Adding new instruction FCVT.L.S##RISCV
[trace]Adding new instruction FCVT.LU.D##RISCV
[trace]Adding new instruction FCVT.LU.S##RISCV
[trace]Adding new instruction FCVT.S.L##RISCV
[trace]Adding new instruction FCVT.S.LU##RISCV
[trace]Adding new instruction FMV.D.X##RISCV
[trace]Adding new instruction FMV.X.D##RISCV
[trace]Adding new instruction LD##RISCV
[trace]Adding new instruction LR.D##RISCV
[trace]Adding new instruction LWU##RISCV
[trace]Adding new instruction MULW##RISCV
[trace]Adding new instruction REMUW##RISCV
[trace]Adding new instruction REMW##RISCV
[trace]Adding new instruction SC.D##RISCV
[trace]Adding new instruction SD##RISCV
[trace]Adding new instruction SLLI#RV64I#RISCV
[trace]Adding new instruction SLLIW##RISCV
[trace]Adding new instruction SLLW##RISCV
[trace]Adding new instruction SRAI#RV64I#RISCV
[trace]Adding new instruction SRAIW##RISCV
[trace]Adding new instruction SRAW##RISCV
[trace]Adding new instruction SRLI#RV64I#RISCV
[trace]Adding new instruction SRLIW##RISCV
[trace]Adding new instruction SRLW##RISCV
[trace]Adding new instruction SUBW##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/c_instructions.xml ...
[trace]Adding new instruction C.ADD##RISCV
[trace]Adding new instruction C.ADDI##RISCV
[trace]Adding new instruction C.ADDI16SP##RISCV
[trace]Adding new instruction C.ADDI4SPN##RISCV
[trace]Adding new instruction C.AND##RISCV
[trace]Adding new instruction C.ANDI##RISCV
[trace]Adding new instruction C.BEQZ##RISCV
[trace]Adding new instruction C.BNEZ##RISCV
[trace]Adding new instruction C.EBREAK##RISCV
[trace]Adding new instruction C.FLD##RISCV
[trace]Adding new instruction C.FLDSP##RISCV
[trace]Adding new instruction C.FSD##RISCV
[trace]Adding new instruction C.FSDSP##RISCV
[trace]Adding new instruction C.J##RISCV
[trace]Adding new instruction C.JALR##RISCV
[trace]Adding new instruction C.JR##RISCV
[trace]Adding new instruction C.LI##RISCV
[trace]Adding new instruction C.LUI##RISCV
[trace]Adding new instruction C.LW##RISCV
[trace]Adding new instruction C.LWSP##RISCV
[trace]Adding new instruction C.MV##RISCV
[trace]Adding new instruction C.NOP##RISCV
[trace]Adding new instruction C.OR##RISCV
[trace]Adding new instruction C.SLLI##RISCV
[trace]Adding new instruction C.SLLI64##RISCV
[trace]Adding new instruction C.SRAI##RISCV
[trace]Adding new instruction C.SRAI64##RISCV
[trace]Adding new instruction C.SRLI##RISCV
[trace]Adding new instruction C.SRLI64##RISCV
[trace]Adding new instruction C.SUB##RISCV
[trace]Adding new instruction C.SW##RISCV
[trace]Adding new instruction C.SWSP##RISCV
[trace]Adding new instruction C.XOR##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/c_instructions_rv64.xml ...
[trace]Adding new instruction C.ADDIW##RISCV
[trace]Adding new instruction C.ADDW##RISCV
[trace]Adding new instruction C.LD##RISCV
[trace]Adding new instruction C.LDSP##RISCV
[trace]Adding new instruction C.SD##RISCV
[trace]Adding new instruction C.SDSP##RISCV
[trace]Adding new instruction C.SUBW##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/v_instructions.xml ...
[trace]Adding new instruction VAADD.VV##RISCV
[trace]Adding new instruction VAADD.VX##RISCV
[trace]Adding new instruction VAADDU.VV##RISCV
[trace]Adding new instruction VAADDU.VX##RISCV
[trace]Adding new instruction VADC.VIM##RISCV
[trace]Adding new instruction VADC.VVM##RISCV
[trace]Adding new instruction VADC.VXM##RISCV
[trace]Adding new instruction VADD.VI##RISCV
[trace]Adding new instruction VADD.VV##RISCV
[trace]Adding new instruction VADD.VX##RISCV
[trace]Adding new instruction VAMOADDEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOADDEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOADDEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOANDEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOANDEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMAXUEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMAXUEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMINEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMINEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOMINUEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOMINUEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI16.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI16.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI32.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI32.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI64.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI64.V#Register write#RISCV
[trace]Adding new instruction VAMOOREI8.V#No register write#RISCV
[trace]Adding new instruction VAMOOREI8.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI16.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI16.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI32.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI32.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI64.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI64.V#Register write#RISCV
[trace]Adding new instruction VAMOSWAPEI8.V#No register write#RISCV
[trace]Adding new instruction VAMOSWAPEI8.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI16.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI16.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI32.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI32.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI64.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI64.V#Register write#RISCV
[trace]Adding new instruction VAMOXOREI8.V#No register write#RISCV
[trace]Adding new instruction VAMOXOREI8.V#Register write#RISCV
[trace]Adding new instruction VAND.VI##RISCV
[trace]Adding new instruction VAND.VV##RISCV
[trace]Adding new instruction VAND.VX##RISCV
[trace]Adding new instruction VASUB.VV##RISCV
[trace]Adding new instruction VASUB.VX##RISCV
[trace]Adding new instruction VASUBU.VV##RISCV
[trace]Adding new instruction VASUBU.VX##RISCV
[trace]Adding new instruction VCOMPRESS.VM##RISCV
[trace]Adding new instruction VCPOP.M##RISCV
[trace]Adding new instruction VDIV.VV##RISCV
[trace]Adding new instruction VDIV.VX##RISCV
[trace]Adding new instruction VDIVU.VV##RISCV
[trace]Adding new instruction VDIVU.VX##RISCV
[trace]Adding new instruction VFADD.VF##RISCV
[trace]Adding new instruction VFADD.VV##RISCV
[trace]Adding new instruction VFCLASS.V##RISCV
[trace]Adding new instruction VFCVT.F.X.V##RISCV
[trace]Adding new instruction VFCVT.F.XU.V##RISCV
[trace]Adding new instruction VFCVT.RTZ.X.F.V##RISCV
[trace]Adding new instruction VFCVT.RTZ.XU.F.V##RISCV
[trace]Adding new instruction VFCVT.X.F.V##RISCV
[trace]Adding new instruction VFCVT.XU.F.V##RISCV
[trace]Adding new instruction VFDIV.VF##RISCV
[trace]Adding new instruction VFDIV.VV##RISCV
[trace]Adding new instruction VFIRST.M##RISCV
[trace]Adding new instruction VFMACC.VF##RISCV
[trace]Adding new instruction VFMACC.VV##RISCV
[trace]Adding new instruction VFMADD.VF##RISCV
[trace]Adding new instruction VFMADD.VV##RISCV
[trace]Adding new instruction VFMAX.VF##RISCV
[trace]Adding new instruction VFMAX.VV##RISCV
[trace]Adding new instruction VFMERGE.VFM##RISCV
[trace]Adding new instruction VFMIN.VF##RISCV
[trace]Adding new instruction VFMIN.VV##RISCV
[trace]Adding new instruction VFMSAC.VF##RISCV
[trace]Adding new instruction VFMSAC.VV##RISCV
[trace]Adding new instruction VFMSUB.VF##RISCV
[trace]Adding new instruction VFMSUB.VV##RISCV
[trace]Adding new instruction VFMUL.VF##RISCV
[trace]Adding new instruction VFMUL.VV##RISCV
[trace]Adding new instruction VFMV.F.S##RISCV
[trace]Adding new instruction VFMV.S.F##RISCV
[trace]Adding new instruction VFMV.V.F##RISCV
[trace]Adding new instruction VFNCVT.F.F.W##RISCV
[trace]Adding new instruction VFNCVT.F.X.W##RISCV
[trace]Adding new instruction VFNCVT.F.XU.W##RISCV
[trace]Adding new instruction VFNCVT.ROD.F.F.W##RISCV
[trace]Adding new instruction VFNCVT.RTZ.X.F.W##RISCV
[trace]Adding new instruction VFNCVT.RTZ.XU.F.W##RISCV
[trace]Adding new instruction VFNCVT.X.F.W##RISCV
[trace]Adding new instruction VFNCVT.XU.F.W##RISCV
[trace]Adding new instruction VFNMACC.VF##RISCV
[trace]Adding new instruction VFNMACC.VV##RISCV
[trace]Adding new instruction VFNMADD.VF##RISCV
[trace]Adding new instruction VFNMADD.VV##RISCV
[trace]Adding new instruction VFNMSAC.VF##RISCV
[trace]Adding new instruction VFNMSAC.VV##RISCV
[trace]Adding new instruction VFNMSUB.VF##RISCV
[trace]Adding new instruction VFNMSUB.VV##RISCV
[trace]Adding new instruction VFRDIV.VF##RISCV
[trace]Adding new instruction VFREC7.V##RISCV
[trace]Adding new instruction VFREDMAX.VS##RISCV
[trace]Adding new instruction VFREDMIN.VS##RISCV
[trace]Adding new instruction VFREDOSUM.VS##RISCV
[trace]Adding new instruction VFREDUSUM.VS##RISCV
[trace]Adding new instruction VFRSQRT7.V##RISCV
[trace]Adding new instruction VFRSUB.VF##RISCV
[trace]Adding new instruction VFSGNJ.VF##RISCV
[trace]Adding new instruction VFSGNJ.VV##RISCV
[trace]Adding new instruction VFSGNJN.VF##RISCV
[trace]Adding new instruction VFSGNJN.VV##RISCV
[trace]Adding new instruction VFSGNJX.VF##RISCV
[trace]Adding new instruction VFSGNJX.VV##RISCV
[trace]Adding new instruction VFSLIDE1DOWN.VF##RISCV
[trace]Adding new instruction VFSLIDE1UP.VF##RISCV
[trace]Adding new instruction VFSQRT.V##RISCV
[trace]Adding new instruction VFSUB.VF##RISCV
[trace]Adding new instruction VFSUB.VV##RISCV
[trace]Adding new instruction VFWADD.VF##RISCV
[trace]Adding new instruction VFWADD.VV##RISCV
[trace]Adding new instruction VFWADD.WF##RISCV
[trace]Adding new instruction VFWADD.WV##RISCV
[trace]Adding new instruction VFWCVT.F.F.V##RISCV
[trace]Adding new instruction VFWCVT.F.X.V##RISCV
[trace]Adding new instruction VFWCVT.F.XU.V##RISCV
[trace]Adding new instruction VFWCVT.RTZ.X.F.V##RISCV
[trace]Adding new instruction VFWCVT.RTZ.XU.F.V##RISCV
[trace]Adding new instruction VFWCVT.X.F.V##RISCV
[trace]Adding new instruction VFWCVT.XU.F.V##RISCV
[trace]Adding new instruction VFWMACC.VF##RISCV
[trace]Adding new instruction VFWMACC.VV##RISCV
[trace]Adding new instruction VFWMSAC.VF##RISCV
[trace]Adding new instruction VFWMSAC.VV##RISCV
[trace]Adding new instruction VFWMUL.VF##RISCV
[trace]Adding new instruction VFWMUL.VV##RISCV
[trace]Adding new instruction VFWNMACC.VF##RISCV
[trace]Adding new instruction VFWNMACC.VV##RISCV
[trace]Adding new instruction VFWNMSAC.VF##RISCV
[trace]Adding new instruction VFWNMSAC.VV##RISCV
[trace]Adding new instruction VFWREDOSUM.VS##RISCV
[trace]Adding new instruction VFWREDUSUM.VS##RISCV
[trace]Adding new instruction VFWSUB.VF##RISCV
[trace]Adding new instruction VFWSUB.VV##RISCV
[trace]Adding new instruction VFWSUB.WF##RISCV
[trace]Adding new instruction VFWSUB.WV##RISCV
[trace]Adding new instruction VID.V##RISCV
[trace]Adding new instruction VIOTA.M##RISCV
[trace]Adding new instruction VL1RE16.V##RISCV
[trace]Adding new instruction VL1RE32.V##RISCV
[trace]Adding new instruction VL1RE64.V##RISCV
[trace]Adding new instruction VL1RE8.V##RISCV
[trace]Adding new instruction VL2RE16.V##RISCV
[trace]Adding new instruction VL2RE32.V##RISCV
[trace]Adding new instruction VL2RE64.V##RISCV
[trace]Adding new instruction VL2RE8.V##RISCV
[trace]Adding new instruction VL4RE16.V##RISCV
[trace]Adding new instruction VL4RE32.V##RISCV
[trace]Adding new instruction VL4RE64.V##RISCV
[trace]Adding new instruction VL4RE8.V##RISCV
[trace]Adding new instruction VL8RE16.V##RISCV
[trace]Adding new instruction VL8RE32.V##RISCV
[trace]Adding new instruction VL8RE64.V##RISCV
[trace]Adding new instruction VL8RE8.V##RISCV
[trace]Adding new instruction VLE16.V##RISCV
[trace]Adding new instruction VLE16FF.V##RISCV
[trace]Adding new instruction VLE32.V##RISCV
[trace]Adding new instruction VLE32FF.V##RISCV
[trace]Adding new instruction VLE64.V##RISCV
[trace]Adding new instruction VLE64FF.V##RISCV
[trace]Adding new instruction VLE8.V##RISCV
[trace]Adding new instruction VLE8FF.V##RISCV
[trace]Adding new instruction VLM.V##RISCV
[trace]Adding new instruction VLOXEI16.V##RISCV
[trace]Adding new instruction VLOXEI32.V##RISCV
[trace]Adding new instruction VLOXEI64.V##RISCV
[trace]Adding new instruction VLOXEI8.V##RISCV
[trace]Adding new instruction VLOXSEG2EI16.V##RISCV
[trace]Adding new instruction VLOXSEG2EI32.V##RISCV
[trace]Adding new instruction VLOXSEG2EI64.V##RISCV
[trace]Adding new instruction VLOXSEG2EI8.V##RISCV
[trace]Adding new instruction VLOXSEG3EI16.V##RISCV
[trace]Adding new instruction VLOXSEG3EI32.V##RISCV
[trace]Adding new instruction VLOXSEG3EI64.V##RISCV
[trace]Adding new instruction VLOXSEG3EI8.V##RISCV
[trace]Adding new instruction VLOXSEG4EI16.V##RISCV
[trace]Adding new instruction VLOXSEG4EI32.V##RISCV
[trace]Adding new instruction VLOXSEG4EI64.V##RISCV
[trace]Adding new instruction VLOXSEG4EI8.V##RISCV
[trace]Adding new instruction VLOXSEG5EI16.V##RISCV
[trace]Adding new instruction VLOXSEG5EI32.V##RISCV
[trace]Adding new instruction VLOXSEG5EI64.V##RISCV
[trace]Adding new instruction VLOXSEG5EI8.V##RISCV
[trace]Adding new instruction VLOXSEG6EI16.V##RISCV
[trace]Adding new instruction VLOXSEG6EI32.V##RISCV
[trace]Adding new instruction VLOXSEG6EI64.V##RISCV
[trace]Adding new instruction VLOXSEG6EI8.V##RISCV
[trace]Adding new instruction VLOXSEG7EI16.V##RISCV
[trace]Adding new instruction VLOXSEG7EI32.V##RISCV
[trace]Adding new instruction VLOXSEG7EI64.V##RISCV
[trace]Adding new instruction VLOXSEG7EI8.V##RISCV
[trace]Adding new instruction VLOXSEG8EI16.V##RISCV
[trace]Adding new instruction VLOXSEG8EI32.V##RISCV
[trace]Adding new instruction VLOXSEG8EI64.V##RISCV
[trace]Adding new instruction VLOXSEG8EI8.V##RISCV
[trace]Adding new instruction VLSE16.V##RISCV
[trace]Adding new instruction VLSE32.V##RISCV
[trace]Adding new instruction VLSE64.V##RISCV
[trace]Adding new instruction VLSE8.V##RISCV
[trace]Adding new instruction VLSEG2E16.V##RISCV
[trace]Adding new instruction VLSEG2E16FF.V##RISCV
[trace]Adding new instruction VLSEG2E32.V##RISCV
[trace]Adding new instruction VLSEG2E32FF.V##RISCV
[trace]Adding new instruction VLSEG2E64.V##RISCV
[trace]Adding new instruction VLSEG2E64FF.V##RISCV
[trace]Adding new instruction VLSEG2E8.V##RISCV
[trace]Adding new instruction VLSEG2E8FF.V##RISCV
[trace]Adding new instruction VLSEG3E16.V##RISCV
[trace]Adding new instruction VLSEG3E16FF.V##RISCV
[trace]Adding new instruction VLSEG3E32.V##RISCV
[trace]Adding new instruction VLSEG3E32FF.V##RISCV
[trace]Adding new instruction VLSEG3E64.V##RISCV
[trace]Adding new instruction VLSEG3E64FF.V##RISCV
[trace]Adding new instruction VLSEG3E8.V##RISCV
[trace]Adding new instruction VLSEG3E8FF.V##RISCV
[trace]Adding new instruction VLSEG4E16.V##RISCV
[trace]Adding new instruction VLSEG4E16FF.V##RISCV
[trace]Adding new instruction VLSEG4E32.V##RISCV
[trace]Adding new instruction VLSEG4E32FF.V##RISCV
[trace]Adding new instruction VLSEG4E64.V##RISCV
[trace]Adding new instruction VLSEG4E64FF.V##RISCV
[trace]Adding new instruction VLSEG4E8.V##RISCV
[trace]Adding new instruction VLSEG4E8FF.V##RISCV
[trace]Adding new instruction VLSEG5E16.V##RISCV
[trace]Adding new instruction VLSEG5E16FF.V##RISCV
[trace]Adding new instruction VLSEG5E32.V##RISCV
[trace]Adding new instruction VLSEG5E32FF.V##RISCV
[trace]Adding new instruction VLSEG5E64.V##RISCV
[trace]Adding new instruction VLSEG5E64FF.V##RISCV
[trace]Adding new instruction VLSEG5E8.V##RISCV
[trace]Adding new instruction VLSEG5E8FF.V##RISCV
[trace]Adding new instruction VLSEG6E16.V##RISCV
[trace]Adding new instruction VLSEG6E16FF.V##RISCV
[trace]Adding new instruction VLSEG6E32.V##RISCV
[trace]Adding new instruction VLSEG6E32FF.V##RISCV
[trace]Adding new instruction VLSEG6E64.V##RISCV
[trace]Adding new instruction VLSEG6E64FF.V##RISCV
[trace]Adding new instruction VLSEG6E8.V##RISCV
[trace]Adding new instruction VLSEG6E8FF.V##RISCV
[trace]Adding new instruction VLSEG7E16.V##RISCV
[trace]Adding new instruction VLSEG7E16FF.V##RISCV
[trace]Adding new instruction VLSEG7E32.V##RISCV
[trace]Adding new instruction VLSEG7E32FF.V##RISCV
[trace]Adding new instruction VLSEG7E64.V##RISCV
[trace]Adding new instruction VLSEG7E64FF.V##RISCV
[trace]Adding new instruction VLSEG7E8.V##RISCV
[trace]Adding new instruction VLSEG7E8FF.V##RISCV
[trace]Adding new instruction VLSEG8E16.V##RISCV
[trace]Adding new instruction VLSEG8E16FF.V##RISCV
[trace]Adding new instruction VLSEG8E32.V##RISCV
[trace]Adding new instruction VLSEG8E32FF.V##RISCV
[trace]Adding new instruction VLSEG8E64.V##RISCV
[trace]Adding new instruction VLSEG8E64FF.V##RISCV
[trace]Adding new instruction VLSEG8E8.V##RISCV
[trace]Adding new instruction VLSEG8E8FF.V##RISCV
[trace]Adding new instruction VLSSEG2E16.V##RISCV
[trace]Adding new instruction VLSSEG2E32.V##RISCV
[trace]Adding new instruction VLSSEG2E64.V##RISCV
[trace]Adding new instruction VLSSEG2E8.V##RISCV
[trace]Adding new instruction VLSSEG3E16.V##RISCV
[trace]Adding new instruction VLSSEG3E32.V##RISCV
[trace]Adding new instruction VLSSEG3E64.V##RISCV
[trace]Adding new instruction VLSSEG3E8.V##RISCV
[trace]Adding new instruction VLSSEG4E16.V##RISCV
[trace]Adding new instruction VLSSEG4E32.V##RISCV
[trace]Adding new instruction VLSSEG4E64.V##RISCV
[trace]Adding new instruction VLSSEG4E8.V##RISCV
[trace]Adding new instruction VLSSEG5E16.V##RISCV
[trace]Adding new instruction VLSSEG5E32.V##RISCV
[trace]Adding new instruction VLSSEG5E64.V##RISCV
[trace]Adding new instruction VLSSEG5E8.V##RISCV
[trace]Adding new instruction VLSSEG6E16.V##RISCV
[trace]Adding new instruction VLSSEG6E32.V##RISCV
[trace]Adding new instruction VLSSEG6E64.V##RISCV
[trace]Adding new instruction VLSSEG6E8.V##RISCV
[trace]Adding new instruction VLSSEG7E16.V##RISCV
[trace]Adding new instruction VLSSEG7E32.V##RISCV
[trace]Adding new instruction VLSSEG7E64.V##RISCV
[trace]Adding new instruction VLSSEG7E8.V##RISCV
[trace]Adding new instruction VLSSEG8E16.V##RISCV
[trace]Adding new instruction VLSSEG8E32.V##RISCV
[trace]Adding new instruction VLSSEG8E64.V##RISCV
[trace]Adding new instruction VLSSEG8E8.V##RISCV
[trace]Adding new instruction VLUXEI16.V##RISCV
[trace]Adding new instruction VLUXEI32.V##RISCV
[trace]Adding new instruction VLUXEI64.V##RISCV
[trace]Adding new instruction VLUXEI8.V##RISCV
[trace]Adding new instruction VLUXSEG2EI16.V##RISCV
[trace]Adding new instruction VLUXSEG2EI32.V##RISCV
[trace]Adding new instruction VLUXSEG2EI64.V##RISCV
[trace]Adding new instruction VLUXSEG2EI8.V##RISCV
[trace]Adding new instruction VLUXSEG3EI16.V##RISCV
[trace]Adding new instruction VLUXSEG3EI32.V##RISCV
[trace]Adding new instruction VLUXSEG3EI64.V##RISCV
[trace]Adding new instruction VLUXSEG3EI8.V##RISCV
[trace]Adding new instruction VLUXSEG4EI16.V##RISCV
[trace]Adding new instruction VLUXSEG4EI32.V##RISCV
[trace]Adding new instruction VLUXSEG4EI64.V##RISCV
[trace]Adding new instruction VLUXSEG4EI8.V##RISCV
[trace]Adding new instruction VLUXSEG5EI16.V##RISCV
[trace]Adding new instruction VLUXSEG5EI32.V##RISCV
[trace]Adding new instruction VLUXSEG5EI64.V##RISCV
[trace]Adding new instruction VLUXSEG5EI8.V##RISCV
[trace]Adding new instruction VLUXSEG6EI16.V##RISCV
[trace]Adding new instruction VLUXSEG6EI32.V##RISCV
[trace]Adding new instruction VLUXSEG6EI64.V##RISCV
[trace]Adding new instruction VLUXSEG6EI8.V##RISCV
[trace]Adding new instruction VLUXSEG7EI16.V##RISCV
[trace]Adding new instruction VLUXSEG7EI32.V##RISCV
[trace]Adding new instruction VLUXSEG7EI64.V##RISCV
[trace]Adding new instruction VLUXSEG7EI8.V##RISCV
[trace]Adding new instruction VLUXSEG8EI16.V##RISCV
[trace]Adding new instruction VLUXSEG8EI32.V##RISCV
[trace]Adding new instruction VLUXSEG8EI64.V##RISCV
[trace]Adding new instruction VLUXSEG8EI8.V##RISCV
[trace]Adding new instruction VMACC.VV##RISCV
[trace]Adding new instruction VMACC.VX##RISCV
[trace]Adding new instruction VMADC.VI##RISCV
[trace]Adding new instruction VMADC.VIM##RISCV
[trace]Adding new instruction VMADC.VV##RISCV
[trace]Adding new instruction VMADC.VVM##RISCV
[trace]Adding new instruction VMADC.VX##RISCV
[trace]Adding new instruction VMADC.VXM##RISCV
[trace]Adding new instruction VMADD.VV##RISCV
[trace]Adding new instruction VMADD.VX##RISCV
[trace]Adding new instruction VMAND.MM##RISCV
[trace]Adding new instruction VMANDNOT.MM##RISCV
[trace]Adding new instruction VMAX.VV##RISCV
[trace]Adding new instruction VMAX.VX##RISCV
[trace]Adding new instruction VMAXU.VV##RISCV
[trace]Adding new instruction VMAXU.VX##RISCV
[trace]Adding new instruction VMERGE.VIM##RISCV
[trace]Adding new instruction VMERGE.VVM##RISCV
[trace]Adding new instruction VMERGE.VXM##RISCV
[trace]Adding new instruction VMFEQ.VF##RISCV
[trace]Adding new instruction VMFEQ.VV##RISCV
[trace]Adding new instruction VMFGE.VF##RISCV
[trace]Adding new instruction VMFGT.VF##RISCV
[trace]Adding new instruction VMFLE.VF##RISCV
[trace]Adding new instruction VMFLE.VV##RISCV
[trace]Adding new instruction VMFLT.VF##RISCV
[trace]Adding new instruction VMFLT.VV##RISCV
[trace]Adding new instruction VMFNE.VF##RISCV
[trace]Adding new instruction VMFNE.VV##RISCV
[trace]Adding new instruction VMIN.VV##RISCV
[trace]Adding new instruction VMIN.VX##RISCV
[trace]Adding new instruction VMINU.VV##RISCV
[trace]Adding new instruction VMINU.VX##RISCV
[trace]Adding new instruction VMNAND.MM##RISCV
[trace]Adding new instruction VMNOR.MM##RISCV
[trace]Adding new instruction VMOR.MM##RISCV
[trace]Adding new instruction VMORNOT.MM##RISCV
[trace]Adding new instruction VMSBC.VV##RISCV
[trace]Adding new instruction VMSBC.VVM##RISCV
[trace]Adding new instruction VMSBC.VX##RISCV
[trace]Adding new instruction VMSBC.VXM##RISCV
[trace]Adding new instruction VMSBF.M##RISCV
[trace]Adding new instruction VMSEQ.VI##RISCV
[trace]Adding new instruction VMSEQ.VV##RISCV
[trace]Adding new instruction VMSEQ.VX##RISCV
[trace]Adding new instruction VMSGT.VI##RISCV
[trace]Adding new instruction VMSGT.VX##RISCV
[trace]Adding new instruction VMSGTU.VI##RISCV
[trace]Adding new instruction VMSGTU.VX##RISCV
[trace]Adding new instruction VMSIF.M##RISCV
[trace]Adding new instruction VMSLE.VI##RISCV
[trace]Adding new instruction VMSLE.VV##RISCV
[trace]Adding new instruction VMSLE.VX##RISCV
[trace]Adding new instruction VMSLEU.VI##RISCV
[trace]Adding new instruction VMSLEU.VV##RISCV
[trace]Adding new instruction VMSLEU.VX##RISCV
[trace]Adding new instruction VMSLT.VV##RISCV
[trace]Adding new instruction VMSLT.VX##RISCV
[trace]Adding new instruction VMSLTU.VV##RISCV
[trace]Adding new instruction VMSLTU.VX##RISCV
[trace]Adding new instruction VMSNE.VI##RISCV
[trace]Adding new instruction VMSNE.VV##RISCV
[trace]Adding new instruction VMSNE.VX##RISCV
[trace]Adding new instruction VMSOF.M##RISCV
[trace]Adding new instruction VMUL.VV##RISCV
[trace]Adding new instruction VMUL.VX##RISCV
[trace]Adding new instruction VMULH.VV##RISCV
[trace]Adding new instruction VMULH.VX##RISCV
[trace]Adding new instruction VMULHSU.VV##RISCV
[trace]Adding new instruction VMULHSU.VX##RISCV
[trace]Adding new instruction VMULHU.VV##RISCV
[trace]Adding new instruction VMULHU.VX##RISCV
[trace]Adding new instruction VMV.S.X##RISCV
[trace]Adding new instruction VMV.V.I##RISCV
[trace]Adding new instruction VMV.V.V##RISCV
[trace]Adding new instruction VMV.V.X##RISCV
[trace]Adding new instruction VMV.X.S##RISCV
[trace]Adding new instruction VMV1R.V##RISCV
[trace]Adding new instruction VMV2R.V##RISCV
[trace]Adding new instruction VMV4R.V##RISCV
[trace]Adding new instruction VMV8R.V##RISCV
[trace]Adding new instruction VMXNOR.MM##RISCV
[trace]Adding new instruction VMXOR.MM##RISCV
[trace]Adding new instruction VNCLIP.WI##RISCV
[trace]Adding new instruction VNCLIP.WV##RISCV
[trace]Adding new instruction VNCLIP.WX##RISCV
[trace]Adding new instruction VNCLIPU.WI##RISCV
[trace]Adding new instruction VNCLIPU.WV##RISCV
[trace]Adding new instruction VNCLIPU.WX##RISCV
[trace]Adding new instruction VNMSAC.VV##RISCV
[trace]Adding new instruction VNMSAC.VX##RISCV
[trace]Adding new instruction VNMSUB.VV##RISCV
[trace]Adding new instruction VNMSUB.VX##RISCV
[trace]Adding new instruction VNSRA.WI##RISCV
[trace]Adding new instruction VNSRA.WV##RISCV
[trace]Adding new instruction VNSRA.WX##RISCV
[trace]Adding new instruction VNSRL.WI##RISCV
[trace]Adding new instruction VNSRL.WV##RISCV
[trace]Adding new instruction VNSRL.WX##RISCV
[trace]Adding new instruction VOR.VI##RISCV
[trace]Adding new instruction VOR.VV##RISCV
[trace]Adding new instruction VOR.VX##RISCV
[trace]Adding new instruction VREDAND.VS##RISCV
[trace]Adding new instruction VREDMAX.VS##RISCV
[trace]Adding new instruction VREDMAXU.VS##RISCV
[trace]Adding new instruction VREDMIN.VS##RISCV
[trace]Adding new instruction VREDMINU.VS##RISCV
[trace]Adding new instruction VREDOR.VS##RISCV
[trace]Adding new instruction VREDSUM.VS##RISCV
[trace]Adding new instruction VREDXOR.VS##RISCV
[trace]Adding new instruction VREM.VV##RISCV
[trace]Adding new instruction VREM.VX##RISCV
[trace]Adding new instruction VREMU.VV##RISCV
[trace]Adding new instruction VREMU.VX##RISCV
[trace]Adding new instruction VRGATHER.VI##RISCV
[trace]Adding new instruction VRGATHER.VV##RISCV
[trace]Adding new instruction VRGATHER.VX##RISCV
[trace]Adding new instruction VRGATHEREI16.VV##RISCV
[trace]Adding new instruction VRSUB.VI##RISCV
[trace]Adding new instruction VRSUB.VX##RISCV
[trace]Adding new instruction VS1R.V##RISCV
[trace]Adding new instruction VS2R.V##RISCV
[trace]Adding new instruction VS4R.V##RISCV
[trace]Adding new instruction VS8R.V##RISCV
[trace]Adding new instruction VSADD.VI##RISCV
[trace]Adding new instruction VSADD.VV##RISCV
[trace]Adding new instruction VSADD.VX##RISCV
[trace]Adding new instruction VSADDU.VI##RISCV
[trace]Adding new instruction VSADDU.VV##RISCV
[trace]Adding new instruction VSADDU.VX##RISCV
[trace]Adding new instruction VSBC.VVM##RISCV
[trace]Adding new instruction VSBC.VXM##RISCV
[trace]Adding new instruction VSE16.V##RISCV
[trace]Adding new instruction VSE32.V##RISCV
[trace]Adding new instruction VSE64.V##RISCV
[trace]Adding new instruction VSE8.V##RISCV
[trace]Adding new instruction VSETIVLI##RISCV
[trace]Adding new instruction VSETVL##RISCV
[trace]Adding new instruction VSETVLI##RISCV
[trace]Adding new instruction VSEXT.VF2##RISCV
[trace]Adding new instruction VSEXT.VF4##RISCV
[trace]Adding new instruction VSEXT.VF8##RISCV
[trace]Adding new instruction VSLIDE1DOWN.VX##RISCV
[trace]Adding new instruction VSLIDE1UP.VX##RISCV
[trace]Adding new instruction VSLIDEDOWN.VI##RISCV
[trace]Adding new instruction VSLIDEDOWN.VX##RISCV
[trace]Adding new instruction VSLIDEUP.VI##RISCV
[trace]Adding new instruction VSLIDEUP.VX##RISCV
[trace]Adding new instruction VSLL.VI##RISCV
[trace]Adding new instruction VSLL.VV##RISCV
[trace]Adding new instruction VSLL.VX##RISCV
[trace]Adding new instruction VSM.V##RISCV
[trace]Adding new instruction VSMUL.VV##RISCV
[trace]Adding new instruction VSMUL.VX##RISCV
[trace]Adding new instruction VSOXEI16.V##RISCV
[trace]Adding new instruction VSOXEI32.V##RISCV
[trace]Adding new instruction VSOXEI64.V##RISCV
[trace]Adding new instruction VSOXEI8.V##RISCV
[trace]Adding new instruction VSOXSEG2EI16.V##RISCV
[trace]Adding new instruction VSOXSEG2EI32.V##RISCV
[trace]Adding new instruction VSOXSEG2EI64.V##RISCV
[trace]Adding new instruction VSOXSEG2EI8.V##RISCV
[trace]Adding new instruction VSOXSEG3EI16.V##RISCV
[trace]Adding new instruction VSOXSEG3EI32.V##RISCV
[trace]Adding new instruction VSOXSEG3EI64.V##RISCV
[trace]Adding new instruction VSOXSEG3EI8.V##RISCV
[trace]Adding new instruction VSOXSEG4EI16.V##RISCV
[trace]Adding new instruction VSOXSEG4EI32.V##RISCV
[trace]Adding new instruction VSOXSEG4EI64.V##RISCV
[trace]Adding new instruction VSOXSEG4EI8.V##RISCV
[trace]Adding new instruction VSOXSEG5EI16.V##RISCV
[trace]Adding new instruction VSOXSEG5EI32.V##RISCV
[trace]Adding new instruction VSOXSEG5EI64.V##RISCV
[trace]Adding new instruction VSOXSEG5EI8.V##RISCV
[trace]Adding new instruction VSOXSEG6EI16.V##RISCV
[trace]Adding new instruction VSOXSEG6EI32.V##RISCV
[trace]Adding new instruction VSOXSEG6EI64.V##RISCV
[trace]Adding new instruction VSOXSEG6EI8.V##RISCV
[trace]Adding new instruction VSOXSEG7EI16.V##RISCV
[trace]Adding new instruction VSOXSEG7EI32.V##RISCV
[trace]Adding new instruction VSOXSEG7EI64.V##RISCV
[trace]Adding new instruction VSOXSEG7EI8.V##RISCV
[trace]Adding new instruction VSOXSEG8EI16.V##RISCV
[trace]Adding new instruction VSOXSEG8EI32.V##RISCV
[trace]Adding new instruction VSOXSEG8EI64.V##RISCV
[trace]Adding new instruction VSOXSEG8EI8.V##RISCV
[trace]Adding new instruction VSRA.VI##RISCV
[trace]Adding new instruction VSRA.VV##RISCV
[trace]Adding new instruction VSRA.VX##RISCV
[trace]Adding new instruction VSRL.VI##RISCV
[trace]Adding new instruction VSRL.VV##RISCV
[trace]Adding new instruction VSRL.VX##RISCV
[trace]Adding new instruction VSSE16.V##RISCV
[trace]Adding new instruction VSSE32.V##RISCV
[trace]Adding new instruction VSSE64.V##RISCV
[trace]Adding new instruction VSSE8.V##RISCV
[trace]Adding new instruction VSSEG2E16.V##RISCV
[trace]Adding new instruction VSSEG2E32.V##RISCV
[trace]Adding new instruction VSSEG2E64.V##RISCV
[trace]Adding new instruction VSSEG2E8.V##RISCV
[trace]Adding new instruction VSSEG3E16.V##RISCV
[trace]Adding new instruction VSSEG3E32.V##RISCV
[trace]Adding new instruction VSSEG3E64.V##RISCV
[trace]Adding new instruction VSSEG3E8.V##RISCV
[trace]Adding new instruction VSSEG4E16.V##RISCV
[trace]Adding new instruction VSSEG4E32.V##RISCV
[trace]Adding new instruction VSSEG4E64.V##RISCV
[trace]Adding new instruction VSSEG4E8.V##RISCV
[trace]Adding new instruction VSSEG5E16.V##RISCV
[trace]Adding new instruction VSSEG5E32.V##RISCV
[trace]Adding new instruction VSSEG5E64.V##RISCV
[trace]Adding new instruction VSSEG5E8.V##RISCV
[trace]Adding new instruction VSSEG6E16.V##RISCV
[trace]Adding new instruction VSSEG6E32.V##RISCV
[trace]Adding new instruction VSSEG6E64.V##RISCV
[trace]Adding new instruction VSSEG6E8.V##RISCV
[trace]Adding new instruction VSSEG7E16.V##RISCV
[trace]Adding new instruction VSSEG7E32.V##RISCV
[trace]Adding new instruction VSSEG7E64.V##RISCV
[trace]Adding new instruction VSSEG7E8.V##RISCV
[trace]Adding new instruction VSSEG8E16.V##RISCV
[trace]Adding new instruction VSSEG8E32.V##RISCV
[trace]Adding new instruction VSSEG8E64.V##RISCV
[trace]Adding new instruction VSSEG8E8.V##RISCV
[trace]Adding new instruction VSSRA.VI##RISCV
[trace]Adding new instruction VSSRA.VV##RISCV
[trace]Adding new instruction VSSRA.VX##RISCV
[trace]Adding new instruction VSSRL.VI##RISCV
[trace]Adding new instruction VSSRL.VV##RISCV
[trace]Adding new instruction VSSRL.VX##RISCV
[trace]Adding new instruction VSSSEG2E16.V##RISCV
[trace]Adding new instruction VSSSEG2E32.V##RISCV
[trace]Adding new instruction VSSSEG2E64.V##RISCV
[trace]Adding new instruction VSSSEG2E8.V##RISCV
[trace]Adding new instruction VSSSEG3E16.V##RISCV
[trace]Adding new instruction VSSSEG3E32.V##RISCV
[trace]Adding new instruction VSSSEG3E64.V##RISCV
[trace]Adding new instruction VSSSEG3E8.V##RISCV
[trace]Adding new instruction VSSSEG4E16.V##RISCV
[trace]Adding new instruction VSSSEG4E32.V##RISCV
[trace]Adding new instruction VSSSEG4E64.V##RISCV
[trace]Adding new instruction VSSSEG4E8.V##RISCV
[trace]Adding new instruction VSSSEG5E16.V##RISCV
[trace]Adding new instruction VSSSEG5E32.V##RISCV
[trace]Adding new instruction VSSSEG5E64.V##RISCV
[trace]Adding new instruction VSSSEG5E8.V##RISCV
[trace]Adding new instruction VSSSEG6E16.V##RISCV
[trace]Adding new instruction VSSSEG6E32.V##RISCV
[trace]Adding new instruction VSSSEG6E64.V##RISCV
[trace]Adding new instruction VSSSEG6E8.V##RISCV
[trace]Adding new instruction VSSSEG7E16.V##RISCV
[trace]Adding new instruction VSSSEG7E32.V##RISCV
[trace]Adding new instruction VSSSEG7E64.V##RISCV
[trace]Adding new instruction VSSSEG7E8.V##RISCV
[trace]Adding new instruction VSSSEG8E16.V##RISCV
[trace]Adding new instruction VSSSEG8E32.V##RISCV
[trace]Adding new instruction VSSSEG8E64.V##RISCV
[trace]Adding new instruction VSSSEG8E8.V##RISCV
[trace]Adding new instruction VSSUB.VV##RISCV
[trace]Adding new instruction VSSUB.VX##RISCV
[trace]Adding new instruction VSSUBU.VV##RISCV
[trace]Adding new instruction VSSUBU.VX##RISCV
[trace]Adding new instruction VSUB.VV##RISCV
[trace]Adding new instruction VSUB.VX##RISCV
[trace]Adding new instruction VSUXEI16.V##RISCV
[trace]Adding new instruction VSUXEI32.V##RISCV
[trace]Adding new instruction VSUXEI64.V##RISCV
[trace]Adding new instruction VSUXEI8.V##RISCV
[trace]Adding new instruction VSUXSEG2EI16.V##RISCV
[trace]Adding new instruction VSUXSEG2EI32.V##RISCV
[trace]Adding new instruction VSUXSEG2EI64.V##RISCV
[trace]Adding new instruction VSUXSEG2EI8.V##RISCV
[trace]Adding new instruction VSUXSEG3EI16.V##RISCV
[trace]Adding new instruction VSUXSEG3EI32.V##RISCV
[trace]Adding new instruction VSUXSEG3EI64.V##RISCV
[trace]Adding new instruction VSUXSEG3EI8.V##RISCV
[trace]Adding new instruction VSUXSEG4EI16.V##RISCV
[trace]Adding new instruction VSUXSEG4EI32.V##RISCV
[trace]Adding new instruction VSUXSEG4EI64.V##RISCV
[trace]Adding new instruction VSUXSEG4EI8.V##RISCV
[trace]Adding new instruction VSUXSEG5EI16.V##RISCV
[trace]Adding new instruction VSUXSEG5EI32.V##RISCV
[trace]Adding new instruction VSUXSEG5EI64.V##RISCV
[trace]Adding new instruction VSUXSEG5EI8.V##RISCV
[trace]Adding new instruction VSUXSEG6EI16.V##RISCV
[trace]Adding new instruction VSUXSEG6EI32.V##RISCV
[trace]Adding new instruction VSUXSEG6EI64.V##RISCV
[trace]Adding new instruction VSUXSEG6EI8.V##RISCV
[trace]Adding new instruction VSUXSEG7EI16.V##RISCV
[trace]Adding new instruction VSUXSEG7EI32.V##RISCV
[trace]Adding new instruction VSUXSEG7EI64.V##RISCV
[trace]Adding new instruction VSUXSEG7EI8.V##RISCV
[trace]Adding new instruction VSUXSEG8EI16.V##RISCV
[trace]Adding new instruction VSUXSEG8EI32.V##RISCV
[trace]Adding new instruction VSUXSEG8EI64.V##RISCV
[trace]Adding new instruction VSUXSEG8EI8.V##RISCV
[trace]Adding new instruction VWADD.VV##RISCV
[trace]Adding new instruction VWADD.VX##RISCV
[trace]Adding new instruction VWADD.WV##RISCV
[trace]Adding new instruction VWADD.WX##RISCV
[trace]Adding new instruction VWADDU.VV##RISCV
[trace]Adding new instruction VWADDU.VX##RISCV
[trace]Adding new instruction VWADDU.WV##RISCV
[trace]Adding new instruction VWADDU.WX##RISCV
[trace]Adding new instruction VWMACC.VV##RISCV
[trace]Adding new instruction VWMACC.VX##RISCV
[trace]Adding new instruction VWMACCSU.VV##RISCV
[trace]Adding new instruction VWMACCSU.VX##RISCV
[trace]Adding new instruction VWMACCU.VV##RISCV
[trace]Adding new instruction VWMACCU.VX##RISCV
[trace]Adding new instruction VWMACCUS.VX##RISCV
[trace]Adding new instruction VWMUL.VV##RISCV
[trace]Adding new instruction VWMUL.VX##RISCV
[trace]Adding new instruction VWMULSU.VV##RISCV
[trace]Adding new instruction VWMULSU.VX##RISCV
[trace]Adding new instruction VWMULU.VV##RISCV
[trace]Adding new instruction VWMULU.VX##RISCV
[trace]Adding new instruction VWREDSUM.VS##RISCV
[trace]Adding new instruction VWREDSUMU.VS##RISCV
[trace]Adding new instruction VWSUB.VV##RISCV
[trace]Adding new instruction VWSUB.VX##RISCV
[trace]Adding new instruction VWSUB.WV##RISCV
[trace]Adding new instruction VWSUB.WX##RISCV
[trace]Adding new instruction VWSUBU.VV##RISCV
[trace]Adding new instruction VWSUBU.VX##RISCV
[trace]Adding new instruction VWSUBU.WV##RISCV
[trace]Adding new instruction VWSUBU.WX##RISCV
[trace]Adding new instruction VXOR.VI##RISCV
[trace]Adding new instruction VXOR.VV##RISCV
[trace]Adding new instruction VXOR.VX##RISCV
[trace]Adding new instruction VZEXT.VF2##RISCV
[trace]Adding new instruction VZEXT.VF4##RISCV
[trace]Adding new instruction VZEXT.VF8##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/priv_instructions.xml ...
[trace]Adding new instruction MRET##RISCV
[trace]Adding new instruction SFENCE.VMA##RISCV
[trace]Adding new instruction SRET##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/zfh_instructions.xml ...
[trace]Adding new instruction FADD.H##RISCV
[trace]Adding new instruction FCLASS.H##RISCV
[trace]Adding new instruction FCVT.D.H##RISCV
[trace]Adding new instruction FCVT.H.D##RISCV
[trace]Adding new instruction FCVT.H.Q##RISCV
[trace]Adding new instruction FCVT.H.S##RISCV
[trace]Adding new instruction FCVT.H.W##RISCV
[trace]Adding new instruction FCVT.H.WU##RISCV
[trace]Adding new instruction FCVT.Q.H##RISCV
[trace]Adding new instruction FCVT.S.H##RISCV
[trace]Adding new instruction FCVT.W.H##RISCV
[trace]Adding new instruction FCVT.WU.H##RISCV
[trace]Adding new instruction FDIV.H##RISCV
[trace]Adding new instruction FEQ.H##RISCV
[trace]Adding new instruction FLE.H##RISCV
[trace]Adding new instruction FLH##RISCV
[trace]Adding new instruction FLT.H##RISCV
[trace]Adding new instruction FMADD.H##RISCV
[trace]Adding new instruction FMAX.H##RISCV
[trace]Adding new instruction FMIN.H##RISCV
[trace]Adding new instruction FMSUB.H##RISCV
[trace]Adding new instruction FMUL.H##RISCV
[trace]Adding new instruction FMV.H.X##RISCV
[trace]Adding new instruction FMV.X.H##RISCV
[trace]Adding new instruction FNMADD.H##RISCV
[trace]Adding new instruction FNMSUB.H##RISCV
[trace]Adding new instruction FSGNJ.H##RISCV
[trace]Adding new instruction FSGNJN.H##RISCV
[trace]Adding new instruction FSGNJX.H##RISCV
[trace]Adding new instruction FSH##RISCV
[trace]Adding new instruction FSQRT.H##RISCV
[trace]Adding new instruction FSUB.H##RISCV
[notice]Loading instruction file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/instr/zfh_instructions_rv64.xml ...
[trace]Adding new instruction FCVT.H.L##RISCV
[trace]Adding new instruction FCVT.H.LU##RISCV
[trace]Adding new instruction FCVT.L.H##RISCV
[trace]Adding new instruction FCVT.LU.H##RISCV
[notice]Loading paging file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/paging/page_tables_sv39.xml ...
[trace]Adding new PTE: P4K#Table#G4K#1 size=64
[trace]Adding new PTE: P4K#Page#G4K#1 size=64
[trace]Adding new PTE: P2M#Page#G4K#1 size=64
[trace]Adding new PTE: P1G#Page#G4K#1 size=64
[notice]Loading register file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/app_registers_rv64.xml ...
[trace]Adding new physical register x1
[trace]Adding new physical register x2
[trace]Adding new physical register x3
[trace]Adding new physical register x4
[trace]Adding new physical register x5
[trace]Adding new physical register x6
[trace]Adding new physical register x7
[trace]Adding new physical register x8
[trace]Adding new physical register x9
[trace]Adding new physical register x10
[trace]Adding new physical register x11
[trace]Adding new physical register x12
[trace]Adding new physical register x13
[trace]Adding new physical register x14
[trace]Adding new physical register x15
[trace]Adding new physical register x16
[trace]Adding new physical register x17
[trace]Adding new physical register x18
[trace]Adding new physical register x19
[trace]Adding new physical register x20
[trace]Adding new physical register x21
[trace]Adding new physical register x22
[trace]Adding new physical register x23
[trace]Adding new physical register x24
[trace]Adding new physical register x25
[trace]Adding new physical register x26
[trace]Adding new physical register x27
[trace]Adding new physical register x28
[trace]Adding new physical register x29
[trace]Adding new physical register x30
[trace]Adding new physical register x31
[trace]Adding new physical register x0
[trace]Adding new physical register PC
[trace]Adding new physical register f0_0
[trace]Adding new physical register f0_1
[trace]Adding new physical register f1_0
[trace]Adding new physical register f1_1
[trace]Adding new physical register f2_0
[trace]Adding new physical register f2_1
[trace]Adding new physical register f3_0
[trace]Adding new physical register f3_1
[trace]Adding new physical register f4_0
[trace]Adding new physical register f4_1
[trace]Adding new physical register f5_0
[trace]Adding new physical register f5_1
[trace]Adding new physical register f6_0
[trace]Adding new physical register f6_1
[trace]Adding new physical register f7_0
[trace]Adding new physical register f7_1
[trace]Adding new physical register f8_0
[trace]Adding new physical register f8_1
[trace]Adding new physical register f9_0
[trace]Adding new physical register f9_1
[trace]Adding new physical register f10_0
[trace]Adding new physical register f10_1
[trace]Adding new physical register f11_0
[trace]Adding new physical register f11_1
[trace]Adding new physical register f12_0
[trace]Adding new physical register f12_1
[trace]Adding new physical register f13_0
[trace]Adding new physical register f13_1
[trace]Adding new physical register f14_0
[trace]Adding new physical register f14_1
[trace]Adding new physical register f15_0
[trace]Adding new physical register f15_1
[trace]Adding new physical register f16_0
[trace]Adding new physical register f16_1
[trace]Adding new physical register f17_0
[trace]Adding new physical register f17_1
[trace]Adding new physical register f18_0
[trace]Adding new physical register f18_1
[trace]Adding new physical register f19_0
[trace]Adding new physical register f19_1
[trace]Adding new physical register f20_0
[trace]Adding new physical register f20_1
[trace]Adding new physical register f21_0
[trace]Adding new physical register f21_1
[trace]Adding new physical register f22_0
[trace]Adding new physical register f22_1
[trace]Adding new physical register f23_0
[trace]Adding new physical register f23_1
[trace]Adding new physical register f24_0
[trace]Adding new physical register f24_1
[trace]Adding new physical register f25_0
[trace]Adding new physical register f25_1
[trace]Adding new physical register f26_0
[trace]Adding new physical register f26_1
[trace]Adding new physical register f27_0
[trace]Adding new physical register f27_1
[trace]Adding new physical register f28_0
[trace]Adding new physical register f28_1
[trace]Adding new physical register f29_0
[trace]Adding new physical register f29_1
[trace]Adding new physical register f30_0
[trace]Adding new physical register f30_1
[trace]Adding new physical register f31_0
[trace]Adding new physical register f31_1
[trace]Adding new physical register v0_0
[trace]Adding new physical register v0_1
[trace]Adding new physical register v0_2
[trace]Adding new physical register v0_3
[trace]Adding new physical register v0_4
[trace]Adding new physical register v0_5
[trace]Adding new physical register v0_6
[trace]Adding new physical register v0_7
[trace]Adding new physical register v1_0
[trace]Adding new physical register v1_1
[trace]Adding new physical register v1_2
[trace]Adding new physical register v1_3
[trace]Adding new physical register v1_4
[trace]Adding new physical register v1_5
[trace]Adding new physical register v1_6
[trace]Adding new physical register v1_7
[trace]Adding new physical register v2_0
[trace]Adding new physical register v2_1
[trace]Adding new physical register v2_2
[trace]Adding new physical register v2_3
[trace]Adding new physical register v2_4
[trace]Adding new physical register v2_5
[trace]Adding new physical register v2_6
[trace]Adding new physical register v2_7
[trace]Adding new physical register v3_0
[trace]Adding new physical register v3_1
[trace]Adding new physical register v3_2
[trace]Adding new physical register v3_3
[trace]Adding new physical register v3_4
[trace]Adding new physical register v3_5
[trace]Adding new physical register v3_6
[trace]Adding new physical register v3_7
[trace]Adding new physical register v4_0
[trace]Adding new physical register v4_1
[trace]Adding new physical register v4_2
[trace]Adding new physical register v4_3
[trace]Adding new physical register v4_4
[trace]Adding new physical register v4_5
[trace]Adding new physical register v4_6
[trace]Adding new physical register v4_7
[trace]Adding new physical register v5_0
[trace]Adding new physical register v5_1
[trace]Adding new physical register v5_2
[trace]Adding new physical register v5_3
[trace]Adding new physical register v5_4
[trace]Adding new physical register v5_5
[trace]Adding new physical register v5_6
[trace]Adding new physical register v5_7
[trace]Adding new physical register v6_0
[trace]Adding new physical register v6_1
[trace]Adding new physical register v6_2
[trace]Adding new physical register v6_3
[trace]Adding new physical register v6_4
[trace]Adding new physical register v6_5
[trace]Adding new physical register v6_6
[trace]Adding new physical register v6_7
[trace]Adding new physical register v7_0
[trace]Adding new physical register v7_1
[trace]Adding new physical register v7_2
[trace]Adding new physical register v7_3
[trace]Adding new physical register v7_4
[trace]Adding new physical register v7_5
[trace]Adding new physical register v7_6
[trace]Adding new physical register v7_7
[trace]Adding new physical register v8_0
[trace]Adding new physical register v8_1
[trace]Adding new physical register v8_2
[trace]Adding new physical register v8_3
[trace]Adding new physical register v8_4
[trace]Adding new physical register v8_5
[trace]Adding new physical register v8_6
[trace]Adding new physical register v8_7
[trace]Adding new physical register v9_0
[trace]Adding new physical register v9_1
[trace]Adding new physical register v9_2
[trace]Adding new physical register v9_3
[trace]Adding new physical register v9_4
[trace]Adding new physical register v9_5
[trace]Adding new physical register v9_6
[trace]Adding new physical register v9_7
[trace]Adding new physical register v10_0
[trace]Adding new physical register v10_1
[trace]Adding new physical register v10_2
[trace]Adding new physical register v10_3
[trace]Adding new physical register v10_4
[trace]Adding new physical register v10_5
[trace]Adding new physical register v10_6
[trace]Adding new physical register v10_7
[trace]Adding new physical register v11_0
[trace]Adding new physical register v11_1
[trace]Adding new physical register v11_2
[trace]Adding new physical register v11_3
[trace]Adding new physical register v11_4
[trace]Adding new physical register v11_5
[trace]Adding new physical register v11_6
[trace]Adding new physical register v11_7
[trace]Adding new physical register v12_0
[trace]Adding new physical register v12_1
[trace]Adding new physical register v12_2
[trace]Adding new physical register v12_3
[trace]Adding new physical register v12_4
[trace]Adding new physical register v12_5
[trace]Adding new physical register v12_6
[trace]Adding new physical register v12_7
[trace]Adding new physical register v13_0
[trace]Adding new physical register v13_1
[trace]Adding new physical register v13_2
[trace]Adding new physical register v13_3
[trace]Adding new physical register v13_4
[trace]Adding new physical register v13_5
[trace]Adding new physical register v13_6
[trace]Adding new physical register v13_7
[trace]Adding new physical register v14_0
[trace]Adding new physical register v14_1
[trace]Adding new physical register v14_2
[trace]Adding new physical register v14_3
[trace]Adding new physical register v14_4
[trace]Adding new physical register v14_5
[trace]Adding new physical register v14_6
[trace]Adding new physical register v14_7
[trace]Adding new physical register v15_0
[trace]Adding new physical register v15_1
[trace]Adding new physical register v15_2
[trace]Adding new physical register v15_3
[trace]Adding new physical register v15_4
[trace]Adding new physical register v15_5
[trace]Adding new physical register v15_6
[trace]Adding new physical register v15_7
[trace]Adding new physical register v16_0
[trace]Adding new physical register v16_1
[trace]Adding new physical register v16_2
[trace]Adding new physical register v16_3
[trace]Adding new physical register v16_4
[trace]Adding new physical register v16_5
[trace]Adding new physical register v16_6
[trace]Adding new physical register v16_7
[trace]Adding new physical register v17_0
[trace]Adding new physical register v17_1
[trace]Adding new physical register v17_2
[trace]Adding new physical register v17_3
[trace]Adding new physical register v17_4
[trace]Adding new physical register v17_5
[trace]Adding new physical register v17_6
[trace]Adding new physical register v17_7
[trace]Adding new physical register v18_0
[trace]Adding new physical register v18_1
[trace]Adding new physical register v18_2
[trace]Adding new physical register v18_3
[trace]Adding new physical register v18_4
[trace]Adding new physical register v18_5
[trace]Adding new physical register v18_6
[trace]Adding new physical register v18_7
[trace]Adding new physical register v19_0
[trace]Adding new physical register v19_1
[trace]Adding new physical register v19_2
[trace]Adding new physical register v19_3
[trace]Adding new physical register v19_4
[trace]Adding new physical register v19_5
[trace]Adding new physical register v19_6
[trace]Adding new physical register v19_7
[trace]Adding new physical register v20_0
[trace]Adding new physical register v20_1
[trace]Adding new physical register v20_2
[trace]Adding new physical register v20_3
[trace]Adding new physical register v20_4
[trace]Adding new physical register v20_5
[trace]Adding new physical register v20_6
[trace]Adding new physical register v20_7
[trace]Adding new physical register v21_0
[trace]Adding new physical register v21_1
[trace]Adding new physical register v21_2
[trace]Adding new physical register v21_3
[trace]Adding new physical register v21_4
[trace]Adding new physical register v21_5
[trace]Adding new physical register v21_6
[trace]Adding new physical register v21_7
[trace]Adding new physical register v22_0
[trace]Adding new physical register v22_1
[trace]Adding new physical register v22_2
[trace]Adding new physical register v22_3
[trace]Adding new physical register v22_4
[trace]Adding new physical register v22_5
[trace]Adding new physical register v22_6
[trace]Adding new physical register v22_7
[trace]Adding new physical register v23_0
[trace]Adding new physical register v23_1
[trace]Adding new physical register v23_2
[trace]Adding new physical register v23_3
[trace]Adding new physical register v23_4
[trace]Adding new physical register v23_5
[trace]Adding new physical register v23_6
[trace]Adding new physical register v23_7
[trace]Adding new physical register v24_0
[trace]Adding new physical register v24_1
[trace]Adding new physical register v24_2
[trace]Adding new physical register v24_3
[trace]Adding new physical register v24_4
[trace]Adding new physical register v24_5
[trace]Adding new physical register v24_6
[trace]Adding new physical register v24_7
[trace]Adding new physical register v25_0
[trace]Adding new physical register v25_1
[trace]Adding new physical register v25_2
[trace]Adding new physical register v25_3
[trace]Adding new physical register v25_4
[trace]Adding new physical register v25_5
[trace]Adding new physical register v25_6
[trace]Adding new physical register v25_7
[trace]Adding new physical register v26_0
[trace]Adding new physical register v26_1
[trace]Adding new physical register v26_2
[trace]Adding new physical register v26_3
[trace]Adding new physical register v26_4
[trace]Adding new physical register v26_5
[trace]Adding new physical register v26_6
[trace]Adding new physical register v26_7
[trace]Adding new physical register v27_0
[trace]Adding new physical register v27_1
[trace]Adding new physical register v27_2
[trace]Adding new physical register v27_3
[trace]Adding new physical register v27_4
[trace]Adding new physical register v27_5
[trace]Adding new physical register v27_6
[trace]Adding new physical register v27_7
[trace]Adding new physical register v28_0
[trace]Adding new physical register v28_1
[trace]Adding new physical register v28_2
[trace]Adding new physical register v28_3
[trace]Adding new physical register v28_4
[trace]Adding new physical register v28_5
[trace]Adding new physical register v28_6
[trace]Adding new physical register v28_7
[trace]Adding new physical register v29_0
[trace]Adding new physical register v29_1
[trace]Adding new physical register v29_2
[trace]Adding new physical register v29_3
[trace]Adding new physical register v29_4
[trace]Adding new physical register v29_5
[trace]Adding new physical register v29_6
[trace]Adding new physical register v29_7
[trace]Adding new physical register v30_0
[trace]Adding new physical register v30_1
[trace]Adding new physical register v30_2
[trace]Adding new physical register v30_3
[trace]Adding new physical register v30_4
[trace]Adding new physical register v30_5
[trace]Adding new physical register v30_6
[trace]Adding new physical register v30_7
[trace]Adding new physical register v31_0
[trace]Adding new physical register v31_1
[trace]Adding new physical register v31_2
[trace]Adding new physical register v31_3
[trace]Adding new physical register v31_4
[trace]Adding new physical register v31_5
[trace]Adding new physical register v31_6
[trace]Adding new physical register v31_7
[trace]Adding new register x1
[trace]Adding new register x2
[trace]Adding new register x3
[trace]Adding new register x4
[trace]Adding new register x5
[trace]Adding new register x6
[trace]Adding new register x7
[trace]Adding new register x8
[trace]Adding new register x9
[trace]Adding new register x10
[trace]Adding new register x11
[trace]Adding new register x12
[trace]Adding new register x13
[trace]Adding new register x14
[trace]Adding new register x15
[trace]Adding new register x16
[trace]Adding new register x17
[trace]Adding new register x18
[trace]Adding new register x19
[trace]Adding new register x20
[trace]Adding new register x21
[trace]Adding new register x22
[trace]Adding new register x23
[trace]Adding new register x24
[trace]Adding new register x25
[trace]Adding new register x26
[trace]Adding new register x27
[trace]Adding new register x28
[trace]Adding new register x29
[trace]Adding new register x30
[trace]Adding new register x31
[trace]Adding new register x0
[trace]Adding new register PC
[trace]Adding new register S0
[trace]Adding new register S1
[trace]Adding new register S2
[trace]Adding new register S3
[trace]Adding new register S4
[trace]Adding new register S5
[trace]Adding new register S6
[trace]Adding new register S7
[trace]Adding new register S8
[trace]Adding new register S9
[trace]Adding new register S10
[trace]Adding new register S11
[trace]Adding new register S12
[trace]Adding new register S13
[trace]Adding new register S14
[trace]Adding new register S15
[trace]Adding new register S16
[trace]Adding new register S17
[trace]Adding new register S18
[trace]Adding new register S19
[trace]Adding new register S20
[trace]Adding new register S21
[trace]Adding new register S22
[trace]Adding new register S23
[trace]Adding new register S24
[trace]Adding new register S25
[trace]Adding new register S26
[trace]Adding new register S27
[trace]Adding new register S28
[trace]Adding new register S29
[trace]Adding new register S30
[trace]Adding new register S31
[trace]Adding new register H0
[trace]Adding new register H1
[trace]Adding new register H2
[trace]Adding new register H3
[trace]Adding new register H4
[trace]Adding new register H5
[trace]Adding new register H6
[trace]Adding new register H7
[trace]Adding new register H8
[trace]Adding new register H9
[trace]Adding new register H10
[trace]Adding new register H11
[trace]Adding new register H12
[trace]Adding new register H13
[trace]Adding new register H14
[trace]Adding new register H15
[trace]Adding new register H16
[trace]Adding new register H17
[trace]Adding new register H18
[trace]Adding new register H19
[trace]Adding new register H20
[trace]Adding new register H21
[trace]Adding new register H22
[trace]Adding new register H23
[trace]Adding new register H24
[trace]Adding new register H25
[trace]Adding new register H26
[trace]Adding new register H27
[trace]Adding new register H28
[trace]Adding new register H29
[trace]Adding new register H30
[trace]Adding new register H31
[trace]Adding new register D0
[trace]Adding new register D1
[trace]Adding new register D2
[trace]Adding new register D3
[trace]Adding new register D4
[trace]Adding new register D5
[trace]Adding new register D6
[trace]Adding new register D7
[trace]Adding new register D8
[trace]Adding new register D9
[trace]Adding new register D10
[trace]Adding new register D11
[trace]Adding new register D12
[trace]Adding new register D13
[trace]Adding new register D14
[trace]Adding new register D15
[trace]Adding new register D16
[trace]Adding new register D17
[trace]Adding new register D18
[trace]Adding new register D19
[trace]Adding new register D20
[trace]Adding new register D21
[trace]Adding new register D22
[trace]Adding new register D23
[trace]Adding new register D24
[trace]Adding new register D25
[trace]Adding new register D26
[trace]Adding new register D27
[trace]Adding new register D28
[trace]Adding new register D29
[trace]Adding new register D30
[trace]Adding new register D31
[trace]Adding new register Q0
[trace]Adding new register Q1
[trace]Adding new register Q2
[trace]Adding new register Q3
[trace]Adding new register Q4
[trace]Adding new register Q5
[trace]Adding new register Q6
[trace]Adding new register Q7
[trace]Adding new register Q8
[trace]Adding new register Q9
[trace]Adding new register Q10
[trace]Adding new register Q11
[trace]Adding new register Q12
[trace]Adding new register Q13
[trace]Adding new register Q14
[trace]Adding new register Q15
[trace]Adding new register Q16
[trace]Adding new register Q17
[trace]Adding new register Q18
[trace]Adding new register Q19
[trace]Adding new register Q20
[trace]Adding new register Q21
[trace]Adding new register Q22
[trace]Adding new register Q23
[trace]Adding new register Q24
[trace]Adding new register Q25
[trace]Adding new register Q26
[trace]Adding new register Q27
[trace]Adding new register Q28
[trace]Adding new register Q29
[trace]Adding new register Q30
[trace]Adding new register Q31
[trace]Adding new register v0
[trace]Adding new register v1
[trace]Adding new register v2
[trace]Adding new register v3
[trace]Adding new register v4
[trace]Adding new register v5
[trace]Adding new register v6
[trace]Adding new register v7
[trace]Adding new register v8
[trace]Adding new register v9
[trace]Adding new register v10
[trace]Adding new register v11
[trace]Adding new register v12
[trace]Adding new register v13
[trace]Adding new register v14
[trace]Adding new register v15
[trace]Adding new register v16
[trace]Adding new register v17
[trace]Adding new register v18
[trace]Adding new register v19
[trace]Adding new register v20
[trace]Adding new register v21
[trace]Adding new register v22
[trace]Adding new register v23
[trace]Adding new register v24
[trace]Adding new register v25
[trace]Adding new register v26
[trace]Adding new register v27
[trace]Adding new register v28
[trace]Adding new register v29
[trace]Adding new register v30
[trace]Adding new register v31
[notice]Loading register file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/system_registers_rv64.xml ...
[trace]Adding new physical register fflags
[trace]Adding new physical register frm
[trace]Adding new physical register fcsr
[trace]Adding new physical register uie
[trace]Adding new physical register utvec
[trace]Adding new physical register vstart
[trace]Adding new physical register vxsat
[trace]Adding new physical register vxrm
[trace]Adding new physical register uscratch
[trace]Adding new physical register uepc
[trace]Adding new physical register ucause
[trace]Adding new physical register utval
[trace]Adding new physical register uip
[trace]Adding new physical register sedeleg
[trace]Adding new physical register sideleg
[trace]Adding new physical register stvec
[trace]Adding new physical register scounteren
[trace]Adding new physical register sscratch
[trace]Adding new physical register sepc
[trace]Adding new physical register scause
[trace]Adding new physical register stval
[trace]Adding new physical register satp
[trace]Adding new physical register vsstatus
[trace]Adding new physical register vstvec
[trace]Adding new physical register vsscratch
[trace]Adding new physical register vsepc
[trace]Adding new physical register vscause
[trace]Adding new physical register vstval
[trace]Adding new physical register vsatp
[trace]Adding new physical register mstatus
[trace]Adding new physical register misa
[trace]Adding new physical register medeleg
[trace]Adding new physical register mideleg
[trace]Adding new physical register mie
[trace]Adding new physical register mtvec
[trace]Adding new physical register mcounteren
[trace]Adding new physical register mcountinhibit
[trace]Adding new physical register mhpmevent3
[trace]Adding new physical register mhpmevent4
[trace]Adding new physical register mhpmevent5
[trace]Adding new physical register mhpmevent6
[trace]Adding new physical register mhpmevent7
[trace]Adding new physical register mhpmevent8
[trace]Adding new physical register mhpmevent9
[trace]Adding new physical register mhpmevent10
[trace]Adding new physical register mhpmevent11
[trace]Adding new physical register mhpmevent12
[trace]Adding new physical register mhpmevent13
[trace]Adding new physical register mhpmevent14
[trace]Adding new physical register mhpmevent15
[trace]Adding new physical register mhpmevent16
[trace]Adding new physical register mhpmevent17
[trace]Adding new physical register mhpmevent18
[trace]Adding new physical register mhpmevent19
[trace]Adding new physical register mhpmevent20
[trace]Adding new physical register mhpmevent21
[trace]Adding new physical register mhpmevent22
[trace]Adding new physical register mhpmevent23
[trace]Adding new physical register mhpmevent24
[trace]Adding new physical register mhpmevent25
[trace]Adding new physical register mhpmevent26
[trace]Adding new physical register mhpmevent27
[trace]Adding new physical register mhpmevent28
[trace]Adding new physical register mhpmevent29
[trace]Adding new physical register mhpmevent30
[trace]Adding new physical register mhpmevent31
[trace]Adding new physical register mscratch
[trace]Adding new physical register mepc
[trace]Adding new physical register mcause
[trace]Adding new physical register mtval
[trace]Adding new physical register mip
[trace]Adding new physical register mtinst
[trace]Adding new physical register mtval2
[trace]Adding new physical register pmpcfg0
[trace]Adding new physical register pmpcfg2
[trace]Adding new physical register pmpaddr0
[trace]Adding new physical register pmpaddr1
[trace]Adding new physical register pmpaddr2
[trace]Adding new physical register pmpaddr3
[trace]Adding new physical register pmpaddr4
[trace]Adding new physical register pmpaddr5
[trace]Adding new physical register pmpaddr6
[trace]Adding new physical register pmpaddr7
[trace]Adding new physical register pmpaddr8
[trace]Adding new physical register pmpaddr9
[trace]Adding new physical register pmpaddr10
[trace]Adding new physical register pmpaddr11
[trace]Adding new physical register pmpaddr12
[trace]Adding new physical register pmpaddr13
[trace]Adding new physical register pmpaddr14
[trace]Adding new physical register pmpaddr15
[trace]Adding new physical register hstatus
[trace]Adding new physical register hedeleg
[trace]Adding new physical register hideleg
[trace]Adding new physical register hie
[trace]Adding new physical register hcounteren
[trace]Adding new physical register hgeie
[trace]Adding new physical register htval
[trace]Adding new physical register hip
[trace]Adding new physical register htinst
[trace]Adding new physical register hgatp
[trace]Adding new physical register dcsr
[trace]Adding new physical register dpc
[trace]Adding new physical register dscratch0
[trace]Adding new physical register dscratch1
[trace]Adding new physical register privilege
[trace]Adding new physical register mcycle
[trace]Adding new physical register minstret
[trace]Adding new physical register mhpmcounter3
[trace]Adding new physical register mhpmcounter4
[trace]Adding new physical register mhpmcounter5
[trace]Adding new physical register mhpmcounter6
[trace]Adding new physical register mhpmcounter7
[trace]Adding new physical register mhpmcounter8
[trace]Adding new physical register mhpmcounter9
[trace]Adding new physical register mhpmcounter10
[trace]Adding new physical register mhpmcounter11
[trace]Adding new physical register mhpmcounter12
[trace]Adding new physical register mhpmcounter13
[trace]Adding new physical register mhpmcounter14
[trace]Adding new physical register mhpmcounter15
[trace]Adding new physical register mhpmcounter16
[trace]Adding new physical register mhpmcounter17
[trace]Adding new physical register mhpmcounter18
[trace]Adding new physical register mhpmcounter19
[trace]Adding new physical register mhpmcounter20
[trace]Adding new physical register mhpmcounter21
[trace]Adding new physical register mhpmcounter22
[trace]Adding new physical register mhpmcounter23
[trace]Adding new physical register mhpmcounter24
[trace]Adding new physical register mhpmcounter25
[trace]Adding new physical register mhpmcounter26
[trace]Adding new physical register mhpmcounter27
[trace]Adding new physical register mhpmcounter28
[trace]Adding new physical register mhpmcounter29
[trace]Adding new physical register mhpmcounter30
[trace]Adding new physical register mhpmcounter31
[trace]Adding new physical register cycle
[trace]Adding new physical register time
[trace]Adding new physical register instret
[trace]Adding new physical register hpmcounter3
[trace]Adding new physical register hpmcounter4
[trace]Adding new physical register hpmcounter5
[trace]Adding new physical register hpmcounter6
[trace]Adding new physical register hpmcounter7
[trace]Adding new physical register hpmcounter8
[trace]Adding new physical register hpmcounter9
[trace]Adding new physical register hpmcounter10
[trace]Adding new physical register hpmcounter11
[trace]Adding new physical register hpmcounter12
[trace]Adding new physical register hpmcounter13
[trace]Adding new physical register hpmcounter14
[trace]Adding new physical register hpmcounter15
[trace]Adding new physical register hpmcounter16
[trace]Adding new physical register hpmcounter17
[trace]Adding new physical register hpmcounter18
[trace]Adding new physical register hpmcounter19
[trace]Adding new physical register hpmcounter20
[trace]Adding new physical register hpmcounter21
[trace]Adding new physical register hpmcounter22
[trace]Adding new physical register hpmcounter23
[trace]Adding new physical register hpmcounter24
[trace]Adding new physical register hpmcounter25
[trace]Adding new physical register hpmcounter26
[trace]Adding new physical register hpmcounter27
[trace]Adding new physical register hpmcounter28
[trace]Adding new physical register hpmcounter29
[trace]Adding new physical register hpmcounter30
[trace]Adding new physical register hpmcounter31
[trace]Adding new physical register vl
[trace]Adding new physical register vtype
[trace]Adding new physical register vlenb
[trace]Adding new physical register hgeip
[trace]Adding new physical register mvendorid
[trace]Adding new physical register marchid
[trace]Adding new physical register mimpid
[trace]Adding new physical register mhartid
[trace]Adding new register ustatus
[trace]Adding new register fflags
[trace]Adding new register frm
[trace]Adding new register fcsr
[trace]Adding new register uie
[trace]Adding new register utvec
[trace]Adding new register vstart
[trace]Adding new register vxsat
[trace]Adding new register vxrm
[trace]Adding new register uscratch
[trace]Adding new register uepc
[trace]Adding new register ucause
[trace]Adding new register utval
[trace]Adding new register uip
[trace]Adding new register sstatus
[trace]Adding new register sedeleg
[trace]Adding new register sideleg
[trace]Adding new register sie
[trace]Adding new register stvec
[trace]Adding new register scounteren
[trace]Adding new register sscratch
[trace]Adding new register sepc
[trace]Adding new register scause
[trace]Adding new register stval
[trace]Adding new register sip
[trace]Adding new register satp
[trace]Adding new register vsstatus
[trace]Adding new register vsie
[trace]Adding new register vstvec
[trace]Adding new register vsscratch
[trace]Adding new register vsepc
[trace]Adding new register vscause
[trace]Adding new register vstval
[trace]Adding new register vsip
[trace]Adding new register vsatp
[trace]Adding new register mstatus
[trace]Adding new register mstatus_hyp
[trace]Adding new register misa
[trace]Adding new register medeleg
[trace]Adding new register mideleg
[trace]Adding new register mie
[trace]Adding new register mtvec
[trace]Adding new register mcounteren
[trace]Adding new register mcountinhibit
[trace]Adding new register mhpmevent3
[trace]Adding new register mhpmevent4
[trace]Adding new register mhpmevent5
[trace]Adding new register mhpmevent6
[trace]Adding new register mhpmevent7
[trace]Adding new register mhpmevent8
[trace]Adding new register mhpmevent9
[trace]Adding new register mhpmevent10
[trace]Adding new register mhpmevent11
[trace]Adding new register mhpmevent12
[trace]Adding new register mhpmevent13
[trace]Adding new register mhpmevent14
[trace]Adding new register mhpmevent15
[trace]Adding new register mhpmevent16
[trace]Adding new register mhpmevent17
[trace]Adding new register mhpmevent18
[trace]Adding new register mhpmevent19
[trace]Adding new register mhpmevent20
[trace]Adding new register mhpmevent21
[trace]Adding new register mhpmevent22
[trace]Adding new register mhpmevent23
[trace]Adding new register mhpmevent24
[trace]Adding new register mhpmevent25
[trace]Adding new register mhpmevent26
[trace]Adding new register mhpmevent27
[trace]Adding new register mhpmevent28
[trace]Adding new register mhpmevent29
[trace]Adding new register mhpmevent30
[trace]Adding new register mhpmevent31
[trace]Adding new register mscratch
[trace]Adding new register mepc
[trace]Adding new register mcause
[trace]Adding new register mtval
[trace]Adding new register mip
[trace]Adding new register mtinst
[trace]Adding new register mtval2
[trace]Adding new register pmpcfg0
[trace]Adding new register pmpcfg2
[trace]Adding new register pmpaddr0
[trace]Adding new register pmpaddr1
[trace]Adding new register pmpaddr2
[trace]Adding new register pmpaddr3
[trace]Adding new register pmpaddr4
[trace]Adding new register pmpaddr5
[trace]Adding new register pmpaddr6
[trace]Adding new register pmpaddr7
[trace]Adding new register pmpaddr8
[trace]Adding new register pmpaddr9
[trace]Adding new register pmpaddr10
[trace]Adding new register pmpaddr11
[trace]Adding new register pmpaddr12
[trace]Adding new register pmpaddr13
[trace]Adding new register pmpaddr14
[trace]Adding new register pmpaddr15
[trace]Adding new register hstatus
[trace]Adding new register hedeleg
[trace]Adding new register hideleg
[trace]Adding new register hie
[trace]Adding new register hcounteren
[trace]Adding new register hgeie
[trace]Adding new register htval
[trace]Adding new register hip
[trace]Adding new register htinst
[trace]Adding new register hgatp
[trace]Adding new register dcsr
[trace]Adding new register dpc
[trace]Adding new register dscratch0
[trace]Adding new register dscratch1
[trace]Adding new register privilege
[trace]Adding new register mcycle
[trace]Adding new register minstret
[trace]Adding new register mhpmcounter3
[trace]Adding new register mhpmcounter4
[trace]Adding new register mhpmcounter5
[trace]Adding new register mhpmcounter6
[trace]Adding new register mhpmcounter7
[trace]Adding new register mhpmcounter8
[trace]Adding new register mhpmcounter9
[trace]Adding new register mhpmcounter10
[trace]Adding new register mhpmcounter11
[trace]Adding new register mhpmcounter12
[trace]Adding new register mhpmcounter13
[trace]Adding new register mhpmcounter14
[trace]Adding new register mhpmcounter15
[trace]Adding new register mhpmcounter16
[trace]Adding new register mhpmcounter17
[trace]Adding new register mhpmcounter18
[trace]Adding new register mhpmcounter19
[trace]Adding new register mhpmcounter20
[trace]Adding new register mhpmcounter21
[trace]Adding new register mhpmcounter22
[trace]Adding new register mhpmcounter23
[trace]Adding new register mhpmcounter24
[trace]Adding new register mhpmcounter25
[trace]Adding new register mhpmcounter26
[trace]Adding new register mhpmcounter27
[trace]Adding new register mhpmcounter28
[trace]Adding new register mhpmcounter29
[trace]Adding new register mhpmcounter30
[trace]Adding new register mhpmcounter31
[trace]Adding new register cycle
[trace]Adding new register time
[trace]Adding new register instret
[trace]Adding new register hpmcounter3
[trace]Adding new register hpmcounter4
[trace]Adding new register hpmcounter5
[trace]Adding new register hpmcounter6
[trace]Adding new register hpmcounter7
[trace]Adding new register hpmcounter8
[trace]Adding new register hpmcounter9
[trace]Adding new register hpmcounter10
[trace]Adding new register hpmcounter11
[trace]Adding new register hpmcounter12
[trace]Adding new register hpmcounter13
[trace]Adding new register hpmcounter14
[trace]Adding new register hpmcounter15
[trace]Adding new register hpmcounter16
[trace]Adding new register hpmcounter17
[trace]Adding new register hpmcounter18
[trace]Adding new register hpmcounter19
[trace]Adding new register hpmcounter20
[trace]Adding new register hpmcounter21
[trace]Adding new register hpmcounter22
[trace]Adding new register hpmcounter23
[trace]Adding new register hpmcounter24
[trace]Adding new register hpmcounter25
[trace]Adding new register hpmcounter26
[trace]Adding new register hpmcounter27
[trace]Adding new register hpmcounter28
[trace]Adding new register hpmcounter29
[trace]Adding new register hpmcounter30
[trace]Adding new register hpmcounter31
[trace]Adding new register vl
[trace]Adding new register vtype
[trace]Adding new register vlenb
[trace]Adding new register hgeip
[trace]Adding new register mvendorid
[trace]Adding new register marchid
[trace]Adding new register mimpid
[trace]Adding new register mhartid
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/dependence_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/operand_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/general_choices.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/register_field_choices_rv64.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/reg/system_register_choices_rv64.xml ...
[notice]Loading choices file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/paging/paging_choices_sv39.xml ...
[notice]Loading variable file: /nfs/home/konglinghui/force-riscv/riscv/arch_data/general/variables_rv64.xml ...
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register cycle value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hgeip value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter10 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter11 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter12 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter13 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter14 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter15 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter16 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter17 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter18 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter19 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter20 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter21 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter22 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter23 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter24 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter25 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter26 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter27 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter28 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter29 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter3 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter30 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter31 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter4 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter5 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter6 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter7 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter8 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register hpmcounter9 value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register instret value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register marchid value from ISS: 0x5 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mhartid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mimpid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register mvendorid value from ISS: 0x0 mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register time value from ISS: 0xdeadbeefdeadbeef mask: 0xffffffffffffffff
[info]{GenInstructionAgent::InitializeReadOnlyRegistersWithISS} read-only register vlenb value from ISS: 0x40 mask: 0xffffffffffffffff
[notice]{ResourceDependence::UpdateVariable} GPR, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} FPR, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} PREDREG, Source entropy state: WarmUp, on-threshold: 15, off-threshold: 3
[notice]{ResourceDependence::UpdateVariable} GPR, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{ResourceDependence::UpdateVariable} FPR, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{ResourceDependence::UpdateVariable} PREDREG, Dest entropy state: WarmUp, on-threshold: 9, off-threshold: 2
[notice]{AddressTableManagerRISCV} trying to get privilege physical register
[notice]Front-end: Main generator is 0x0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[notice]ResetRegion: size=0x40 start_addr=0x80000000
[notice]{MemoryManager::ReserveMemory} MemoryReservation: ResetRegion [Default] Initial: 0x80000000-0x8000003f
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x6000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x10000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Range : 0x0-0x800000ff,0x80001100-0x80010fff,0x80011001-0xffffffffffffffff : GenPhysicalRegionRequest
[notice]HandlerMemory: align=0x10000 size 0x6000 is instr? 1 handler base address [0]0x5f909b0000
[info]{ThreadGroupModerator::PartitionThreadGroup} do partition Random
[notice]{Generator::SetStateValue} setting BootPC to 0x80000100
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x1000 : GenPhysicalRegionRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : I : GenPhysicalRegionRequest
[info]{Generator::GetStateValue} state: 'BootPC=0x80000100
[notice]BootRegion: size=0x1000 start_addr=0x80000100
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BootRegion0_0x0 [Default] Initial: 0x80000100-0x800010ff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : InitialSetup
[info]{GenInstructionAgent::HandleNotification} new register initialization: misa
[info]{GenInstructionAgent::HandleNotification} new register initialization: medeleg
[info]{GenInstructionAgent::HandleNotification} new register initialization: mstatus
[info]{GenInstructionAgent::HandleNotification} new register initialization: scause
[info]{GenInstructionAgent::HandleNotification} new register initialization: mcause
[info]{GenInstructionAgent::HandleNotification} new register initialization: fcsr
[debug][InitialSetupRISCV::Process] Paging IS Enabled...
[info]{GenInstructionAgent::HandleNotification} new register initialization: satp
[info]{GenInstructionAgent::HandleNotification} new register initialization: privilege
[info]{PhysicalPageManager::Initialize} init complete, boundary= 0x0-0x7fffffffff, usable=0x0-0xffffffffffff
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[info]{RegisterReserver::ReserveRegister} Reserving register: x3, access: ReadWrite, reserve type: User
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : InitializeAddrTables
[notice]{AddressTableRISCV::GenerateNewTable} size 0x1000 base address 0x6ba9d21ea0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: AddressTable1 [Default] Initial: 0x6ba9d21ea0-0x6ba9d22e9f
[info]{GenInstructionAgent::HandleNotification} new register initialization: x3
[notice]Generator mode changed to: NoSkip,DelayInit,Linear from: IssSim
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED --> 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_ADDRESS_MISALIGNED --> 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT --> 0x1
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_ACCESS_FAULT --> 0x1
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ILLEGAL_INSTRUCTION, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ILLEGAL_INSTRUCTION --> 0x2
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ILLEGAL_INSTRUCTION, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ILLEGAL_INSTRUCTION --> 0x2
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.BREAKPOINT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.BREAKPOINT --> 0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.BREAKPOINT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.BREAKPOINT --> 0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED --> 0x4
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_ADDRESS_MISALIGNED --> 0x4
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_ACCESS_FAULT --> 0x5
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_ACCESS_FAULT --> 0x5
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED --> 0x6
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_ADDRESS_MISALIGNED --> 0x6
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT --> 0x7
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_ACCESS_FAULT --> 0x7
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_U_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_U_MODE --> 0x8
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_U_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_U_MODE --> 0x8
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_S_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_S_MODE --> 0x9
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_S_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_S_MODE --> 0x9
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.UNUSED_10, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.UNUSED_10 --> 0xa
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.UNUSED_10, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.UNUSED_10 --> 0xa
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_M_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.ENV_CALL_FROM_M_MODE --> 0xb
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.ENV_CALL_FROM_M_MODE, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.ENV_CALL_FROM_M_MODE --> 0xb
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT --> 0xc
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT, handler_class_name: FastRecoveryAddressHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.INSTRUCTION_PAGE_FAULT --> 0xc
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.LOAD_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.LOAD_PAGE_FAULT --> 0xd
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.LOAD_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.LOAD_PAGE_FAULT --> 0xd
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.UNUSED_14, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.UNUSED_14 --> 0xe
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.UNUSED_14, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.UNUSED_14 --> 0xe
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.S, exception_class: ExceptionClassRISCV.STORE_AMO_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.S] ExceptionClassRISCV.STORE_AMO_PAGE_FAULT --> 0xf
[debug]Front-end: DEBUG [ThreadHandlerSet]: [ThreadHandlerSet:assignSynchronousExceptionHandler] priv_level: PrivilegeLevelRISCV.M, exception_class: ExceptionClassRISCV.STORE_AMO_PAGE_FAULT, handler_class_name: FastSkipInstructionHandlerRISCV

[debug]Front-end: DEBUG [ExceptionLevelHandlers]: [PrivilegeLevelHandlerSet:assignSynchronousExceptionHandler at PrivilegeLevelRISCV.M] ExceptionClassRISCV.STORE_AMO_PAGE_FAULT --> 0xf
[notice]GenQueryAgent::HandleQuery : HandlerSetMemory
[debug]Front-end: DEBUG [ExceptionHandlerManager]: [ExceptionHandlerManagerRISCV] EXC MEMORY START: 0x5f909b0000
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[debug]Front-end: DEBUG [ThreadHandlerSet]: MEMORY POOL ADDR: (MemoryBankRISCV.DEFAULT) 0x5f909b0000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PrivilegeLevel=0x3
[debug]Front-end: DEBUG [ThreadHandlerSet]: SAVED PRIVILEGE-LEVEL: 3

[debug]Front-end: DEBUG [ThreadHandlerSet]: SET PRIVILEGE-LEVEL TO M

[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[debug]Front-end: HANDLER MEM((<PrivilegeLevelRISCV.M: 3>, <SecurityStateRISCV.DEFAULT: 0>)): 0x5f909b0080
[debug]Front-end: DEBUG [ExceptionLevelHandlers]: NEXT MemoryBankRISCV.DEFAULT CODE ADDR: 0x5f909b0080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b0080/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b0080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0080
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (M/MemoryBankRISCV.DEFAULT) starting address: 0x5f909b0080
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mcause, x0, x11" at 0x5f909b0080=>[0]0x5f909b0080 (0x342025f3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0080 mem-ID=0 size=4 element-size=4 type=Instruction data=f3252034
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0080 end_addr=0x5f909b0083
[info]current source entropy:1, resource type: 0
[info]current dest entropy:1, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0x1" at 0x5f909b0084=>[0]0x5f909b0084 (0x159593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0084 mem-ID=0 size=4 element-size=4 type=Instruction data=93951500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0084 end_addr=0x5f909b0087
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x11, x11, 0x1" at 0x5f909b0088=>[0]0x5f909b0088 (0x15d593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0088 mem-ID=0 size=4 element-size=4 type=Instruction data=93d51500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0088 end_addr=0x5f909b008b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: AUIPC##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "AUIPC x26, 0" at 0x5f909b008c=>[0]0x5f909b008c (0xd17) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b008c mem-ID=0 size=4 element-size=4 type=Instruction data=170d0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b008c end_addr=0x5f909b008f
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 20" at 0x5f909b0090=>[0]0x5f909b0090 (0x14d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0090 mem-ID=0 size=4 element-size=4 type=Instruction data=130d4d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0090 end_addr=0x5f909b0093
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x2 value 0x2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0x2" at 0x5f909b0094=>[0]0x5f909b0094 (0x259593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0094 mem-ID=0 size=4 element-size=4 type=Instruction data=93952500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0094 end_addr=0x5f909b0097
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x26, x11, x26" at 0x5f909b0098=>[0]0x5f909b0098 (0x1a58d33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0098 mem-ID=0 size=4 element-size=4 type=Instruction data=338da501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0098 end_addr=0x5f909b009b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x26, 0" at 0x5f909b009c=>[0]0x5f909b009c (0xd0067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b009c mem-ID=0 size=4 element-size=4 type=Instruction data=67000d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b009c end_addr=0x5f909b009f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT0 [Default] Initial: 0x5f909b00a0-0x5f909b00c3
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00a0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b00e0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b00e0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x0

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00e0
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastRecoveryAddressHandlerRISCV] process exception 0, privilege level: M
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x11, x3, 0" at 0x5f909b00e0=>[0]0x5f909b00e0 (0x1b583) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00e0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b50100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00e0 end_addr=0x5f909b00e3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 8" at 0x5f909b00e4=>[0]0x5f909b00e4 (0x818193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00e4 mem-ID=0 size=4 element-size=4 type=Instruction data=93818100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00e4 end_addr=0x5f909b00e7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x0, 1" at 0x5f909b00e8=>[0]0x5f909b00e8 (0x100d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00e8 mem-ID=0 size=4 element-size=4 type=Instruction data=130d1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00e8 end_addr=0x5f909b00eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00ec
[notice]Generating: BNE##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rs2
[info] opname=rs1
[info] opname=Branch-simm12
[notice]Operand : Branch-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[notice]{FullsizeConditionalBranchOperandConstraint::SetConditionalBranchTaken} condition branch is set to not taken
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b00fc=>part 1 PA [0]0x5f909b00fc size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "BNE x26, x11, 8" at 0x5f909b00ec=>[0]0x5f909b00ec (0xbd1863) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00ec mem-ID=0 size=4 element-size=4 type=Instruction data=6318bd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00ec end_addr=0x5f909b00ef
[info]current source entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b00f0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b00f0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x3, x3, 0" at 0x5f909b00f0=>[0]0x5f909b00f0 (0x1b183) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00f0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b10100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00f0 end_addr=0x5f909b00f3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x11, x3, 0" at 0x5f909b00f4=>[0]0x5f909b00f4 (0x1b583) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00f4 mem-ID=0 size=4 element-size=4 type=Instruction data=83b50100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00f4 end_addr=0x5f909b00f7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 8" at 0x5f909b00f8=>[0]0x5f909b00f8 (0x818193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93818100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00f8 end_addr=0x5f909b00fb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x11, x0" at 0x5f909b00fc=>[0]0x5f909b00fc (0x34159073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00fc mem-ID=0 size=4 element-size=4 type=Instruction data=73901534
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00fc end_addr=0x5f909b00ff
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: mepc, access: Read, reserve type: Unpredictable
[notice]Front-end: BLAHM
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x5f909b0100=>[0]0x5f909b0100 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0100 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0100 end_addr=0x5f909b0103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0104
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] NEW CUSTOM SYNC HANDLER AT ADDR: 0x5f909b00e0; err-code: 0x0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x1

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x1
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x2

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0104
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastSkipInstructionHandlerRISCV] process exception 2, privilege level: M
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mepc, x0, x26" at 0x5f909b0104=>[0]0x5f909b0104 (0x34102d73) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0104 mem-ID=0 size=4 element-size=4 type=Instruction data=732d1034
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0104 end_addr=0x5f909b0107
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x26, access: Read, reserve type: Unpredictable
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4 value 0x4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 4" at 0x5f909b0108=>[0]0x5f909b0108 (0x4d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0108 mem-ID=0 size=4 element-size=4 type=Instruction data=130d4d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0108 end_addr=0x5f909b010b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mepc, x26, x0" at 0x5f909b010c=>[0]0x5f909b010c (0x341d1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b010c mem-ID=0 size=4 element-size=4 type=Instruction data=73101d34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b010c end_addr=0x5f909b010f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHM
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x5f909b0110=>[0]0x5f909b0110 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0110 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0110 end_addr=0x5f909b0113
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0114
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] NEW CUSTOM SYNC HANDLER AT ADDR: 0x5f909b0104; err-code: 0x2
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x3

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x3
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x4

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x4
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x5

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x5
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x6

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x6
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x7

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x7
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x8

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x8
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0x9

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0x9
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xa

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xa
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xb

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xb
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xc

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xc
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xd

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xd
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xe

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xe
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] err-code: 0xf

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.M] REUSING CUSTOM SYNC HANDLER: err-code: 0xf
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0114
[SimApiHANDCAR::WriteRegister] PC 0x5f909b00a0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b00a0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00a0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b00e0=>part 1 PA [0]0x5f909b00e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b00e0
[notice]Committing instruction "JAL x0, 32" at 0x5f909b00a0=>[0]0x5f909b00a0 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00a0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00a0 end_addr=0x5f909b00a3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT2 [Default] Initial: 0x5f909b00e0-0x5f909b0103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00a4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b00e0=>part 1 PA [0]0x5f909b00e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b00e0
[notice]Committing instruction "JAL x0, 30" at 0x5f909b00a4=>[0]0x5f909b00a4 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00a4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00a4 end_addr=0x5f909b00a7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT3 [Default] Initial: 0x5f909b00e0-0x5f909b0103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00a8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e value 0x2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 46" at 0x5f909b00a8=>[0]0x5f909b00a8 (0x5c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00a8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00a8 end_addr=0x5f909b00ab
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT4 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00ac
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c value 0x2c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 44" at 0x5f909b00ac=>[0]0x5f909b00ac (0x580006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00ac mem-ID=0 size=4 element-size=4 type=Instruction data=6f008005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00ac end_addr=0x5f909b00af
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT5 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00b0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a value 0x2a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 42" at 0x5f909b00b0=>[0]0x5f909b00b0 (0x540006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00b0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00b0 end_addr=0x5f909b00b3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT6 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00b4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x28 value 0x28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 40" at 0x5f909b00b4=>[0]0x5f909b00b4 (0x500006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00b4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00b4 end_addr=0x5f909b00b7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT7 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00b8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x26 value 0x26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 38" at 0x5f909b00b8=>[0]0x5f909b00b8 (0x4c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00b8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00b8 end_addr=0x5f909b00bb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT8 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00bc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24 value 0x24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 36" at 0x5f909b00bc=>[0]0x5f909b00bc (0x480006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00bc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00bc end_addr=0x5f909b00bf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT9 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00c0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x22 value 0x22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 34" at 0x5f909b00c0=>[0]0x5f909b00c0 (0x440006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00c0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00c0 end_addr=0x5f909b00c3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT10 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00c4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 32" at 0x5f909b00c4=>[0]0x5f909b00c4 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00c4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00c4 end_addr=0x5f909b00c7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT11 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00c8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 30" at 0x5f909b00c8=>[0]0x5f909b00c8 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00c8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00c8 end_addr=0x5f909b00cb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT12 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00cc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c value 0x1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 28" at 0x5f909b00cc=>[0]0x5f909b00cc (0x380006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00cc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00cc end_addr=0x5f909b00cf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT13 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00d0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8 value 0x8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b00e0=>part 1 PA [0]0x5f909b00e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b00e0
[notice]Committing instruction "JAL x0, 8" at 0x5f909b00d0=>[0]0x5f909b00d0 (0x100006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00d0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00d0 end_addr=0x5f909b00d3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT14 [Default] Initial: 0x5f909b00e0-0x5f909b0103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00d4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18 value 0x18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 24" at 0x5f909b00d4=>[0]0x5f909b00d4 (0x300006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00d4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00d4 end_addr=0x5f909b00d7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT15 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00d8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16 value 0x16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 22" at 0x5f909b00d8=>[0]0x5f909b00d8 (0x2c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00d8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00d8 end_addr=0x5f909b00db
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT16 [Default] Initial: 0x5f909b0104-0x5f909b0127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b00dc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14 value 0x14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0104=>part 1 PA [0]0x5f909b0104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0104
[notice]Committing instruction "JAL x0, 20" at 0x5f909b00dc=>[0]0x5f909b00dc (0x280006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b00dc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b00dc end_addr=0x5f909b00df
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT17 [Default] Initial: 0x5f909b0104-0x5f909b0127
[SimApiHANDCAR::WriteRegister] PC 0x5f909b0114/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b0114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0114
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (M/MemoryBankRISCV.DEFAULT) end address: 0x5f909b0114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0114
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[notice]Front-end: EXCEPTION HANDLER: sync vector base 0x5f909b0000, offset 0x0, set PrivilegeLevelRISCV.M/SecurityStateRISCV.DEFAULT
[debug]Front-end: DEBUG [ThreadHandlerSet]: (<PrivilegeLevelRISCV.M: 3>, <SecurityStateRISCV.DEFAULT: 0>) VECTOR SYNC OFFSET 0x0, BR ADDR: 0x5f909b0000, DISPATCH ADDR: 0x5f909b0080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b0000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b0000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b0000
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x40 value 0x40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b0080=>part 1 PA [0]0x5f909b0080 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b0080
[notice]Committing instruction "JAL x0, 64" at 0x5f909b0000=>[0]0x5f909b0000 (0x800006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b0000 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000008
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b0000 end_addr=0x5f909b0003
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT18 [Default] Initial: 0x5f909b0080-0x5f909b00a3
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[debug]Front-end: DEBUG [ThreadHandlerSet]: SET PRIVILEGE-LEVEL TO M

[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[debug]Front-end: HANDLER MEM((<PrivilegeLevelRISCV.S: 1>, <SecurityStateRISCV.DEFAULT: 0>)): 0x5f909b1080
[debug]Front-end: DEBUG [ExceptionLevelHandlers]: NEXT MemoryBankRISCV.DEFAULT CODE ADDR: 0x5f909b1080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b1080/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b1080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1080
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (S/MemoryBankRISCV.DEFAULT) starting address: 0x5f909b1080
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS scause, x0, x11" at 0x5f909b1080=>[0]0x5f909b1080 (0x142025f3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1080 mem-ID=0 size=4 element-size=4 type=Instruction data=f3252014
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1080 end_addr=0x5f909b1083
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0x1" at 0x5f909b1084=>[0]0x5f909b1084 (0x159593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1084 mem-ID=0 size=4 element-size=4 type=Instruction data=93951500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1084 end_addr=0x5f909b1087
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x11, x11, 0x1" at 0x5f909b1088=>[0]0x5f909b1088 (0x15d593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1088 mem-ID=0 size=4 element-size=4 type=Instruction data=93d51500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1088 end_addr=0x5f909b108b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: AUIPC##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "AUIPC x26, 0" at 0x5f909b108c=>[0]0x5f909b108c (0xd17) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b108c mem-ID=0 size=4 element-size=4 type=Instruction data=170d0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b108c end_addr=0x5f909b108f
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x26, access: Read, reserve type: Unpredictable
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x14 value 0x14
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 20" at 0x5f909b1090=>[0]0x5f909b1090 (0x14d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1090 mem-ID=0 size=4 element-size=4 type=Instruction data=130d4d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1090 end_addr=0x5f909b1093
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x2 value 0x2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x11, x11, 0x2" at 0x5f909b1094=>[0]0x5f909b1094 (0x259593) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1094 mem-ID=0 size=4 element-size=4 type=Instruction data=93952500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1094 end_addr=0x5f909b1097
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x26, x11, x26" at 0x5f909b1098=>[0]0x5f909b1098 (0x1a58d33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1098 mem-ID=0 size=4 element-size=4 type=Instruction data=338da501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1098 end_addr=0x5f909b109b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x26, 0" at 0x5f909b109c=>[0]0x5f909b109c (0xd0067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b109c mem-ID=0 size=4 element-size=4 type=Instruction data=67000d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b109c end_addr=0x5f909b109f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT19 [Default] Initial: 0x5f909b10a0-0x5f909b10c3
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10a0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b10e0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b10e0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x0

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10e0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10e0
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastRecoveryAddressHandlerRISCV] process exception 0, privilege level: S
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x11, x3, 0" at 0x5f909b10e0=>[0]0x5f909b10e0 (0x1b583) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10e0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b50100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10e0 end_addr=0x5f909b10e3
[notice]retire dest stage: e, access: 0x3, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 8" at 0x5f909b10e4=>[0]0x5f909b10e4 (0x818193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10e4 mem-ID=0 size=4 element-size=4 type=Instruction data=93818100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10e4 end_addr=0x5f909b10e7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x0, 1" at 0x5f909b10e8=>[0]0x5f909b10e8 (0x100d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10e8 mem-ID=0 size=4 element-size=4 type=Instruction data=130d1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10e8 end_addr=0x5f909b10eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10ec
[notice]Generating: BNE##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rs2
[info] opname=rs1
[info] opname=Branch-simm12
[notice]Operand : Branch-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[notice]{FullsizeConditionalBranchOperandConstraint::SetConditionalBranchTaken} condition branch is set to taken
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b10fc=>part 1 PA [0]0x5f909b10fc size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "BNE x26, x11, 8" at 0x5f909b10ec=>[0]0x5f909b10ec (0xbd1863) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10ec mem-ID=0 size=4 element-size=4 type=Instruction data=6318bd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10ec end_addr=0x5f909b10ef
[info]current source entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b10f0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b10f0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x3, x3, 0" at 0x5f909b10f0=>[0]0x5f909b10f0 (0x1b183) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10f0 mem-ID=0 size=4 element-size=4 type=Instruction data=83b10100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10f0 end_addr=0x5f909b10f3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=8, part 2 PA [0]0x0 size=0
[notice]Committing instruction "LD x11, x3, 0" at 0x5f909b10f4=>[0]0x5f909b10f4 (0x1b583) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10f4 mem-ID=0 size=4 element-size=4 type=Instruction data=83b50100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10f4 end_addr=0x5f909b10f7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, 8" at 0x5f909b10f8=>[0]0x5f909b10f8 (0x818193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93818100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10f8 end_addr=0x5f909b10fb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW sepc, x11, x0" at 0x5f909b10fc=>[0]0x5f909b10fc (0x14159073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10fc mem-ID=0 size=4 element-size=4 type=Instruction data=73901514
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10fc end_addr=0x5f909b10ff
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHS
[notice]Generating: SRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "SRET" at 0x5f909b1100=>[0]0x5f909b1100 (0x10200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1100 mem-ID=0 size=4 element-size=4 type=Instruction data=73002010
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1100 end_addr=0x5f909b1103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1104
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] NEW CUSTOM SYNC HANDLER AT ADDR: 0x5f909b10e0; err-code: 0x0
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x1

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x1
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x2

[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1104
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1104
[debug]Front-end: [FastExceptionHandlersBaseRISCV] genHandler
[debug]Front-end: [FastSkipInstructionHandlerRISCV] process exception 2, privilege level: S
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS sepc, x0, x26" at 0x5f909b1104=>[0]0x5f909b1104 (0x14102d73) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1104 mem-ID=0 size=4 element-size=4 type=Instruction data=732d1014
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1104 end_addr=0x5f909b1107
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4 value 0x4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x26, x26, 4" at 0x5f909b1108=>[0]0x5f909b1108 (0x4d0d13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1108 mem-ID=0 size=4 element-size=4 type=Instruction data=130d4d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1108 end_addr=0x5f909b110b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW sepc, x26, x0" at 0x5f909b110c=>[0]0x5f909b110c (0x141d1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b110c mem-ID=0 size=4 element-size=4 type=Instruction data=73101d14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b110c end_addr=0x5f909b110f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Front-end: BLAHS
[notice]Generating: SRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "SRET" at 0x5f909b1110=>[0]0x5f909b1110 (0x10200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1110 mem-ID=0 size=4 element-size=4 type=Instruction data=73002010
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1110 end_addr=0x5f909b1113
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1114
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] NEW CUSTOM SYNC HANDLER AT ADDR: 0x5f909b1104; err-code: 0x2
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x3

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x3
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x4

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x4
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x5

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x5
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x6

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x6
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x7

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x7
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x8

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x8
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0x9

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0x9
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xa

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xa
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xb

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xb
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xc

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xc
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xd

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xd
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xe

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xe
[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] err-code: 0xf

[debug]Front-end: [GENHANDLER] [PrivilegeLevelRISCV.S] REUSING CUSTOM SYNC HANDLER: err-code: 0xf
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1114
[SimApiHANDCAR::WriteRegister] PC 0x5f909b10a0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b10a0
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10a0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b10e0=>part 1 PA [0]0x5f909b10e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b10e0
[notice]Committing instruction "JAL x0, 32" at 0x5f909b10a0=>[0]0x5f909b10a0 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10a0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10a0 end_addr=0x5f909b10a3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT21 [Default] Initial: 0x5f909b10e0-0x5f909b1103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10a4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b10e0=>part 1 PA [0]0x5f909b10e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b10e0
[notice]Committing instruction "JAL x0, 30" at 0x5f909b10a4=>[0]0x5f909b10a4 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10a4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10a4 end_addr=0x5f909b10a7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT22 [Default] Initial: 0x5f909b10e0-0x5f909b1103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10a8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e value 0x2e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 46" at 0x5f909b10a8=>[0]0x5f909b10a8 (0x5c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10a8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10a8 end_addr=0x5f909b10ab
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT23 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10ac
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c value 0x2c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 44" at 0x5f909b10ac=>[0]0x5f909b10ac (0x580006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10ac mem-ID=0 size=4 element-size=4 type=Instruction data=6f008005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10ac end_addr=0x5f909b10af
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT24 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10b0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a value 0x2a
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 42" at 0x5f909b10b0=>[0]0x5f909b10b0 (0x540006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10b0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10b0 end_addr=0x5f909b10b3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT25 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10b4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x28 value 0x28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 40" at 0x5f909b10b4=>[0]0x5f909b10b4 (0x500006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10b4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10b4 end_addr=0x5f909b10b7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT26 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10b8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x26 value 0x26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 38" at 0x5f909b10b8=>[0]0x5f909b10b8 (0x4c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10b8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10b8 end_addr=0x5f909b10bb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT27 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10bc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24 value 0x24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 36" at 0x5f909b10bc=>[0]0x5f909b10bc (0x480006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10bc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10bc end_addr=0x5f909b10bf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT28 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10c0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x22 value 0x22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 34" at 0x5f909b10c0=>[0]0x5f909b10c0 (0x440006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10c0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f004004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10c0 end_addr=0x5f909b10c3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT29 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10c4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20 value 0x20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 32" at 0x5f909b10c4=>[0]0x5f909b10c4 (0x400006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10c4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10c4 end_addr=0x5f909b10c7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT30 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10c8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e value 0x1e
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 30" at 0x5f909b10c8=>[0]0x5f909b10c8 (0x3c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10c8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10c8 end_addr=0x5f909b10cb
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT31 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10cc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c value 0x1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 28" at 0x5f909b10cc=>[0]0x5f909b10cc (0x380006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10cc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10cc end_addr=0x5f909b10cf
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT32 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10d0
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8 value 0x8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b10e0=>part 1 PA [0]0x5f909b10e0 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b10e0
[notice]Committing instruction "JAL x0, 8" at 0x5f909b10d0=>[0]0x5f909b10d0 (0x100006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10d0 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10d0 end_addr=0x5f909b10d3
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT33 [Default] Initial: 0x5f909b10e0-0x5f909b1103
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10d4
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18 value 0x18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 24" at 0x5f909b10d4=>[0]0x5f909b10d4 (0x300006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10d4 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10d4 end_addr=0x5f909b10d7
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT34 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10d8
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16 value 0x16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 22" at 0x5f909b10d8=>[0]0x5f909b10d8 (0x2c0006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10d8 mem-ID=0 size=4 element-size=4 type=Instruction data=6f00c002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10d8 end_addr=0x5f909b10db
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT35 [Default] Initial: 0x5f909b1104-0x5f909b1127
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b10dc
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14 value 0x14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1104=>part 1 PA [0]0x5f909b1104 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1104
[notice]Committing instruction "JAL x0, 20" at 0x5f909b10dc=>[0]0x5f909b10dc (0x280006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b10dc mem-ID=0 size=4 element-size=4 type=Instruction data=6f008002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b10dc end_addr=0x5f909b10df
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT36 [Default] Initial: 0x5f909b1104-0x5f909b1127
[SimApiHANDCAR::WriteRegister] PC 0x5f909b1114/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b1114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1114
[debug]Front-end: [DefaultFastSyncDispatcher] dispatch (S/MemoryBankRISCV.DEFAULT) end address: 0x5f909b1114
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1114
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[notice]Front-end: EXCEPTION HANDLER: sync vector base 0x5f909b1000, offset 0x0, set PrivilegeLevelRISCV.S/SecurityStateRISCV.DEFAULT
[debug]Front-end: DEBUG [ThreadHandlerSet]: (<PrivilegeLevelRISCV.S: 1>, <SecurityStateRISCV.DEFAULT: 0>) VECTOR SYNC OFFSET 0x0, BR ADDR: 0x5f909b1000, DISPATCH ADDR: 0x5f909b1080
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x0
[SimApiHANDCAR::WriteRegister] PC 0x5f909b1000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x5f909b1000
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x5f909b1000
[notice]GenQueryAgent::HandleQuery : BranchOffset
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x40 value 0x40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f909b1080=>part 1 PA [0]0x5f909b1080 size=4, part 2 PA [0]0x0 size=0
[info]{BranchOperand::Commit} escape taking PC to 0x5f909b1080
[notice]Committing instruction "JAL x0, 64" at 0x5f909b1000=>[0]0x5f909b1000 (0x800006f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f909b1000 mem-ID=0 size=4 element-size=4 type=Instruction data=6f000008
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f909b1000 end_addr=0x5f909b1003
[info]current dest entropy:3, resource type: 0
[notice]{MemoryManager::ReserveMemory} MemoryReservation: BNT37 [Default] Initial: 0x5f909b1080-0x5f909b10a3
[SimApiHANDCAR::WriteRegister] PC 0x0/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x0
[info]{RegisterReserver::ReserveRegister} Reserving register: x26, access: ReadWrite, reserve type: User
[info]{RegisterReserver::ReserveRegister} Reserving register: x11, access: ReadWrite, reserve type: User
[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[info]{GenInstructionAgent::HandleNotification} new register initialization: mtvec
[info]{GenInstructionAgent::HandleNotification} new register initialization: stvec
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[notice]{GenExceptionAgent::UpdateHandlerInfo} given VBARS...
[notice]Key: DefaultMachineModeVector  Value:0x5f909b0000
[notice]Key: DefaultSupervisorModeVector  Value:0x5f909b1000
[notice]{GenExceptionRequest::GenExceptionRequestInstance} creating new handler info update request...
[notice]{GenExceptionAgentRISCV::UpdateHandlerInfo} is_fast_mode=1 mFastMode=1
[notice]Generator mode changed to: IssSim from: NoSkip,DelayInit,Linear
[info]{GenInstructionAgent::HandleNotification} new register initialization: PC
[notice]{Generator::SetStateValue} setting InitialPC to 0x80011000
[SimApiHANDCAR::WriteRegister] PC 0x80011000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x80011000
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{GenInstructionAgent::HandleNotification} new register initialization: vtype
[info]{GenInstructionAgent::HandleNotification} new register initialization: vl
[info]{GenInstructionAgent::HandleNotification} new register initialization: vstart
[info]{GenInstructionAgent::HandleNotification} new register initialization: vxrm
[info]{GenInstructionAgent::HandleNotification} new register initialization: vxsat
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x62562812c8 alignment 4 data size 4 base value 0x80dcd3924d730903
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1020cd8740 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x7f232cd008b509c5 size:0x8 Big endian:0x0 to memory:0x1020cd8740 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8740 mem-ID=0 size=8 element-size=8 type=Data data=c509b508d02c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8740 end_addr=0x1020cd8747
[notice]{DataBlock::Setup} allocate memory for value:0x7f232c8aa1e745d5 size:0x8 Big endian:0x0 to memory:0x1020cd8748 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8748 mem-ID=0 size=8 element-size=8 type=Data data=d545e7a18a2c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8748 end_addr=0x1020cd874f
[notice]{DataBlock::Setup} allocate memory for value:0x7f232cd16c1fda19 size:0x8 Big endian:0x0 to memory:0x1020cd8750 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8750 mem-ID=0 size=8 element-size=8 type=Data data=19da1f6cd12c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8750 end_addr=0x1020cd8757
[notice]{DataBlock::Setup} allocate memory for value:0x7f232c932a0800ad size:0x8 Big endian:0x0 to memory:0x1020cd8758 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8758 mem-ID=0 size=8 element-size=8 type=Data data=ad00082a932c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8758 end_addr=0x1020cd875f
[notice]{DataBlock::Setup} allocate memory for value:0x7f232ca6b4ff5329 size:0x8 Big endian:0x0 to memory:0x1020cd8760 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8760 mem-ID=0 size=8 element-size=8 type=Data data=2953ffb4a62c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8760 end_addr=0x1020cd8767
[notice]{DataBlock::Setup} allocate memory for value:0x7f232cac1b406595 size:0x8 Big endian:0x0 to memory:0x1020cd8768 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8768 mem-ID=0 size=8 element-size=8 type=Data data=9565401bac2c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8768 end_addr=0x1020cd876f
[notice]{DataBlock::Setup} allocate memory for value:0x7f232cd3066eea09 size:0x8 Big endian:0x0 to memory:0x1020cd8770 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8770 mem-ID=0 size=8 element-size=8 type=Data data=09ea6e06d32c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8770 end_addr=0x1020cd8777
[notice]{DataBlock::Setup} allocate memory for value:0x7f232c8b1f9d26b9 size:0x8 Big endian:0x0 to memory:0x1020cd8778 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001020cd8778 mem-ID=0 size=8 element-size=8 type=Data data=b9269d1f8b2c237f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1020cd8778 end_addr=0x1020cd877f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v22 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x29 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x204 value 0x204
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x24
[notice]Committing instruction "LUI x24, 516" at 0x80011000=>[0]0x80011000 (0x204c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011000 mem-ID=0 size=4 element-size=4 type=Instruction data=374c2000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011000 end_addr=0x80011003
[info]current dest entropy:3, resource type: 0
[debug][SetupRootPageTableRISCV::SetupRootPageTable] table-size: 4096 (0x1000) reg: satp
[notice]{PageTableAllocator::AllocatePageTableBlock} Allocated page table at 0x7c17d2a000-0x7c17d2afff align 0x1000 from memory bank Default
[debug][SetupRootPageTableRISCV::SetupRootPageTable] initial root-address: 0x7c17d2a000
[info]{GenInstructionAgent::HandleNotification} new register initialization: satp
[debug][SetupRootPageTableRISCV::SetupRootPageTable] satp.PPN: 0x7c17d2a yields table addr: 0x7c17d2a000
[notice]{SetupRootPageTableRISCV::SetupRootPageTable} root_addr=0x7c17d2a000
[info]{ GenInstructionAgent::SendInitsToISS} writing register fcsr initial value 0x55ba6bb14c03d00
[SimApiHANDCAR::WriteRegister] fcsr 0x55ba6bb14c03d00/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vstart initial value 0x0
[SimApiHANDCAR::WriteRegister] vstart 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vxsat initial value 0xda7b2227e4d28e6a
[SimApiHANDCAR::WriteRegister] vxsat 0xda7b2227e4d28e6a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vxrm initial value 0x84184357389a497b
[SimApiHANDCAR::WriteRegister] vxrm 0x84184357389a497b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register stvec initial value 0x5f909b1000
[SimApiHANDCAR::WriteRegister] stvec 0x5f909b1000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register scause initial value 0x18
[SimApiHANDCAR::WriteRegister] scause 0x18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register satp initial value 0x82a9a00007c17d2a
[SimApiHANDCAR::WriteRegister] satp 0x82a9a00007c17d2a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mstatus initial value 0x448b27fa44816388
[SimApiHANDCAR::WriteRegister] mstatus 0x448b27fa44816388/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register misa initial value 0x800000000034112d
[SimApiHANDCAR::WriteRegister] misa 0x800000000034112d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register medeleg initial value 0x0
[SimApiHANDCAR::WriteRegister] medeleg 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mtvec initial value 0x5f909b0000
[SimApiHANDCAR::WriteRegister] mtvec 0x5f909b0000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register mcause initial value 0x18
[SimApiHANDCAR::WriteRegister] mcause 0x18/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register x3 initial value 0x6ba9d21ea0
[SimApiHANDCAR::WriteRegister] x3 0x6ba9d21ea0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register x24 initial value 0x8f4cba1e0dae464b
[SimApiHANDCAR::WriteRegister] x24 0x8f4cba1e0dae464b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register PC initial value 0x80011000
[SimApiHANDCAR::WriteRegister] PC 0x80011000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register privilege initial value 0x3
[SimApiHANDCAR::WriteRegister] privilege 0x3/0x3
[info]{ GenInstructionAgent::SendInitsToISS} writing register vl initial value 0x8
[SimApiHANDCAR::WriteRegister] vl 0x8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register vtype initial value 0x17
[SimApiHANDCAR::WriteRegister] vtype 0x17/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x204000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011004
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x19b value 0x19b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 411" at 0x80011004=>[0]0x80011004 (0x19bc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011004 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cbc19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011004 end_addr=0x80011007
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x20419b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011008
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xf" at 0x80011008=>[0]0x80011008 (0xfc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011008 mem-ID=0 size=4 element-size=4 type=Instruction data=131cfc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011008 end_addr=0x8001100b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1020cd8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001100c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1856" at 0x8001100c=>[0]0x8001100c (0x740c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001100c mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001100c end_addr=0x8001100f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1020cd8740, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011010
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info] randomize the big data for "Random"
[info]{GenInstructionAgent::HandleNotification} new register initialization: v22
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x24" at 0x80011010=>[0]0x80011010 (0x28c0b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011010 mem-ID=0 size=4 element-size=4 type=Instruction data=070b8c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011010 end_addr=0x80011013
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_0 initial value 0x7d0690cfdeee7082
[SimApiHANDCAR::WriteRegister] v22_0 0x7d0690cfdeee7082/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_1 initial value 0x893eb6ab0251751c
[SimApiHANDCAR::WriteRegister] v22_1 0x893eb6ab0251751c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_2 initial value 0x93718192efe8b27
[SimApiHANDCAR::WriteRegister] v22_2 0x93718192efe8b27/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_3 initial value 0xd5575f493083ee87
[SimApiHANDCAR::WriteRegister] v22_3 0xd5575f493083ee87/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_4 initial value 0x920a26e649668b1
[SimApiHANDCAR::WriteRegister] v22_4 0x920a26e649668b1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_5 initial value 0xfcc031c3d5f728ad
[SimApiHANDCAR::WriteRegister] v22_5 0xfcc031c3d5f728ad/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_6 initial value 0x83452bec111aa517
[SimApiHANDCAR::WriteRegister] v22_6 0x83452bec111aa517/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v22_7 initial value 0x5decc22de79c7b66
[SimApiHANDCAR::WriteRegister] v22_7 0x5decc22de79c7b66/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011014
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0x7f232cd008b509c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0x7f232c8aa1e745d5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0x7f232cd16c1fda19, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0x7f232c932a0800ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_4 value 0x7f232ca6b4ff5329, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_5 value 0x7f232cac1b406595, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_6 value 0x7f232cd3066eea09, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_7 value 0x7f232c8b1f9d26b9, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80dd value 0x80dd
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x29
[notice]Committing instruction "LUI x29, 32989" at 0x80011014=>[0]0x80011014 (0x80ddeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011014 mem-ID=0 size=4 element-size=4 type=Instruction data=b7de0d08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011014 end_addr=0x80011017
[info]current dest entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x29 initial value 0x37676725cff1349f
[SimApiHANDCAR::WriteRegister] x29 0x37676725cff1349f/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011018
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd39 value 0xd39
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -711" at 0x80011018=>[0]0x80011018 (0xd39e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011018 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e9ed3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011018 end_addr=0x8001101b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd39, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001101c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x8001101c=>[0]0x8001101c (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001101c mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001101c end_addr=0x8001101f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd39000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011020
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x24d value 0x24d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 589" at 0x80011020=>[0]0x80011020 (0x24de8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011020 mem-ID=0 size=4 element-size=4 type=Instruction data=938ede24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011020 end_addr=0x80011023
[notice]retire dest stage: 14, access: 0x3, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd3924d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011024
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011024=>[0]0x80011024 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011024 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011024 end_addr=0x80011027
[notice]retire source stage: 15, access: 0xb, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd3924d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011028
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x731 value 0x731
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1841" at 0x80011028=>[0]0x80011028 (0x731e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011028 mem-ID=0 size=4 element-size=4 type=Instruction data=938e1e73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011028 end_addr=0x8001102b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd3924d731, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001102c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x8001102c=>[0]0x8001102c (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001102c mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001102c end_addr=0x8001102f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd3924d731000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011030
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x903 value 0x903
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1789" at 0x80011030=>[0]0x80011030 (0x903e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011030 mem-ID=0 size=4 element-size=4 type=Instruction data=938e3e90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011030 end_addr=0x80011033
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x80dcd3924d730903, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011034
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62562812c8=>part 1 PA [0]0x62562812c8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62562812c8=>part 1 PA [0]0x62562812c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62562812c8=>part 1 PA [0]0x62562812c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62562812c8=>part 1 PA [0]0x62562812c8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000062562812c8 mem-ID=0 size=4 element-size=4 type=Data data=45143c1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62562812c8 end_addr=0x62562812cb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cef5a4ed8=>part 1 PA [0]0x1cef5a4ed8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cef5a4ed8=>part 1 PA [0]0x1cef5a4ed8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cef5a4ed8=>part 1 PA [0]0x1cef5a4ed8 size=4, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1cef5a4ed8=>part 1 PA [0]0x1cef5a4ed8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001cef5a4ed8 mem-ID=0 size=4 element-size=4 type=Data data=06e78834
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1cef5a4ed8 end_addr=0x1cef5a4edb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b992e31c=>part 1 PA [0]0x63b992e31c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b992e31c=>part 1 PA [0]0x63b992e31c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b992e31c=>part 1 PA [0]0x63b992e31c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x63b992e31c=>part 1 PA [0]0x63b992e31c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063b992e31c mem-ID=0 size=4 element-size=4 type=Data data=c9a0a4c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63b992e31c end_addr=0x63b992e31f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25777b09b0=>part 1 PA [0]0x25777b09b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25777b09b0=>part 1 PA [0]0x25777b09b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25777b09b0=>part 1 PA [0]0x25777b09b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25777b09b0=>part 1 PA [0]0x25777b09b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025777b09b0 mem-ID=0 size=4 element-size=4 type=Data data=9b1b63b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25777b09b0 end_addr=0x25777b09b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3902725c2c=>part 1 PA [0]0x3902725c2c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3902725c2c=>part 1 PA [0]0x3902725c2c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3902725c2c=>part 1 PA [0]0x3902725c2c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3902725c2c=>part 1 PA [0]0x3902725c2c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003902725c2c mem-ID=0 size=4 element-size=4 type=Data data=0911f724
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3902725c2c end_addr=0x3902725c2f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e68b36e98=>part 1 PA [0]0x3e68b36e98 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e68b36e98=>part 1 PA [0]0x3e68b36e98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e68b36e98=>part 1 PA [0]0x3e68b36e98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e68b36e98=>part 1 PA [0]0x3e68b36e98 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e68b36e98 mem-ID=0 size=4 element-size=4 type=Data data=e72bce1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e68b36e98 end_addr=0x3e68b36e9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6553e1f30c=>part 1 PA [0]0x6553e1f30c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6553e1f30c=>part 1 PA [0]0x6553e1f30c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6553e1f30c=>part 1 PA [0]0x6553e1f30c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6553e1f30c=>part 1 PA [0]0x6553e1f30c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006553e1f30c mem-ID=0 size=4 element-size=4 type=Data data=aca0bac2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6553e1f30c end_addr=0x6553e1f30f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6d102fbc=>part 1 PA [0]0x1d6d102fbc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6d102fbc=>part 1 PA [0]0x1d6d102fbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6d102fbc=>part 1 PA [0]0x1d6d102fbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6d102fbc=>part 1 PA [0]0x1d6d102fbc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d6d102fbc mem-ID=0 size=4 element-size=4 type=Data data=33e8c9b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d6d102fbc end_addr=0x1d6d102fbf
[notice]Committing instruction "VSUXEI64.V v0, x29, v22, Unmasked" at 0x80011034=>[0]0x80011034 (0x76ef027) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011034 mem-ID=0 size=4 element-size=4 type=Instruction data=27f06e07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011034 end_addr=0x80011037
[notice]retire source stage: 19, access: 0x1a, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_0 initial value 0x9ffb201e924d239c
[SimApiHANDCAR::WriteRegister] v0_0 0x9ffb201e924d239c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_1 initial value 0xe5f021f893234e4f
[SimApiHANDCAR::WriteRegister] v0_1 0xe5f021f893234e4f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_2 initial value 0x568340667ac973c4
[SimApiHANDCAR::WriteRegister] v0_2 0x568340667ac973c4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_3 initial value 0xaeddf9dbeaa11fa7
[SimApiHANDCAR::WriteRegister] v0_3 0xaeddf9dbeaa11fa7/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_4 initial value 0x7ffa0e1bf273acd8
[SimApiHANDCAR::WriteRegister] v0_4 0x7ffa0e1bf273acd8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_5 initial value 0x5a6841e4441c039f
[SimApiHANDCAR::WriteRegister] v0_5 0x5a6841e4441c039f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_6 initial value 0x45a0bc9a31978a12
[SimApiHANDCAR::WriteRegister] v0_6 0x45a0bc9a31978a12/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v0_7 initial value 0xdb9a40196499baa4
[SimApiHANDCAR::WriteRegister] v0_7 0xdb9a40196499baa4/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011038
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x62562812c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1cef5a4ed8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x63b992e31c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x25777b09b0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3902725c2c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3e68b36e98
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6553e1f30c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1d6d102fbc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v22 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x659310e814 alignment 4 data size 4 base value 0x96740b739d47e8a7
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5a9ba03e00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4f1f5c8ff6d size:0x8 Big endian:0x0 to memory:0x5a9ba03e00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e00 mem-ID=0 size=8 element-size=8 type=Data data=6dffc8f5f1f48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e00 end_addr=0x5a9ba03e07
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4ef516416cd size:0x8 Big endian:0x0 to memory:0x5a9ba03e08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e08 mem-ID=0 size=8 element-size=8 type=Data data=cd166451eff48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e08 end_addr=0x5a9ba03e0f
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4bb957dbb79 size:0x8 Big endian:0x0 to memory:0x5a9ba03e10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e10 mem-ID=0 size=8 element-size=8 type=Data data=79bb7d95bbf48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e10 end_addr=0x5a9ba03e17
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4a0331a3f59 size:0x8 Big endian:0x0 to memory:0x5a9ba03e18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e18 mem-ID=0 size=8 element-size=8 type=Data data=593f1a33a0f48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e18 end_addr=0x5a9ba03e1f
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4f771bd1515 size:0x8 Big endian:0x0 to memory:0x5a9ba03e20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e20 mem-ID=0 size=8 element-size=8 type=Data data=1515bd71f7f48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e20 end_addr=0x5a9ba03e27
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4ab65e31f69 size:0x8 Big endian:0x0 to memory:0x5a9ba03e28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e28 mem-ID=0 size=8 element-size=8 type=Data data=691fe365abf48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e28 end_addr=0x5a9ba03e2f
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4c44ffc9381 size:0x8 Big endian:0x0 to memory:0x5a9ba03e30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e30 mem-ID=0 size=8 element-size=8 type=Data data=8193fc4fc4f48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e30 end_addr=0x5a9ba03e37
[notice]{DataBlock::Setup} allocate memory for value:0x698bf4fe90d68199 size:0x8 Big endian:0x0 to memory:0x5a9ba03e38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9ba03e38 mem-ID=0 size=8 element-size=8 type=Data data=9981d690fef48b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9ba03e38 end_addr=0x5a9ba03e3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v26, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v26 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x16a7 value 0x16a7
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x31
[notice]Committing instruction "LUI x31, 5799" at 0x80011038=>[0]0x80011038 (0x16a7fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011038 mem-ID=0 size=4 element-size=4 type=Instruction data=b77f6a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011038 end_addr=0x8001103b
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x31 initial value 0x3589eefcc0695a2
[SimApiHANDCAR::WriteRegister] x31 0x3589eefcc0695a2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x16a7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001103c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe81 value 0xe81
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -383" at 0x8001103c=>[0]0x8001103c (0xe81f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001103c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1fe8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001103c end_addr=0x8001103f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x16a6e81, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011040
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x80011040=>[0]0x80011040 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011040 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011040 end_addr=0x80011043
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x5a9ba04000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011044
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -512" at 0x80011044=>[0]0x80011044 (0xe00f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011044 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0fe0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011044 end_addr=0x80011047
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x5a9ba03e00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011048
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v26
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x31" at 0x80011048=>[0]0x80011048 (0x28f8d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011048 mem-ID=0 size=4 element-size=4 type=Instruction data=078d8f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011048 end_addr=0x8001104b
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_0 initial value 0x6e1a0411b8ed37af
[SimApiHANDCAR::WriteRegister] v26_0 0x6e1a0411b8ed37af/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_1 initial value 0xaf057d6e601c943c
[SimApiHANDCAR::WriteRegister] v26_1 0xaf057d6e601c943c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_2 initial value 0x2bbe6b90be85a798
[SimApiHANDCAR::WriteRegister] v26_2 0x2bbe6b90be85a798/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_3 initial value 0x1bc77f3711ef56b8
[SimApiHANDCAR::WriteRegister] v26_3 0x1bc77f3711ef56b8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_4 initial value 0x53ff29085e232eb4
[SimApiHANDCAR::WriteRegister] v26_4 0x53ff29085e232eb4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_5 initial value 0x9da33d752fa56a98
[SimApiHANDCAR::WriteRegister] v26_5 0x9da33d752fa56a98/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_6 initial value 0x4fa8284dedefb8f1
[SimApiHANDCAR::WriteRegister] v26_6 0x4fa8284dedefb8f1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v26_7 initial value 0xe618812b1e3562b2
[SimApiHANDCAR::WriteRegister] v26_7 0xe618812b1e3562b2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001104c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_0 value 0x698bf4f1f5c8ff6d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_1 value 0x698bf4ef516416cd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_2 value 0x698bf4bb957dbb79, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_3 value 0x698bf4a0331a3f59, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_4 value 0x698bf4f771bd1515, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_5 value 0x698bf4ab65e31f69, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_6 value 0x698bf4c44ffc9381, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_7 value 0x698bf4fe90d68199, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x9674 value 0x9674
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x10
[notice]Committing instruction "LUI x10, 38516" at 0x8001104c=>[0]0x8001104c (0x9674537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001104c mem-ID=0 size=4 element-size=4 type=Instruction data=37456709
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001104c end_addr=0x8001104f
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x10 initial value 0x5ce847dd46ba6453
[SimApiHANDCAR::WriteRegister] x10 0x5ce847dd46ba6453/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x9674000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011050
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb7 value 0xb7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 183" at 0x80011050=>[0]0x80011050 (0xb75051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011050 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05750b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011050 end_addr=0x80011053
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011054
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011054=>[0]0x80011054 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011054 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011054 end_addr=0x80011057
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011058
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x39d value 0x39d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 925" at 0x80011058=>[0]0x80011058 (0x39d50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011058 mem-ID=0 size=4 element-size=4 type=Instruction data=1305d539
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011058 end_addr=0x8001105b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b739d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001105c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x8001105c=>[0]0x8001105c (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001105c mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001105c end_addr=0x8001105f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b739d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011060
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x47f value 0x47f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1151" at 0x80011060=>[0]0x80011060 (0x47f50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011060 mem-ID=0 size=4 element-size=4 type=Instruction data=1305f547
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011060 end_addr=0x80011063
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b739d47f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011064
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011064=>[0]0x80011064 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011064 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011064 end_addr=0x80011067
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b739d47f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011068
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8a7 value 0x8a7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1881" at 0x80011068=>[0]0x80011068 (0x8a750513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011068 mem-ID=0 size=4 element-size=4 type=Instruction data=1305758a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011068 end_addr=0x8001106b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x96740b739d47e8a7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001106c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x659310e814=>part 1 PA [0]0x659310e814 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x659310e814=>part 1 PA [0]0x659310e814 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x659310e814=>part 1 PA [0]0x659310e814 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x659310e814=>part 1 PA [0]0x659310e814 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000659310e814 mem-ID=0 size=4 element-size=4 type=Data data=c4fd790b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x659310e814 end_addr=0x659310e817
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62eeabff74=>part 1 PA [0]0x62eeabff74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62eeabff74=>part 1 PA [0]0x62eeabff74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62eeabff74=>part 1 PA [0]0x62eeabff74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62eeabff74=>part 1 PA [0]0x62eeabff74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000062eeabff74 mem-ID=0 size=4 element-size=4 type=Data data=4a001002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62eeabff74 end_addr=0x62eeabff77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f32c5a420=>part 1 PA [0]0x2f32c5a420 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f32c5a420=>part 1 PA [0]0x2f32c5a420 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f32c5a420=>part 1 PA [0]0x2f32c5a420 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2f32c5a420=>part 1 PA [0]0x2f32c5a420 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002f32c5a420 mem-ID=0 size=4 element-size=4 type=Data data=16b400fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2f32c5a420 end_addr=0x2f32c5a423
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13d0622800=>part 1 PA [0]0x13d0622800 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13d0622800=>part 1 PA [0]0x13d0622800 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13d0622800=>part 1 PA [0]0x13d0622800 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13d0622800=>part 1 PA [0]0x13d0622800 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013d0622800 mem-ID=0 size=4 element-size=4 type=Data data=dd83b98a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13d0622800 end_addr=0x13d0622803
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b0f04fdbc=>part 1 PA [0]0x6b0f04fdbc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b0f04fdbc=>part 1 PA [0]0x6b0f04fdbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b0f04fdbc=>part 1 PA [0]0x6b0f04fdbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b0f04fdbc=>part 1 PA [0]0x6b0f04fdbc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b0f04fdbc mem-ID=0 size=4 element-size=4 type=Data data=15a681d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b0f04fdbc end_addr=0x6b0f04fdbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f032b0810=>part 1 PA [0]0x1f032b0810 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f032b0810=>part 1 PA [0]0x1f032b0810 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f032b0810=>part 1 PA [0]0x1f032b0810 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1f032b0810=>part 1 PA [0]0x1f032b0810 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001f032b0810 mem-ID=0 size=4 element-size=4 type=Data data=246d278d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1f032b0810 end_addr=0x1f032b0813
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ed447c28=>part 1 PA [0]0x37ed447c28 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ed447c28=>part 1 PA [0]0x37ed447c28 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ed447c28=>part 1 PA [0]0x37ed447c28 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x37ed447c28=>part 1 PA [0]0x37ed447c28 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037ed447c28 mem-ID=0 size=4 element-size=4 type=Data data=52f1dba2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37ed447c28 end_addr=0x37ed447c2b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722e1e6a40=>part 1 PA [0]0x722e1e6a40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722e1e6a40=>part 1 PA [0]0x722e1e6a40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722e1e6a40=>part 1 PA [0]0x722e1e6a40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x722e1e6a40=>part 1 PA [0]0x722e1e6a40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000722e1e6a40 mem-ID=0 size=4 element-size=4 type=Data data=c0bb5a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x722e1e6a40 end_addr=0x722e1e6a43
[notice]Committing instruction "VSUXEI64.V v14, x10, v26, Unmasked" at 0x8001106c=>[0]0x8001106c (0x7a57727) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001106c mem-ID=0 size=4 element-size=4 type=Instruction data=2777a507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001106c end_addr=0x8001106f
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_0 initial value 0x416acce7fc18ac3e
[SimApiHANDCAR::WriteRegister] v14_0 0x416acce7fc18ac3e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_1 initial value 0x2d73dedc258ddfed
[SimApiHANDCAR::WriteRegister] v14_1 0x2d73dedc258ddfed/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_2 initial value 0x605bb4d6f8c1e421
[SimApiHANDCAR::WriteRegister] v14_2 0x605bb4d6f8c1e421/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_3 initial value 0xead1abf1d76dc61c
[SimApiHANDCAR::WriteRegister] v14_3 0xead1abf1d76dc61c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_4 initial value 0xa9b3d2e6064689ca
[SimApiHANDCAR::WriteRegister] v14_4 0xa9b3d2e6064689ca/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_5 initial value 0x818be52b1dda755a
[SimApiHANDCAR::WriteRegister] v14_5 0x818be52b1dda755a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_6 initial value 0xed41353780618d69
[SimApiHANDCAR::WriteRegister] v14_6 0xed41353780618d69/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v14_7 initial value 0x5a87a0a44279ac54
[SimApiHANDCAR::WriteRegister] v14_7 0x5a87a0a44279ac54/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011070
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x659310e814
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x62eeabff74
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2f32c5a420
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x13d0622800
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6b0f04fdbc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1f032b0810
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x37ed447c28
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x722e1e6a40
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v26, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v26 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2d18ae634c alignment 4 data size 4 base value 0x2d18ad7d5d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x53fd374200 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe5ef size:0x2 Big endian:0x0 to memory:0x53fd374200 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374200 mem-ID=0 size=2 element-size=2 type=Data data=efe5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374200 end_addr=0x53fd374201
[notice]{DataBlock::Setup} allocate memory for value:0x6183 size:0x2 Big endian:0x0 to memory:0x53fd374202 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374202 mem-ID=0 size=2 element-size=2 type=Data data=8361
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374202 end_addr=0x53fd374203
[notice]{DataBlock::Setup} allocate memory for value:0x3ef size:0x2 Big endian:0x0 to memory:0x53fd374204 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374204 mem-ID=0 size=2 element-size=2 type=Data data=ef03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374204 end_addr=0x53fd374205
[notice]{DataBlock::Setup} allocate memory for value:0xe6df size:0x2 Big endian:0x0 to memory:0x53fd374206 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374206 mem-ID=0 size=2 element-size=2 type=Data data=dfe6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374206 end_addr=0x53fd374207
[notice]{DataBlock::Setup} allocate memory for value:0xe197 size:0x2 Big endian:0x0 to memory:0x53fd374208 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374208 mem-ID=0 size=2 element-size=2 type=Data data=97e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374208 end_addr=0x53fd374209
[notice]{DataBlock::Setup} allocate memory for value:0xbbbb size:0x2 Big endian:0x0 to memory:0x53fd37420a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37420a mem-ID=0 size=2 element-size=2 type=Data data=bbbb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37420a end_addr=0x53fd37420b
[notice]{DataBlock::Setup} allocate memory for value:0xfc3f size:0x2 Big endian:0x0 to memory:0x53fd37420c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37420c mem-ID=0 size=2 element-size=2 type=Data data=3ffc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37420c end_addr=0x53fd37420d
[notice]{DataBlock::Setup} allocate memory for value:0x2f9f size:0x2 Big endian:0x0 to memory:0x53fd37420e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37420e mem-ID=0 size=2 element-size=2 type=Data data=9f2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37420e end_addr=0x53fd37420f
[notice]{DataBlock::Setup} allocate memory for value:0x495c size:0x2 Big endian:0x0 to memory:0x53fd374210 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374210 mem-ID=0 size=2 element-size=2 type=Data data=5c49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374210 end_addr=0x53fd374211
[notice]{DataBlock::Setup} allocate memory for value:0x3e90 size:0x2 Big endian:0x0 to memory:0x53fd374212 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374212 mem-ID=0 size=2 element-size=2 type=Data data=903e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374212 end_addr=0x53fd374213
[notice]{DataBlock::Setup} allocate memory for value:0xab9 size:0x2 Big endian:0x0 to memory:0x53fd374214 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374214 mem-ID=0 size=2 element-size=2 type=Data data=b90a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374214 end_addr=0x53fd374215
[notice]{DataBlock::Setup} allocate memory for value:0x3a25 size:0x2 Big endian:0x0 to memory:0x53fd374216 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374216 mem-ID=0 size=2 element-size=2 type=Data data=253a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374216 end_addr=0x53fd374217
[notice]{DataBlock::Setup} allocate memory for value:0x4749 size:0x2 Big endian:0x0 to memory:0x53fd374218 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374218 mem-ID=0 size=2 element-size=2 type=Data data=4947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374218 end_addr=0x53fd374219
[notice]{DataBlock::Setup} allocate memory for value:0x59d0 size:0x2 Big endian:0x0 to memory:0x53fd37421a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37421a mem-ID=0 size=2 element-size=2 type=Data data=d059
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37421a end_addr=0x53fd37421b
[notice]{DataBlock::Setup} allocate memory for value:0xbed6 size:0x2 Big endian:0x0 to memory:0x53fd37421c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37421c mem-ID=0 size=2 element-size=2 type=Data data=d6be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37421c end_addr=0x53fd37421d
[notice]{DataBlock::Setup} allocate memory for value:0xa396 size:0x2 Big endian:0x0 to memory:0x53fd37421e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37421e mem-ID=0 size=2 element-size=2 type=Data data=96a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37421e end_addr=0x53fd37421f
[notice]{DataBlock::Setup} allocate memory for value:0x2041 size:0x2 Big endian:0x0 to memory:0x53fd374220 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374220 mem-ID=0 size=2 element-size=2 type=Data data=4120
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374220 end_addr=0x53fd374221
[notice]{DataBlock::Setup} allocate memory for value:0x6592 size:0x2 Big endian:0x0 to memory:0x53fd374222 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374222 mem-ID=0 size=2 element-size=2 type=Data data=9265
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374222 end_addr=0x53fd374223
[notice]{DataBlock::Setup} allocate memory for value:0x2c68 size:0x2 Big endian:0x0 to memory:0x53fd374224 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374224 mem-ID=0 size=2 element-size=2 type=Data data=682c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374224 end_addr=0x53fd374225
[notice]{DataBlock::Setup} allocate memory for value:0xa1d1 size:0x2 Big endian:0x0 to memory:0x53fd374226 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374226 mem-ID=0 size=2 element-size=2 type=Data data=d1a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374226 end_addr=0x53fd374227
[notice]{DataBlock::Setup} allocate memory for value:0xd218 size:0x2 Big endian:0x0 to memory:0x53fd374228 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374228 mem-ID=0 size=2 element-size=2 type=Data data=18d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374228 end_addr=0x53fd374229
[notice]{DataBlock::Setup} allocate memory for value:0xdeec size:0x2 Big endian:0x0 to memory:0x53fd37422a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37422a mem-ID=0 size=2 element-size=2 type=Data data=ecde
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37422a end_addr=0x53fd37422b
[notice]{DataBlock::Setup} allocate memory for value:0xea06 size:0x2 Big endian:0x0 to memory:0x53fd37422c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37422c mem-ID=0 size=2 element-size=2 type=Data data=06ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37422c end_addr=0x53fd37422d
[notice]{DataBlock::Setup} allocate memory for value:0x6c4 size:0x2 Big endian:0x0 to memory:0x53fd37422e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37422e mem-ID=0 size=2 element-size=2 type=Data data=c406
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37422e end_addr=0x53fd37422f
[notice]{DataBlock::Setup} allocate memory for value:0xd67a size:0x2 Big endian:0x0 to memory:0x53fd374230 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374230 mem-ID=0 size=2 element-size=2 type=Data data=7ad6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374230 end_addr=0x53fd374231
[notice]{DataBlock::Setup} allocate memory for value:0xeee4 size:0x2 Big endian:0x0 to memory:0x53fd374232 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374232 mem-ID=0 size=2 element-size=2 type=Data data=e4ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374232 end_addr=0x53fd374233
[notice]{DataBlock::Setup} allocate memory for value:0x2088 size:0x2 Big endian:0x0 to memory:0x53fd374234 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374234 mem-ID=0 size=2 element-size=2 type=Data data=8820
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374234 end_addr=0x53fd374235
[notice]{DataBlock::Setup} allocate memory for value:0xc184 size:0x2 Big endian:0x0 to memory:0x53fd374236 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374236 mem-ID=0 size=2 element-size=2 type=Data data=84c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374236 end_addr=0x53fd374237
[notice]{DataBlock::Setup} allocate memory for value:0x710a size:0x2 Big endian:0x0 to memory:0x53fd374238 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd374238 mem-ID=0 size=2 element-size=2 type=Data data=0a71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd374238 end_addr=0x53fd374239
[notice]{DataBlock::Setup} allocate memory for value:0x71a5 size:0x2 Big endian:0x0 to memory:0x53fd37423a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37423a mem-ID=0 size=2 element-size=2 type=Data data=a571
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37423a end_addr=0x53fd37423b
[notice]{DataBlock::Setup} allocate memory for value:0x513a size:0x2 Big endian:0x0 to memory:0x53fd37423c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37423c mem-ID=0 size=2 element-size=2 type=Data data=3a51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37423c end_addr=0x53fd37423d
[notice]{DataBlock::Setup} allocate memory for value:0x873c size:0x2 Big endian:0x0 to memory:0x53fd37423e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053fd37423e mem-ID=0 size=2 element-size=2 type=Data data=3c87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53fd37423e end_addr=0x53fd37423f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x1 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14ff value 0x14ff
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x22
[notice]Committing instruction "LUI x22, 5375" at 0x80011070=>[0]0x80011070 (0x14ffb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011070 mem-ID=0 size=4 element-size=4 type=Instruction data=37fb4f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011070 end_addr=0x80011073
[info]current dest entropy:2, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x22 initial value 0x58fb26910d7d71a2
[SimApiHANDCAR::WriteRegister] x22 0x58fb26910d7d71a2/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x14ff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011074
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4dd value 0x4dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 1245" at 0x80011074=>[0]0x80011074 (0x4ddb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011074 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bdb4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011074 end_addr=0x80011077
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x14ff4dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011078
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xe" at 0x80011078=>[0]0x80011078 (0xeb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011078 mem-ID=0 size=4 element-size=4 type=Instruction data=131beb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011078 end_addr=0x8001107b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x53fd374000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001107c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x200 value 0x200
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 512" at 0x8001107c=>[0]0x8001107c (0x200b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001107c mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001107c end_addr=0x8001107f
[notice]retire dest stage: b, access: 0x0, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x53fd374200, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011080
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v30
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x22" at 0x80011080=>[0]0x80011080 (0x28b0f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011080 mem-ID=0 size=4 element-size=4 type=Instruction data=070f8b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011080 end_addr=0x80011083
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_0 initial value 0x424226e28e467147
[SimApiHANDCAR::WriteRegister] v30_0 0x424226e28e467147/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_1 initial value 0x6d47685e076d4ce9
[SimApiHANDCAR::WriteRegister] v30_1 0x6d47685e076d4ce9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_2 initial value 0x925a192295fcc382
[SimApiHANDCAR::WriteRegister] v30_2 0x925a192295fcc382/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_3 initial value 0xdfe981bcc4dfb12e
[SimApiHANDCAR::WriteRegister] v30_3 0xdfe981bcc4dfb12e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_4 initial value 0x3d76e8d42c1155a3
[SimApiHANDCAR::WriteRegister] v30_4 0x3d76e8d42c1155a3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_5 initial value 0x1daf45529bd2bd4e
[SimApiHANDCAR::WriteRegister] v30_5 0x1daf45529bd2bd4e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_6 initial value 0x98c8fdff28f57f67
[SimApiHANDCAR::WriteRegister] v30_6 0x98c8fdff28f57f67/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v30_7 initial value 0x3f22a5c10440d8af
[SimApiHANDCAR::WriteRegister] v30_7 0x3f22a5c10440d8af/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011084
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0xe6df03ef6183e5ef, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0x2f9ffc3fbbbbe197, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0x3a250ab93e90495c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0xa396bed659d04749, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0xa1d12c6865922041, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0x6c4ea06deecd218, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0xc1842088eee4d67a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0x873c513a71a5710a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5a3 value 0x5a3
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x1
[notice]Committing instruction "LUI x1, 1443" at 0x80011084=>[0]0x80011084 (0x5a30b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011084 mem-ID=0 size=4 element-size=4 type=Instruction data=b7305a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011084 end_addr=0x80011087
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x1 initial value 0x88f79bddf36c4044
[SimApiHANDCAR::WriteRegister] x1 0x88f79bddf36c4044/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x5a3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011088
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x15b value 0x15b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 347" at 0x80011088=>[0]0x80011088 (0x15b0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011088 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80b015
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011088 end_addr=0x8001108b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x5a315b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001108c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xf" at 0x8001108c=>[0]0x8001108c (0xf09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001108c mem-ID=0 size=4 element-size=4 type=Instruction data=9390f000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001108c end_addr=0x8001108f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x2d18ad8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011090
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd5d value 0xd5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -675" at 0x80011090=>[0]0x80011090 (0xd5d08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011090 mem-ID=0 size=4 element-size=4 type=Instruction data=9380d0d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011090 end_addr=0x80011093
[notice]retire source stage: 10, access: 0x18, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x2d18ad7d5d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011094
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae634c=>part 1 PA [0]0x2d18ae634c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae634c=>part 1 PA [0]0x2d18ae634c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae634c=>part 1 PA [0]0x2d18ae634c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae634c=>part 1 PA [0]0x2d18ae634c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ae634c mem-ID=0 size=4 element-size=4 type=Data data=2037e143
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ae634c end_addr=0x2d18ae634f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18addee0=>part 1 PA [0]0x2d18addee0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18addee0=>part 1 PA [0]0x2d18addee0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18addee0=>part 1 PA [0]0x2d18addee0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18addee0=>part 1 PA [0]0x2d18addee0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18addee0 mem-ID=0 size=4 element-size=4 type=Data data=e4c6e2c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18addee0 end_addr=0x2d18addee3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ad814c=>part 1 PA [0]0x2d18ad814c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ad814c=>part 1 PA [0]0x2d18ad814c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ad814c=>part 1 PA [0]0x2d18ad814c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ad814c=>part 1 PA [0]0x2d18ad814c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ad814c mem-ID=0 size=4 element-size=4 type=Data data=393285ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ad814c end_addr=0x2d18ad814f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae643c=>part 1 PA [0]0x2d18ae643c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae643c=>part 1 PA [0]0x2d18ae643c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae643c=>part 1 PA [0]0x2d18ae643c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae643c=>part 1 PA [0]0x2d18ae643c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ae643c mem-ID=0 size=4 element-size=4 type=Data data=db155666
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ae643c end_addr=0x2d18ae643f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae5ef4=>part 1 PA [0]0x2d18ae5ef4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae5ef4=>part 1 PA [0]0x2d18ae5ef4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae5ef4=>part 1 PA [0]0x2d18ae5ef4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae5ef4=>part 1 PA [0]0x2d18ae5ef4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ae5ef4 mem-ID=0 size=4 element-size=4 type=Data data=9f70c3d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ae5ef4 end_addr=0x2d18ae5ef7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae3918=>part 1 PA [0]0x2d18ae3918 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae3918=>part 1 PA [0]0x2d18ae3918 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae3918=>part 1 PA [0]0x2d18ae3918 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae3918=>part 1 PA [0]0x2d18ae3918 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ae3918 mem-ID=0 size=4 element-size=4 type=Data data=f64f71d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ae3918 end_addr=0x2d18ae391b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae799c=>part 1 PA [0]0x2d18ae799c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae799c=>part 1 PA [0]0x2d18ae799c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae799c=>part 1 PA [0]0x2d18ae799c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18ae799c=>part 1 PA [0]0x2d18ae799c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18ae799c mem-ID=0 size=4 element-size=4 type=Data data=e62f5b31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18ae799c end_addr=0x2d18ae799f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18adacfc=>part 1 PA [0]0x2d18adacfc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18adacfc=>part 1 PA [0]0x2d18adacfc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18adacfc=>part 1 PA [0]0x2d18adacfc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2d18adacfc=>part 1 PA [0]0x2d18adacfc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002d18adacfc mem-ID=0 size=4 element-size=4 type=Data data=e187e619
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2d18adacfc end_addr=0x2d18adacff
[notice]Committing instruction "VSUXEI16.V v18, x1, v30, Vector result" at 0x80011094=>[0]0x80011094 (0x5e0d927) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011094 mem-ID=0 size=4 element-size=4 type=Instruction data=27d9e005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011094 end_addr=0x80011097
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_0 initial value 0x3448d438eadb2eaf
[SimApiHANDCAR::WriteRegister] v18_0 0x3448d438eadb2eaf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_1 initial value 0xa31dc4ca37ca0d5
[SimApiHANDCAR::WriteRegister] v18_1 0xa31dc4ca37ca0d5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_2 initial value 0xbe086fecf67f605d
[SimApiHANDCAR::WriteRegister] v18_2 0xbe086fecf67f605d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_3 initial value 0xfa84ed15adf79232
[SimApiHANDCAR::WriteRegister] v18_3 0xfa84ed15adf79232/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_4 initial value 0xd2389ece1af7051e
[SimApiHANDCAR::WriteRegister] v18_4 0xd2389ece1af7051e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_5 initial value 0x74906bb0bb4d7fcc
[SimApiHANDCAR::WriteRegister] v18_5 0x74906bb0bb4d7fcc/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_6 initial value 0xda4ef3b9e1108c8b
[SimApiHANDCAR::WriteRegister] v18_6 0xda4ef3b9e1108c8b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v18_7 initial value 0xef0cef6e12fec36d
[SimApiHANDCAR::WriteRegister] v18_7 0xef0cef6e12fec36d/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011098
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2d18ad814c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2d18ae643c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2d18ae5ef4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2d18adacfc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x1 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VLOXEI64.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x43c9620250
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x21e value 0x21e
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x13
[notice]Committing instruction "LUI x13, 542" at 0x80011098=>[0]0x80011098 (0x21e6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011098 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e62100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011098 end_addr=0x8001109b
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x13 initial value 0xfd286af9f06b4c74
[SimApiHANDCAR::WriteRegister] x13 0xfd286af9f06b4c74/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x21e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001109c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4b1 value 0x4b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1201" at 0x8001109c=>[0]0x8001109c (0x4b16869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001109c mem-ID=0 size=4 element-size=4 type=Instruction data=9b86164b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001109c end_addr=0x8001109f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x21e4b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x11" at 0x800110a0=>[0]0x800110a0 (0x1169693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a0 mem-ID=0 size=4 element-size=4 type=Instruction data=93961601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a0 end_addr=0x800110a3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x43c9620000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x250 value 0x250
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 592" at 0x800110a4=>[0]0x800110a4 (0x25068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a4 mem-ID=0 size=4 element-size=4 type=Instruction data=93860625
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a4 end_addr=0x800110a7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x43c9620250, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110a8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0xb8cfcc1e1
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xad5
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x6e353d0458 alignment 8 data size 8 base value 0x6e353d0983
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6e35 value 0x6e35
[info] opname=rd
[notice]Committing instruction "LUI x13, 28213" at 0x800110a8=>[0]0x800110a8 (0x6e356b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b756e306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110a8 end_addr=0x800110ab
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6e35000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110ac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3d1 value 0x3d1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 977" at 0x800110ac=>[0]0x800110ac (0x3d16869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b86163d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110ac end_addr=0x800110af
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6e353d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800110b0=>[0]0x800110b0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b0 end_addr=0x800110b3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6e353d1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x983 value 0x983
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1661" at 0x800110b4=>[0]0x800110b4 (0x98368693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b4 mem-ID=0 size=4 element-size=4 type=Instruction data=93863698
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b4 end_addr=0x800110b7
[notice]retire source stage: 19, access: 0x1d, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6e353d0983, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110b8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e353d0458=>part 1 PA [0]0x6e353d0458 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e353d0458=>part 1 PA [0]0x6e353d0458 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e353d0458=>part 1 PA [0]0x6e353d0458 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e353d0458=>part 1 PA [0]0x6e353d0458 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e353d0458 mem-ID=0 size=8 element-size=8 type=Data data=e1c1fc8c0b000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e353d0458 end_addr=0x6e353d045f
[notice]Committing instruction "LD x10, x13, -1323" at 0x800110b8=>[0]0x800110b8 (0xad56b503) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110b8 mem-ID=0 size=4 element-size=4 type=Instruction data=03b556ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110b8 end_addr=0x800110bb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb8cfcc1e1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110bc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x26888ecd40
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xcb1
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x2537a191a8 alignment 8 data size 8 base value 0x2537a194f7
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2538 value 0x2538
[info] opname=rd
[notice]Committing instruction "LUI x13, 9528" at 0x800110bc=>[0]0x800110bc (0x25386b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110bc mem-ID=0 size=4 element-size=4 type=Instruction data=b7865302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110bc end_addr=0x800110bf
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x2538000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa19 value 0xa19
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1511" at 0x800110c0=>[0]0x800110c0 (0xa196869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8696a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c0 end_addr=0x800110c3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x2537a19, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800110c4=>[0]0x800110c4 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c4 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c4 end_addr=0x800110c7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x2537a19000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110c8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4f7 value 0x4f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1271" at 0x800110c8=>[0]0x800110c8 (0x4f768693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110c8 mem-ID=0 size=4 element-size=4 type=Instruction data=9386764f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110c8 end_addr=0x800110cb
[notice]retire source stage: 1e, access: 0x1f, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x2537a194f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110cc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2537a191a8=>part 1 PA [0]0x2537a191a8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2537a191a8=>part 1 PA [0]0x2537a191a8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2537a191a8=>part 1 PA [0]0x2537a191a8 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2537a191a8=>part 1 PA [0]0x2537a191a8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002537a191a8 mem-ID=0 size=8 element-size=8 type=Data data=40cd8e8826000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2537a191a8 end_addr=0x2537a191af
[notice]Committing instruction "LD x17, x13, -847" at 0x800110cc=>[0]0x800110cc (0xcb16b883) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110cc mem-ID=0 size=4 element-size=4 type=Instruction data=83b816cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110cc end_addr=0x800110cf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x17 initial value 0x6058764686b6594
[SimApiHANDCAR::WriteRegister] x17 0x6058764686b6594/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x26888ecd40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x6dfec68d63
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x9e1
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5d395633c0 alignment 8 data size 8 base value 0x5d395639df
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x174e value 0x174e
[info] opname=rd
[notice]Committing instruction "LUI x13, 5966" at 0x800110d0=>[0]0x800110d0 (0x174e6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e67401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d0 end_addr=0x800110d3
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x174e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x559 value 0x559
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1369" at 0x800110d4=>[0]0x800110d4 (0x5596869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b869655
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d4 end_addr=0x800110d7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x174e559, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110d8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xe" at 0x800110d8=>[0]0x800110d8 (0xe69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9396e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110d8 end_addr=0x800110db
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x5d39564000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110dc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9df value 0x9df
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1569" at 0x800110dc=>[0]0x800110dc (0x9df68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110dc mem-ID=0 size=4 element-size=4 type=Instruction data=9386f69d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110dc end_addr=0x800110df
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x5d395639df, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d395633c0=>part 1 PA [0]0x5d395633c0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d395633c0=>part 1 PA [0]0x5d395633c0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d395633c0=>part 1 PA [0]0x5d395633c0 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d395633c0=>part 1 PA [0]0x5d395633c0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d395633c0 mem-ID=0 size=8 element-size=8 type=Data data=638dc6fe6d000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d395633c0 end_addr=0x5d395633c7
[notice]Committing instruction "LD x23, x13, -1567" at 0x800110e0=>[0]0x800110e0 (0x9e16bb83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e0 mem-ID=0 size=4 element-size=4 type=Instruction data=83bb169e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e0 end_addr=0x800110e3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x23 initial value 0xa967f591055b7796
[SimApiHANDCAR::WriteRegister] x23 0xa967f591055b7796/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x6dfec68d63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x442437e20
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x222
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5f341fbff0 alignment 8 data size 8 base value 0x5f341fbdce
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x17cd value 0x17cd
[info] opname=rd
[notice]Committing instruction "LUI x13, 6093" at 0x800110e4=>[0]0x800110e4 (0x17cd6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d67c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e4 end_addr=0x800110e7
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x17cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110e8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7f value 0x7f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 127" at 0x800110e8=>[0]0x800110e8 (0x7f6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110e8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110e8 end_addr=0x800110eb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x17cd07f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110ec
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xe" at 0x800110ec=>[0]0x800110ec (0xe69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110ec mem-ID=0 size=4 element-size=4 type=Instruction data=9396e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110ec end_addr=0x800110ef
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x5f341fc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdce value 0xdce
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -562" at 0x800110f0=>[0]0x800110f0 (0xdce68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9386e6dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f0 end_addr=0x800110f3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x5f341fbdce, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f341fbff0=>part 1 PA [0]0x5f341fbff0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f341fbff0=>part 1 PA [0]0x5f341fbff0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f341fbff0=>part 1 PA [0]0x5f341fbff0 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f341fbff0=>part 1 PA [0]0x5f341fbff0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f341fbff0 mem-ID=0 size=8 element-size=8 type=Data data=207e434204000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f341fbff0 end_addr=0x5f341fbff7
[notice]Committing instruction "LD x16, x13, 546" at 0x800110f4=>[0]0x800110f4 (0x2226b803) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f4 mem-ID=0 size=4 element-size=4 type=Instruction data=03b82622
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f4 end_addr=0x800110f7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x16 initial value 0xea38a82226364942
[SimApiHANDCAR::WriteRegister] x16 0xea38a82226364942/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x442437e20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110f8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x79f054e708
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x9b6
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x7f85b7f7f0 alignment 8 data size 8 base value 0x7f85b7fe3a
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xff value 0xff
[info] opname=rd
[notice]Committing instruction "LUI x13, 255" at 0x800110f8=>[0]0x800110f8 (0xff6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110f8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f60f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110f8 end_addr=0x800110fb
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800110fc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb7 value 0xb7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 183" at 0x800110fc=>[0]0x800110fc (0xb76869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800110fc mem-ID=0 size=4 element-size=4 type=Instruction data=9b86760b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800110fc end_addr=0x800110ff
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0xff0b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011100
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x13 value 0x13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x13" at 0x80011100=>[0]0x80011100 (0x1369693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011100 mem-ID=0 size=4 element-size=4 type=Instruction data=93963601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011100 end_addr=0x80011103
[notice]retire source stage: c, access: 0x16, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f85b80000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011104
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe3a value 0xe3a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -454" at 0x80011104=>[0]0x80011104 (0xe3a68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011104 mem-ID=0 size=4 element-size=4 type=Instruction data=9386a6e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011104 end_addr=0x80011107
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f85b7fe3a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011108
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x12
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f85b7f7f0=>part 1 PA [0]0x7f85b7f7f0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f85b7f7f0=>part 1 PA [0]0x7f85b7f7f0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f85b7f7f0=>part 1 PA [0]0x7f85b7f7f0 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f85b7f7f0=>part 1 PA [0]0x7f85b7f7f0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f85b7f7f0 mem-ID=0 size=8 element-size=8 type=Data data=08e754f079000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f85b7f7f0 end_addr=0x7f85b7f7f7
[notice]Committing instruction "LD x12, x13, -1610" at 0x80011108=>[0]0x80011108 (0x9b66b603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011108 mem-ID=0 size=4 element-size=4 type=Instruction data=03b6669b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011108 end_addr=0x8001110b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x12 initial value 0xe50552ace783f1ed
[SimApiHANDCAR::WriteRegister] x12 0xe50552ace783f1ed/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x79f054e708, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001110c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0xe45b15273
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xc1c
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x398a16fbb0 alignment 8 data size 8 base value 0x398a16ff94
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x399 value 0x399
[info] opname=rd
[notice]Committing instruction "LUI x13, 921" at 0x8001110c=>[0]0x8001110c (0x3996b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001110c mem-ID=0 size=4 element-size=4 type=Instruction data=b7963900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001110c end_addr=0x8001110f
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x399000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011110
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa17 value 0xa17
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1513" at 0x80011110=>[0]0x80011110 (0xa176869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011110 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8676a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011110 end_addr=0x80011113
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x398a17, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011114
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x10" at 0x80011114=>[0]0x80011114 (0x1069693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011114 mem-ID=0 size=4 element-size=4 type=Instruction data=93960601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011114 end_addr=0x80011117
[notice]retire source stage: 11, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x398a170000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011118
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf94 value 0xf94
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -108" at 0x80011118=>[0]0x80011118 (0xf9468693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011118 mem-ID=0 size=4 element-size=4 type=Instruction data=938646f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011118 end_addr=0x8001111b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x398a16ff94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001111c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x398a16fbb0=>part 1 PA [0]0x398a16fbb0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x398a16fbb0=>part 1 PA [0]0x398a16fbb0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x398a16fbb0=>part 1 PA [0]0x398a16fbb0 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x398a16fbb0=>part 1 PA [0]0x398a16fbb0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000398a16fbb0 mem-ID=0 size=8 element-size=8 type=Data data=7352b1450e000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x398a16fbb0 end_addr=0x398a16fbb7
[notice]Committing instruction "LD x18, x13, -996" at 0x8001111c=>[0]0x8001111c (0xc1c6b903) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001111c mem-ID=0 size=4 element-size=4 type=Instruction data=03b9c6c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001111c end_addr=0x8001111f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x18 initial value 0xec54cd8a3847b3f1
[SimApiHANDCAR::WriteRegister] x18 0xec54cd8a3847b3f1/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xe45b15273, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011120
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x6c5f08cdb0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xa96
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x68fd735018 alignment 8 data size 8 base value 0x68fd735582
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x68fd value 0x68fd
[info] opname=rd
[notice]Committing instruction "LUI x13, 26877" at 0x80011120=>[0]0x80011120 (0x68fd6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011120 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d68f06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011120 end_addr=0x80011123
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x68fd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011124
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x735 value 0x735
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1845" at 0x80011124=>[0]0x80011124 (0x7356869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011124 mem-ID=0 size=4 element-size=4 type=Instruction data=9b865673
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011124 end_addr=0x80011127
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x68fd735, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011128
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011128=>[0]0x80011128 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011128 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011128 end_addr=0x8001112b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x68fd735000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001112c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x582 value 0x582
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1410" at 0x8001112c=>[0]0x8001112c (0x58268693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001112c mem-ID=0 size=4 element-size=4 type=Instruction data=93862658
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001112c end_addr=0x8001112f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x68fd735582, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011130
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68fd735018=>part 1 PA [0]0x68fd735018 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68fd735018=>part 1 PA [0]0x68fd735018 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68fd735018=>part 1 PA [0]0x68fd735018 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68fd735018=>part 1 PA [0]0x68fd735018 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000068fd735018 mem-ID=0 size=8 element-size=8 type=Data data=b0cd085f6c000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x68fd735018 end_addr=0x68fd73501f
[notice]Committing instruction "LD x29, x13, -1386" at 0x80011130=>[0]0x80011130 (0xa966be83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011130 mem-ID=0 size=4 element-size=4 type=Instruction data=83be66a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011130 end_addr=0x80011133
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x6c5f08cdb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011134
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x1f55847770
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x849
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x66724db9b0 alignment 8 data size 8 base value 0x66724dc167
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x199d value 0x199d
[info] opname=rd
[notice]Committing instruction "LUI x13, 6557" at 0x80011134=>[0]0x80011134 (0x199d6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011134 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d69901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011134 end_addr=0x80011137
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x199d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011138
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x937 value 0x937
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1737" at 0x80011138=>[0]0x80011138 (0x9376869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011138 mem-ID=0 size=4 element-size=4 type=Instruction data=9b867693
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011138 end_addr=0x8001113b
[notice]retire dest stage: 1a, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x199c937, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001113c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xe" at 0x8001113c=>[0]0x8001113c (0xe69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001113c mem-ID=0 size=4 element-size=4 type=Instruction data=9396e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001113c end_addr=0x8001113f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x66724dc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011140
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x167 value 0x167
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 359" at 0x80011140=>[0]0x80011140 (0x16768693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011140 mem-ID=0 size=4 element-size=4 type=Instruction data=93867616
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011140 end_addr=0x80011143
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x66724dc167, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011144
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66724db9b0=>part 1 PA [0]0x66724db9b0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66724db9b0=>part 1 PA [0]0x66724db9b0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66724db9b0=>part 1 PA [0]0x66724db9b0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66724db9b0=>part 1 PA [0]0x66724db9b0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066724db9b0 mem-ID=0 size=8 element-size=8 type=Data data=707784551f000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66724db9b0 end_addr=0x66724db9b7
[notice]Committing instruction "LD x1, x13, -1975" at 0x80011144=>[0]0x80011144 (0x8496b083) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011144 mem-ID=0 size=4 element-size=4 type=Instruction data=83b09684
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011144 end_addr=0x80011147
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x1f55847770, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011148
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VSUXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x6555d09270
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6556 value 0x6556
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x30
[notice]Committing instruction "LUI x30, 25942" at 0x80011148=>[0]0x80011148 (0x6556f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011148 mem-ID=0 size=4 element-size=4 type=Instruction data=376f5506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011148 end_addr=0x8001114b
[info]current dest entropy:8, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x30 initial value 0xe49f627e53e9e7f1
[SimApiHANDCAR::WriteRegister] x30 0xe49f627e53e9e7f1/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6556000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001114c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd09 value 0xd09
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -759" at 0x8001114c=>[0]0x8001114c (0xd09f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001114c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f9fd0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001114c end_addr=0x8001114f
[notice]retire dest stage: 1f, access: 0x11, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6555d09, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011150
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011150=>[0]0x80011150 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011150 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011150 end_addr=0x80011153
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6555d09000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011154
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x270 value 0x270
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 624" at 0x80011154=>[0]0x80011154 (0x270f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011154 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011154 end_addr=0x80011157
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6555d09270, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011158
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x17c78f9550
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x1a0
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x12c52aff18 alignment 8 data size 8 base value 0x12c52afd78
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x12c value 0x12c
[info] opname=rd
[notice]Committing instruction "LUI x30, 300" at 0x80011158=>[0]0x80011158 (0x12cf37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011158 mem-ID=0 size=4 element-size=4 type=Instruction data=37cf1200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011158 end_addr=0x8001115b
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x12c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001115c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x52b value 0x52b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1323" at 0x8001115c=>[0]0x8001115c (0x52bf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001115c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fbf52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001115c end_addr=0x8001115f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x12c52b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011160
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0x10" at 0x80011160=>[0]0x80011160 (0x10f1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011160 mem-ID=0 size=4 element-size=4 type=Instruction data=131f0f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011160 end_addr=0x80011163
[notice]retire dest stage: 4, access: 0x17, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x12c52b0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011164
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd78 value 0xd78
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -648" at 0x80011164=>[0]0x80011164 (0xd78f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011164 mem-ID=0 size=4 element-size=4 type=Instruction data=130f8fd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011164 end_addr=0x80011167
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x12c52afd78, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011168
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c52aff18=>part 1 PA [0]0x12c52aff18 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c52aff18=>part 1 PA [0]0x12c52aff18 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c52aff18=>part 1 PA [0]0x12c52aff18 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12c52aff18=>part 1 PA [0]0x12c52aff18 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012c52aff18 mem-ID=0 size=8 element-size=8 type=Data data=50958fc717000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12c52aff18 end_addr=0x12c52aff1f
[notice]Committing instruction "LD x10, x30, 416" at 0x80011168=>[0]0x80011168 (0x1a0f3503) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011168 mem-ID=0 size=4 element-size=4 type=Instruction data=03350f1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011168 end_addr=0x8001116b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x17c78f9550, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001116c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x27fa693880
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x6f1
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x4d1e4c9038 alignment 8 data size 8 base value 0x4d1e4c8947
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4d1e value 0x4d1e
[info] opname=rd
[notice]Committing instruction "LUI x30, 19742" at 0x8001116c=>[0]0x8001116c (0x4d1ef37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001116c mem-ID=0 size=4 element-size=4 type=Instruction data=37efd104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001116c end_addr=0x8001116f
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4d1e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011170
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c9 value 0x4c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1225" at 0x80011170=>[0]0x80011170 (0x4c9f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011170 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f9f4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011170 end_addr=0x80011173
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4d1e4c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011174
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011174=>[0]0x80011174 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011174 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011174 end_addr=0x80011177
[notice]retire dest stage: 9, access: 0x10, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4d1e4c9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011178
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x947 value 0x947
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1721" at 0x80011178=>[0]0x80011178 (0x947f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011178 mem-ID=0 size=4 element-size=4 type=Instruction data=130f7f94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011178 end_addr=0x8001117b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4d1e4c8947, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001117c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d1e4c9038=>part 1 PA [0]0x4d1e4c9038 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d1e4c9038=>part 1 PA [0]0x4d1e4c9038 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d1e4c9038=>part 1 PA [0]0x4d1e4c9038 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d1e4c9038=>part 1 PA [0]0x4d1e4c9038 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004d1e4c9038 mem-ID=0 size=8 element-size=8 type=Data data=803869fa27000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4d1e4c9038 end_addr=0x4d1e4c903f
[notice]Committing instruction "LD x13, x30, 1777" at 0x8001117c=>[0]0x8001117c (0x6f1f3683) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001117c mem-ID=0 size=4 element-size=4 type=Instruction data=83361f6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001117c end_addr=0x8001117f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x27fa693880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011180
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x20a5697240
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x1d0
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0xd7458d510 alignment 8 data size 8 base value 0xd7458d340
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd74 value 0xd74
[info] opname=rd
[notice]Committing instruction "LUI x30, 3444" at 0x80011180=>[0]0x80011180 (0xd74f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011180 mem-ID=0 size=4 element-size=4 type=Instruction data=374fd700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011180 end_addr=0x80011183
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xd74000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011184
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x58d value 0x58d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1421" at 0x80011184=>[0]0x80011184 (0x58df0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011184 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fdf58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011184 end_addr=0x80011187
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xd7458d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011188
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011188=>[0]0x80011188 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011188 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011188 end_addr=0x8001118b
[notice]retire dest stage: e, access: 0xc, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xd7458d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001118c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x340 value 0x340
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 832" at 0x8001118c=>[0]0x8001118c (0x340f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001118c mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001118c end_addr=0x8001118f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xd7458d340, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011190
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd7458d510=>part 1 PA [0]0xd7458d510 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd7458d510=>part 1 PA [0]0xd7458d510 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd7458d510=>part 1 PA [0]0xd7458d510 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd7458d510=>part 1 PA [0]0xd7458d510 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d7458d510 mem-ID=0 size=8 element-size=8 type=Data data=407269a520000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd7458d510 end_addr=0xd7458d517
[notice]Committing instruction "LD x6, x30, 464" at 0x80011190=>[0]0x80011190 (0x1d0f3303) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011190 mem-ID=0 size=4 element-size=4 type=Instruction data=03330f1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011190 end_addr=0x80011193
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x6 initial value 0xfd691c4dcc7b7da
[SimApiHANDCAR::WriteRegister] x6 0xfd691c4dcc7b7da/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x20a5697240, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011194
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x75c7570960
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x4ca
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x6b6fc19410 alignment 8 data size 8 base value 0x6b6fc18f46
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6b70 value 0x6b70
[info] opname=rd
[notice]Committing instruction "LUI x30, 27504" at 0x80011194=>[0]0x80011194 (0x6b70f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011194 mem-ID=0 size=4 element-size=4 type=Instruction data=370fb706
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011194 end_addr=0x80011197
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b70000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011198
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc19 value 0xc19
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -999" at 0x80011198=>[0]0x80011198 (0xc19f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011198 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f9fc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011198 end_addr=0x8001119b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b6fc19, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001119c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x8001119c=>[0]0x8001119c (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001119c mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001119c end_addr=0x8001119f
[notice]retire dest stage: 13, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b6fc19000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf46 value 0xf46
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -186" at 0x800111a0=>[0]0x800111a0 (0xf46f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a0 mem-ID=0 size=4 element-size=4 type=Instruction data=130f6ff4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a0 end_addr=0x800111a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b6fc18f46, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b6fc19410=>part 1 PA [0]0x6b6fc19410 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b6fc19410=>part 1 PA [0]0x6b6fc19410 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b6fc19410=>part 1 PA [0]0x6b6fc19410 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6b6fc19410=>part 1 PA [0]0x6b6fc19410 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b6fc19410 mem-ID=0 size=8 element-size=8 type=Data data=600957c775000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b6fc19410 end_addr=0x6b6fc19417
[notice]Committing instruction "LD x18, x30, 1226" at 0x800111a4=>[0]0x800111a4 (0x4caf3903) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a4 mem-ID=0 size=4 element-size=4 type=Instruction data=0339af4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a4 end_addr=0x800111a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x75c7570960, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111a8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x520c94fc00
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x574
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x70c6f763b0 alignment 8 data size 8 base value 0x70c6f75e3c
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3863 value 0x3863
[info] opname=rd
[notice]Committing instruction "LUI x30, 14435" at 0x800111a8=>[0]0x800111a8 (0x3863f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111a8 mem-ID=0 size=4 element-size=4 type=Instruction data=373f8603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111a8 end_addr=0x800111ab
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x3863000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111ac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7bb value 0x7bb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1979" at 0x800111ac=>[0]0x800111ac (0x7bbf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111ac mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fbf7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111ac end_addr=0x800111af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x38637bb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x800111b0=>[0]0x800111b0 (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b0 mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b0 end_addr=0x800111b3
[notice]retire dest stage: 18, access: 0x1d, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x70c6f76000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe3c value 0xe3c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -452" at 0x800111b4=>[0]0x800111b4 (0xe3cf0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b4 mem-ID=0 size=4 element-size=4 type=Instruction data=130fcfe3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b4 end_addr=0x800111b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x70c6f75e3c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111b8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70c6f763b0=>part 1 PA [0]0x70c6f763b0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70c6f763b0=>part 1 PA [0]0x70c6f763b0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70c6f763b0=>part 1 PA [0]0x70c6f763b0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70c6f763b0=>part 1 PA [0]0x70c6f763b0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070c6f763b0 mem-ID=0 size=8 element-size=8 type=Data data=00fc940c52000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70c6f763b0 end_addr=0x70c6f763b7
[notice]Committing instruction "LD x31, x30, 1396" at 0x800111b8=>[0]0x800111b8 (0x574f3f83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111b8 mem-ID=0 size=4 element-size=4 type=Instruction data=833f4f57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111b8 end_addr=0x800111bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x520c94fc00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111bc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x21712bd1b0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xad
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x430a020b08 alignment 8 data size 8 base value 0x430a020a5b
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x430a value 0x430a
[info] opname=rd
[notice]Committing instruction "LUI x30, 17162" at 0x800111bc=>[0]0x800111bc (0x430af37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111bc mem-ID=0 size=4 element-size=4 type=Instruction data=37af3004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111bc end_addr=0x800111bf
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x430a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x21 value 0x21
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 33" at 0x800111c0=>[0]0x800111c0 (0x21f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f1f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c0 end_addr=0x800111c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x430a021, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x800111c4=>[0]0x800111c4 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c4 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c4 end_addr=0x800111c7
[notice]retire dest stage: 1d, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x430a021000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111c8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa5b value 0xa5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1445" at 0x800111c8=>[0]0x800111c8 (0xa5bf0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111c8 mem-ID=0 size=4 element-size=4 type=Instruction data=130fbfa5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111c8 end_addr=0x800111cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x430a020a5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111cc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430a020b08=>part 1 PA [0]0x430a020b08 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430a020b08=>part 1 PA [0]0x430a020b08 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430a020b08=>part 1 PA [0]0x430a020b08 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x430a020b08=>part 1 PA [0]0x430a020b08 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000430a020b08 mem-ID=0 size=8 element-size=8 type=Data data=b0d12b7121000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x430a020b08 end_addr=0x430a020b0f
[notice]Committing instruction "LD x17, x30, 173" at 0x800111cc=>[0]0x800111cc (0xadf3883) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111cc mem-ID=0 size=4 element-size=4 type=Instruction data=8338df0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111cc end_addr=0x800111cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x21712bd1b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x2d7bbed0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xa28
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5f9c9fe408 alignment 8 data size 8 base value 0x5f9c9fe9e0
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5f9d value 0x5f9d
[info] opname=rd
[notice]Committing instruction "LUI x30, 24477" at 0x800111d0=>[0]0x800111d0 (0x5f9df37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d0 mem-ID=0 size=4 element-size=4 type=Instruction data=37dff905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d0 end_addr=0x800111d3
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x5f9d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9ff value 0x9ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -1537" at 0x800111d4=>[0]0x800111d4 (0x9fff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fff9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d4 end_addr=0x800111d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x5f9c9ff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111d8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x800111d8=>[0]0x800111d8 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111d8 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111d8 end_addr=0x800111db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x5f9c9ff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111dc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e0 value 0x9e0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1568" at 0x800111dc=>[0]0x800111dc (0x9e0f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111dc mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111dc end_addr=0x800111df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x5f9c9fe9e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f9c9fe408=>part 1 PA [0]0x5f9c9fe408 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f9c9fe408=>part 1 PA [0]0x5f9c9fe408 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f9c9fe408=>part 1 PA [0]0x5f9c9fe408 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f9c9fe408=>part 1 PA [0]0x5f9c9fe408 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f9c9fe408 mem-ID=0 size=8 element-size=8 type=Data data=d0be7b2d00000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f9c9fe408 end_addr=0x5f9c9fe40f
[notice]Committing instruction "LD x12, x30, -1496" at 0x800111e0=>[0]0x800111e0 (0xa28f3603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e0 mem-ID=0 size=4 element-size=4 type=Instruction data=03368fa2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e0 end_addr=0x800111e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x2d7bbed0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x6907cb1410
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x3bd
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x2126b82550 alignment 8 data size 8 base value 0x2126b82193
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1093 value 0x1093
[info] opname=rd
[notice]Committing instruction "LUI x30, 4243" at 0x800111e4=>[0]0x800111e4 (0x1093f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e4 mem-ID=0 size=4 element-size=4 type=Instruction data=373f0901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e4 end_addr=0x800111e7
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1093000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111e8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5c1 value 0x5c1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1473" at 0x800111e8=>[0]0x800111e8 (0x5c1f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111e8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f1f5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111e8 end_addr=0x800111eb
[notice]retire dest stage: 6, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x10935c1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111ec
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x800111ec=>[0]0x800111ec (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111ec mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111ec end_addr=0x800111ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2126b82000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x193 value 0x193
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 403" at 0x800111f0=>[0]0x800111f0 (0x193f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f0 mem-ID=0 size=4 element-size=4 type=Instruction data=130f3f19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f0 end_addr=0x800111f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2126b82193, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2126b82550=>part 1 PA [0]0x2126b82550 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2126b82550=>part 1 PA [0]0x2126b82550 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2126b82550=>part 1 PA [0]0x2126b82550 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2126b82550=>part 1 PA [0]0x2126b82550 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002126b82550 mem-ID=0 size=8 element-size=8 type=Data data=1014cb0769000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2126b82550 end_addr=0x2126b82557
[notice]Committing instruction "LD x16, x30, 957" at 0x800111f4=>[0]0x800111f4 (0x3bdf3803) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f4 mem-ID=0 size=4 element-size=4 type=Instruction data=0338df3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f4 end_addr=0x800111f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6907cb1410, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111f8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5789e236f4
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x6373a0bcd0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18dd value 0x18dd
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x4
[notice]Committing instruction "LUI x4, 6365" at 0x800111f8=>[0]0x800111f8 (0x18dd237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111f8 mem-ID=0 size=4 element-size=4 type=Instruction data=37d28d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111f8 end_addr=0x800111fb
[info]current dest entropy:8, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x4 initial value 0xae509c22a939a0af
[SimApiHANDCAR::WriteRegister] x4 0xae509c22a939a0af/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x18dd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800111fc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe83 value 0xe83
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -381" at 0x800111fc=>[0]0x800111fc (0xe832021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800111fc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0232e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800111fc end_addr=0x800111ff
[notice]retire dest stage: b, access: 0xd, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x18dce83, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011200
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xe" at 0x80011200=>[0]0x80011200 (0xe21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011200 mem-ID=0 size=4 element-size=4 type=Instruction data=1312e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011200 end_addr=0x80011203
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6373a0c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011204
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcd0 value 0xcd0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -816" at 0x80011204=>[0]0x80011204 (0xcd020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011204 mem-ID=0 size=4 element-size=4 type=Instruction data=130202cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011204 end_addr=0x80011207
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x6373a0bcd0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011208
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xfa1
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x3903084908 alignment 8 data size 8 base value 0x3903084967
[info]{AddressingOperand::Generate} generated with preamble
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3903 value 0x3903
[info] opname=rd
[notice]Committing instruction "LUI x4, 14595" at 0x80011208=>[0]0x80011208 (0x3903237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011208 mem-ID=0 size=4 element-size=4 type=Instruction data=37329003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011208 end_addr=0x8001120b
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3903000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001120c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x85 value 0x85
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 133" at 0x8001120c=>[0]0x8001120c (0x852021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001120c mem-ID=0 size=4 element-size=4 type=Instruction data=1b025208
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001120c end_addr=0x8001120f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3903085, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011210
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80011210=>[0]0x80011210 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011210 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011210 end_addr=0x80011213
[notice]retire dest stage: 10, access: 0x6, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3903085000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011214
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x967 value 0x967
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1689" at 0x80011214=>[0]0x80011214 (0x96720213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011214 mem-ID=0 size=4 element-size=4 type=Instruction data=13027296
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011214 end_addr=0x80011217
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3903084967, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011218
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: x2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3903084908=>part 1 PA [0]0x3903084908 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3903084908=>part 1 PA [0]0x3903084908 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3903084908=>part 1 PA [0]0x3903084908 size=8, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3903084908=>part 1 PA [0]0x3903084908 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003903084908 mem-ID=0 size=8 element-size=8 type=Data data=f436e28957000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3903084908 end_addr=0x390308490f
[notice]Committing instruction "LD x2, x4, -95" at 0x80011218=>[0]0x80011218 (0xfa123103) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011218 mem-ID=0 size=4 element-size=4 type=Instruction data=033112fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011218 end_addr=0x8001121b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x2 initial value 0xfc83f2284a816fff
[SimApiHANDCAR::WriteRegister] x2 0xfc83f2284a816fff/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x5789e236f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001121c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x66e97c54dc alignment 4 data size 4 base value 0x7f03db34589dd02e
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x15f201d000 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x80fc253290de84ae size:0x8 Big endian:0x0 to memory:0x15f201d000 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d000 mem-ID=0 size=8 element-size=8 type=Data data=ae84de903225fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d000 end_addr=0x15f201d007
[notice]{DataBlock::Setup} allocate memory for value:0x80fc24f725290942 size:0x8 Big endian:0x0 to memory:0x15f201d008 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d008 mem-ID=0 size=8 element-size=8 type=Data data=42092925f724fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d008 end_addr=0x15f201d00f
[notice]{DataBlock::Setup} allocate memory for value:0x80fc253644aa710e size:0x8 Big endian:0x0 to memory:0x15f201d010 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d010 mem-ID=0 size=8 element-size=8 type=Data data=0e71aa443625fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d010 end_addr=0x15f201d017
[notice]{DataBlock::Setup} allocate memory for value:0x80fc24fa55ab5eea size:0x8 Big endian:0x0 to memory:0x15f201d018 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d018 mem-ID=0 size=8 element-size=8 type=Data data=ea5eab55fa24fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d018 end_addr=0x15f201d01f
[notice]{DataBlock::Setup} allocate memory for value:0x80fc24d905805ff2 size:0x8 Big endian:0x0 to memory:0x15f201d020 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d020 mem-ID=0 size=8 element-size=8 type=Data data=f25f8005d924fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d020 end_addr=0x15f201d027
[notice]{DataBlock::Setup} allocate memory for value:0x80fc254213b5864a size:0x8 Big endian:0x0 to memory:0x15f201d028 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d028 mem-ID=0 size=8 element-size=8 type=Data data=4a86b5134225fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d028 end_addr=0x15f201d02f
[notice]{DataBlock::Setup} allocate memory for value:0x80fc24fa8f4a5376 size:0x8 Big endian:0x0 to memory:0x15f201d030 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d030 mem-ID=0 size=8 element-size=8 type=Data data=76534a8ffa24fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d030 end_addr=0x15f201d037
[notice]{DataBlock::Setup} allocate memory for value:0x80fc253927e7ba46 size:0x8 Big endian:0x0 to memory:0x15f201d038 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015f201d038 mem-ID=0 size=8 element-size=8 type=Data data=46bae7273925fc80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15f201d038 end_addr=0x15f201d03f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15f2 value 0x15f2
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x20
[notice]Committing instruction "LUI x20, 5618" at 0x8001121c=>[0]0x8001121c (0x15f2a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001121c mem-ID=0 size=4 element-size=4 type=Instruction data=372a5f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001121c end_addr=0x8001121f
[info]current dest entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x20 initial value 0x24
[SimApiHANDCAR::WriteRegister] x20 0x24/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x15f2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011220
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1d value 0x1d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 29" at 0x80011220=>[0]0x80011220 (0x1da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011220 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011220 end_addr=0x80011223
[info]current source entropy:3, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x15f201d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011224
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011224=>[0]0x80011224 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011224 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011224 end_addr=0x80011227
[notice]retire dest stage: 15, access: 0x12, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x15f201d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011228
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v29
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x20" at 0x80011228=>[0]0x80011228 (0x28a0e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011228 mem-ID=0 size=4 element-size=4 type=Instruction data=870e8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011228 end_addr=0x8001122b
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_0 initial value 0xb23036162fa47058
[SimApiHANDCAR::WriteRegister] v29_0 0xb23036162fa47058/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_1 initial value 0xdf2e7997883f686c
[SimApiHANDCAR::WriteRegister] v29_1 0xdf2e7997883f686c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_2 initial value 0xa1f2ced43d0548b4
[SimApiHANDCAR::WriteRegister] v29_2 0xa1f2ced43d0548b4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_3 initial value 0x7629f4766b694a0a
[SimApiHANDCAR::WriteRegister] v29_3 0x7629f4766b694a0a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_4 initial value 0x4c224ecd3b637034
[SimApiHANDCAR::WriteRegister] v29_4 0x4c224ecd3b637034/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_5 initial value 0x5478c892a670f28f
[SimApiHANDCAR::WriteRegister] v29_5 0x5478c892a670f28f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_6 initial value 0x109faf8064af8658
[SimApiHANDCAR::WriteRegister] v29_6 0x109faf8064af8658/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v29_7 initial value 0xebc65a8747548b74
[SimApiHANDCAR::WriteRegister] v29_7 0xebc65a8747548b74/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001122c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0x80fc253290de84ae, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x80fc24f725290942, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0x80fc253644aa710e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0x80fc24fa55ab5eea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0x80fc24d905805ff2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0x80fc254213b5864a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0x80fc24fa8f4a5376, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0x80fc253927e7ba46, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7f04 value 0x7f04
[info] opname=rd
[notice]Committing instruction "LUI x31, 32516" at 0x8001122c=>[0]0x8001122c (0x7f04fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001122c mem-ID=0 size=4 element-size=4 type=Instruction data=b74ff007
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001122c end_addr=0x8001122f
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f04000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011230
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdb3 value 0xdb3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -589" at 0x80011230=>[0]0x80011230 (0xdb3f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011230 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f3fdb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011230 end_addr=0x80011233
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011234
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011234=>[0]0x80011234 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011234 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011234 end_addr=0x80011237
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011238
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x459 value 0x459
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1113" at 0x80011238=>[0]0x80011238 (0x459f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011238 mem-ID=0 size=4 element-size=4 type=Instruction data=938f9f45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011238 end_addr=0x8001123b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db3459, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001123c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x8001123c=>[0]0x8001123c (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001123c mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001123c end_addr=0x8001123f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db3459000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011240
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9dd value 0x9dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -1571" at 0x80011240=>[0]0x80011240 (0x9ddf8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011240 mem-ID=0 size=4 element-size=4 type=Instruction data=938fdf9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011240 end_addr=0x80011243
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db34589dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011244
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011244=>[0]0x80011244 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011244 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011244 end_addr=0x80011247
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db34589dd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011248
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2e value 0x2e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 46" at 0x80011248=>[0]0x80011248 (0x2ef8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011248 mem-ID=0 size=4 element-size=4 type=Instruction data=938fef02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011248 end_addr=0x8001124b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7f03db34589dd02e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001124c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66e97c54dc=>part 1 PA [0]0x66e97c54dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66e97c54dc=>part 1 PA [0]0x66e97c54dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66e97c54dc=>part 1 PA [0]0x66e97c54dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66e97c54dc=>part 1 PA [0]0x66e97c54dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066e97c54dc mem-ID=0 size=4 element-size=4 type=Data data=b009555f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66e97c54dc end_addr=0x66e97c54df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b7dc6d970=>part 1 PA [0]0x2b7dc6d970 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b7dc6d970=>part 1 PA [0]0x2b7dc6d970 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b7dc6d970=>part 1 PA [0]0x2b7dc6d970 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b7dc6d970=>part 1 PA [0]0x2b7dc6d970 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b7dc6d970 mem-ID=0 size=4 element-size=4 type=Data data=9345d981
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b7dc6d970 end_addr=0x2b7dc6d973
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a9d48413c=>part 1 PA [0]0x6a9d48413c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a9d48413c=>part 1 PA [0]0x6a9d48413c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a9d48413c=>part 1 PA [0]0x6a9d48413c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a9d48413c=>part 1 PA [0]0x6a9d48413c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a9d48413c mem-ID=0 size=4 element-size=4 type=Data data=931d1ebf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a9d48413c end_addr=0x6a9d48413f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2eae492f18=>part 1 PA [0]0x2eae492f18 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2eae492f18=>part 1 PA [0]0x2eae492f18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2eae492f18=>part 1 PA [0]0x2eae492f18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2eae492f18=>part 1 PA [0]0x2eae492f18 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002eae492f18 mem-ID=0 size=4 element-size=4 type=Data data=7b0f84a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2eae492f18 end_addr=0x2eae492f1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd5e1e3020=>part 1 PA [0]0xd5e1e3020 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd5e1e3020=>part 1 PA [0]0xd5e1e3020 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd5e1e3020=>part 1 PA [0]0xd5e1e3020 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd5e1e3020=>part 1 PA [0]0xd5e1e3020 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d5e1e3020 mem-ID=0 size=4 element-size=4 type=Data data=273a5d47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd5e1e3020 end_addr=0xd5e1e3023
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x766c535678=>part 1 PA [0]0x766c535678 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x766c535678=>part 1 PA [0]0x766c535678 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x766c535678=>part 1 PA [0]0x766c535678 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x766c535678=>part 1 PA [0]0x766c535678 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000766c535678 mem-ID=0 size=4 element-size=4 type=Data data=63085ff8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x766c535678 end_addr=0x766c53567b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee7e823a4=>part 1 PA [0]0x2ee7e823a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee7e823a4=>part 1 PA [0]0x2ee7e823a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee7e823a4=>part 1 PA [0]0x2ee7e823a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee7e823a4=>part 1 PA [0]0x2ee7e823a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee7e823a4 mem-ID=0 size=4 element-size=4 type=Data data=233264f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee7e823a4 end_addr=0x2ee7e823a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d80858a74=>part 1 PA [0]0x6d80858a74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d80858a74=>part 1 PA [0]0x6d80858a74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d80858a74=>part 1 PA [0]0x6d80858a74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d80858a74=>part 1 PA [0]0x6d80858a74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d80858a74 mem-ID=0 size=4 element-size=4 type=Data data=d8cc2b1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d80858a74 end_addr=0x6d80858a77
[notice]Committing instruction "VSOXEI64.V v4, x31, v29, Vector result" at 0x8001124c=>[0]0x8001124c (0xddff227) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001124c mem-ID=0 size=4 element-size=4 type=Instruction data=27f2df0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001124c end_addr=0x8001124f
[notice]retire dest stage: 1f, access: 0x11, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_0 initial value 0x13feda04f3e66c96
[SimApiHANDCAR::WriteRegister] v4_0 0x13feda04f3e66c96/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_1 initial value 0xc2c8b4664de503e
[SimApiHANDCAR::WriteRegister] v4_1 0xc2c8b4664de503e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_2 initial value 0xb21a13ba87281192
[SimApiHANDCAR::WriteRegister] v4_2 0xb21a13ba87281192/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_3 initial value 0xbecb653d94345d31
[SimApiHANDCAR::WriteRegister] v4_3 0xbecb653d94345d31/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_4 initial value 0x34a3291c24aa4196
[SimApiHANDCAR::WriteRegister] v4_4 0x34a3291c24aa4196/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_5 initial value 0x70d48396e763b1d4
[SimApiHANDCAR::WriteRegister] v4_5 0x70d48396e763b1d4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_6 initial value 0xb30f44cb632ca8ba
[SimApiHANDCAR::WriteRegister] v4_6 0xb30f44cb632ca8ba/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v4_7 initial value 0x631de74576abdbd
[SimApiHANDCAR::WriteRegister] v4_7 0x631de74576abdbd/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011250
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6a9d48413c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2eae492f18
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xd5e1e3020
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d80858a74
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x65bfa85a98 alignment 4 data size 4 base value 0xf5aa003df3ef546d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1dca5b1680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xa560027cbb9062b size:0x8 Big endian:0x0 to memory:0x1dca5b1680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b1680 mem-ID=0 size=8 element-size=8 type=Data data=2b06b9cb2700560a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b1680 end_addr=0x1dca5b1687
[notice]{DataBlock::Setup} allocate memory for value:0xa55fff7934eac7b size:0x8 Big endian:0x0 to memory:0x1dca5b1688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b1688 mem-ID=0 size=8 element-size=8 type=Data data=7bac4e93f7ff550a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b1688 end_addr=0x1dca5b168f
[notice]{DataBlock::Setup} allocate memory for value:0xa55ffd602dfb1b7 size:0x8 Big endian:0x0 to memory:0x1dca5b1690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b1690 mem-ID=0 size=8 element-size=8 type=Data data=b7b1df02d6ff550a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b1690 end_addr=0x1dca5b1697
[notice]{DataBlock::Setup} allocate memory for value:0xa5600353a01744f size:0x8 Big endian:0x0 to memory:0x1dca5b1698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b1698 mem-ID=0 size=8 element-size=8 type=Data data=4f74013a3500560a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b1698 end_addr=0x1dca5b169f
[notice]{DataBlock::Setup} allocate memory for value:0xa55ffc66f44a527 size:0x8 Big endian:0x0 to memory:0x1dca5b16a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b16a0 mem-ID=0 size=8 element-size=8 type=Data data=27a5446fc6ff550a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b16a0 end_addr=0x1dca5b16a7
[notice]{DataBlock::Setup} allocate memory for value:0xa56001aee27a5cf size:0x8 Big endian:0x0 to memory:0x1dca5b16a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b16a8 mem-ID=0 size=8 element-size=8 type=Data data=cfa527ee1a00560a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b16a8 end_addr=0x1dca5b16af
[notice]{DataBlock::Setup} allocate memory for value:0xa55ffd94afea497 size:0x8 Big endian:0x0 to memory:0x1dca5b16b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b16b0 mem-ID=0 size=8 element-size=8 type=Data data=97a4fe4ad9ff550a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b16b0 end_addr=0x1dca5b16b7
[notice]{DataBlock::Setup} allocate memory for value:0xa560010aa9acc0b size:0x8 Big endian:0x0 to memory:0x1dca5b16b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dca5b16b8 mem-ID=0 size=8 element-size=8 type=Data data=0bcc9aaa1000560a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dca5b16b8 end_addr=0x1dca5b16bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v4 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1dca value 0x1dca
[info] opname=rd
[notice]Committing instruction "LUI x29, 7626" at 0x80011250=>[0]0x80011250 (0x1dcaeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011250 mem-ID=0 size=4 element-size=4 type=Instruction data=b7aedc01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011250 end_addr=0x80011253
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1dca000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011254
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5b1 value 0x5b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1457" at 0x80011254=>[0]0x80011254 (0x5b1e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011254 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e1e5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011254 end_addr=0x80011257
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1dca5b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011258
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011258=>[0]0x80011258 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011258 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011258 end_addr=0x8001125b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1dca5b1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001125c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1664" at 0x8001125c=>[0]0x8001125c (0x680e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001125c mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001125c end_addr=0x8001125f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x1dca5b1680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011260
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x29" at 0x80011260=>[0]0x80011260 (0x28e8207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011260 mem-ID=0 size=4 element-size=4 type=Instruction data=07828e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011260 end_addr=0x80011263
[notice]retire dest stage: 4, access: 0xc, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011264
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0xa560027cbb9062b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0xa55fff7934eac7b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xa55ffd602dfb1b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0xa5600353a01744f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_4 value 0xa55ffc66f44a527, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_5 value 0xa56001aee27a5cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_6 value 0xa55ffd94afea497, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_7 value 0xa560010aa9acc0b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3d6b value 0x3d6b
[info] opname=rd
[notice]Committing instruction "LUI x2, 15723" at 0x80011264=>[0]0x80011264 (0x3d6b137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011264 mem-ID=0 size=4 element-size=4 type=Instruction data=37b1d603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011264 end_addr=0x80011267
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3d6b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011268
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x801 value 0x801
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -2047" at 0x80011268=>[0]0x80011268 (0x8011011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011268 mem-ID=0 size=4 element-size=4 type=Instruction data=1b011180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011268 end_addr=0x8001126b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3d6a801, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001126c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x8001126c=>[0]0x8001126c (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001126c mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001126c end_addr=0x8001126f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3d6a801000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011270
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf7d value 0xf7d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -131" at 0x80011270=>[0]0x80011270 (0xf7d10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011270 mem-ID=0 size=4 element-size=4 type=Instruction data=1301d1f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011270 end_addr=0x80011273
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3d6a800f7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011274
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xe" at 0x80011274=>[0]0x80011274 (0xe11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011274 mem-ID=0 size=4 element-size=4 type=Instruction data=1311e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011274 end_addr=0x80011277
[notice]retire dest stage: 9, access: 0x10, size: 1, type: 0
[notice]retire source stage: 9, access: 0x1e, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xf5aa003df4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011278
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xef5 value 0xef5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -267" at 0x80011278=>[0]0x80011278 (0xef510113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011278 mem-ID=0 size=4 element-size=4 type=Instruction data=130151ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011278 end_addr=0x8001127b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xf5aa003df3ef5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001127c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x8001127c=>[0]0x8001127c (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001127c mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001127c end_addr=0x8001127f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xf5aa003df3ef5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011280
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x46d value 0x46d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 1133" at 0x80011280=>[0]0x80011280 (0x46d10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011280 mem-ID=0 size=4 element-size=4 type=Instruction data=1301d146
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011280 end_addr=0x80011283
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xf5aa003df3ef546d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011284
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v16
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65bfa85a98=>part 1 PA [0]0x65bfa85a98 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65bfa85a98=>part 1 PA [0]0x65bfa85a98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65bfa85a98=>part 1 PA [0]0x65bfa85a98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65bfa85a98=>part 1 PA [0]0x65bfa85a98 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065bfa85a98 mem-ID=0 size=4 element-size=4 type=Data data=484d722d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65bfa85a98 end_addr=0x65bfa85a9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35873e00e8=>part 1 PA [0]0x35873e00e8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35873e00e8=>part 1 PA [0]0x35873e00e8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35873e00e8=>part 1 PA [0]0x35873e00e8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35873e00e8=>part 1 PA [0]0x35873e00e8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035873e00e8 mem-ID=0 size=4 element-size=4 type=Data data=ce2c19a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35873e00e8 end_addr=0x35873e00eb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13f6cf0624=>part 1 PA [0]0x13f6cf0624 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13f6cf0624=>part 1 PA [0]0x13f6cf0624 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13f6cf0624=>part 1 PA [0]0x13f6cf0624 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4f1b3a48
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13f6cf0624=>part 1 PA [0]0x13f6cf0624 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013f6cf0624 mem-ID=0 size=4 element-size=4 type=Data data=483a1b4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13f6cf0624 end_addr=0x13f6cf0627
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732df0c8bc=>part 1 PA [0]0x732df0c8bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732df0c8bc=>part 1 PA [0]0x732df0c8bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732df0c8bc=>part 1 PA [0]0x732df0c8bc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xeb3ec84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732df0c8bc=>part 1 PA [0]0x732df0c8bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000732df0c8bc mem-ID=0 size=4 element-size=4 type=Data data=84ecb30e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x732df0c8bc end_addr=0x732df0c8bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46333f994=>part 1 PA [0]0x46333f994 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46333f994=>part 1 PA [0]0x46333f994 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46333f994=>part 1 PA [0]0x46333f994 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1429454c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x46333f994=>part 1 PA [0]0x46333f994 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000046333f994 mem-ID=0 size=4 element-size=4 type=Data data=4c452914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x46333f994 end_addr=0x46333f997
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58e216fa3c=>part 1 PA [0]0x58e216fa3c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58e216fa3c=>part 1 PA [0]0x58e216fa3c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58e216fa3c=>part 1 PA [0]0x58e216fa3c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6b4e4508
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x58e216fa3c=>part 1 PA [0]0x58e216fa3c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000058e216fa3c mem-ID=0 size=4 element-size=4 type=Data data=08454e6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x58e216fa3c end_addr=0x58e216fa3f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x173eedf904=>part 1 PA [0]0x173eedf904 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x173eedf904=>part 1 PA [0]0x173eedf904 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x173eedf904=>part 1 PA [0]0x173eedf904 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5cc51d00
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x173eedf904=>part 1 PA [0]0x173eedf904 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173eedf904 mem-ID=0 size=4 element-size=4 type=Data data=001dc55c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173eedf904 end_addr=0x173eedf907
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e9e8a2078=>part 1 PA [0]0x4e9e8a2078 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e9e8a2078=>part 1 PA [0]0x4e9e8a2078 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e9e8a2078=>part 1 PA [0]0x4e9e8a2078 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x20e747e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e9e8a2078=>part 1 PA [0]0x4e9e8a2078 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e9e8a2078 mem-ID=0 size=4 element-size=4 type=Data data=e447e720
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e9e8a2078 end_addr=0x4e9e8a207b
[notice]Committing instruction "VLOXEI64.V v16, x2, v4, Unmasked" at 0x80011284=>[0]0x80011284 (0xe417807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011284 mem-ID=0 size=4 element-size=4 type=Instruction data=0778410e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011284 end_addr=0x80011287
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_0 initial value 0x34bf34b3712f7d68
[SimApiHANDCAR::WriteRegister] v16_0 0x34bf34b3712f7d68/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_1 initial value 0x8baf062c1fc929f3
[SimApiHANDCAR::WriteRegister] v16_1 0x8baf062c1fc929f3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_2 initial value 0xcfc8f10bbc546949
[SimApiHANDCAR::WriteRegister] v16_2 0xcfc8f10bbc546949/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_3 initial value 0xc2684fafe3d0a73d
[SimApiHANDCAR::WriteRegister] v16_3 0xc2684fafe3d0a73d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_4 initial value 0x4f8e7fc3d886ce87
[SimApiHANDCAR::WriteRegister] v16_4 0x4f8e7fc3d886ce87/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_5 initial value 0xfff52a975a8a4cbb
[SimApiHANDCAR::WriteRegister] v16_5 0xfff52a975a8a4cbb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_6 initial value 0x7ff5932d757bfaaf
[SimApiHANDCAR::WriteRegister] v16_6 0x7ff5932d757bfaaf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v16_7 initial value 0x5bca7567d2434b1c
[SimApiHANDCAR::WriteRegister] v16_7 0x5bca7567d2434b1c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011288
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xa3192cce2d724d48, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0xeb3ec844f1b3a48, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x6b4e45081429454c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x20e747e45cc51d00, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x70f6736da0 alignment 4 data size 4 base value 0x70f67297db
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xd0e6f1380 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xd5c5 size:0x2 Big endian:0x0 to memory:0xd0e6f1380 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1380 mem-ID=0 size=2 element-size=2 type=Data data=c5d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1380 end_addr=0xd0e6f1381
[notice]{DataBlock::Setup} allocate memory for value:0xb3b1 size:0x2 Big endian:0x0 to memory:0xd0e6f1382 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1382 mem-ID=0 size=2 element-size=2 type=Data data=b1b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1382 end_addr=0xd0e6f1383
[notice]{DataBlock::Setup} allocate memory for value:0x3269 size:0x2 Big endian:0x0 to memory:0xd0e6f1384 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1384 mem-ID=0 size=2 element-size=2 type=Data data=6932
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1384 end_addr=0xd0e6f1385
[notice]{DataBlock::Setup} allocate memory for value:0x2d61 size:0x2 Big endian:0x0 to memory:0xd0e6f1386 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1386 mem-ID=0 size=2 element-size=2 type=Data data=612d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1386 end_addr=0xd0e6f1387
[notice]{DataBlock::Setup} allocate memory for value:0x21f1 size:0x2 Big endian:0x0 to memory:0xd0e6f1388 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1388 mem-ID=0 size=2 element-size=2 type=Data data=f121
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1388 end_addr=0xd0e6f1389
[notice]{DataBlock::Setup} allocate memory for value:0x199d size:0x2 Big endian:0x0 to memory:0xd0e6f138a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f138a mem-ID=0 size=2 element-size=2 type=Data data=9d19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f138a end_addr=0xd0e6f138b
[notice]{DataBlock::Setup} allocate memory for value:0x3b55 size:0x2 Big endian:0x0 to memory:0xd0e6f138c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f138c mem-ID=0 size=2 element-size=2 type=Data data=553b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f138c end_addr=0xd0e6f138d
[notice]{DataBlock::Setup} allocate memory for value:0xf05d size:0x2 Big endian:0x0 to memory:0xd0e6f138e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f138e mem-ID=0 size=2 element-size=2 type=Data data=5df0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f138e end_addr=0xd0e6f138f
[notice]{DataBlock::Setup} allocate memory for value:0xd57d size:0x2 Big endian:0x0 to memory:0xd0e6f1390 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1390 mem-ID=0 size=2 element-size=2 type=Data data=7dd5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1390 end_addr=0xd0e6f1391
[notice]{DataBlock::Setup} allocate memory for value:0xc3ad size:0x2 Big endian:0x0 to memory:0xd0e6f1392 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1392 mem-ID=0 size=2 element-size=2 type=Data data=adc3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1392 end_addr=0xd0e6f1393
[notice]{DataBlock::Setup} allocate memory for value:0x871c size:0x2 Big endian:0x0 to memory:0xd0e6f1394 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1394 mem-ID=0 size=2 element-size=2 type=Data data=1c87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1394 end_addr=0xd0e6f1395
[notice]{DataBlock::Setup} allocate memory for value:0x88ce size:0x2 Big endian:0x0 to memory:0xd0e6f1396 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1396 mem-ID=0 size=2 element-size=2 type=Data data=ce88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1396 end_addr=0xd0e6f1397
[notice]{DataBlock::Setup} allocate memory for value:0xb49a size:0x2 Big endian:0x0 to memory:0xd0e6f1398 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f1398 mem-ID=0 size=2 element-size=2 type=Data data=9ab4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f1398 end_addr=0xd0e6f1399
[notice]{DataBlock::Setup} allocate memory for value:0x7dfd size:0x2 Big endian:0x0 to memory:0xd0e6f139a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f139a mem-ID=0 size=2 element-size=2 type=Data data=fd7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f139a end_addr=0xd0e6f139b
[notice]{DataBlock::Setup} allocate memory for value:0x85c6 size:0x2 Big endian:0x0 to memory:0xd0e6f139c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f139c mem-ID=0 size=2 element-size=2 type=Data data=c685
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f139c end_addr=0xd0e6f139d
[notice]{DataBlock::Setup} allocate memory for value:0x3394 size:0x2 Big endian:0x0 to memory:0xd0e6f139e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f139e mem-ID=0 size=2 element-size=2 type=Data data=9433
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f139e end_addr=0xd0e6f139f
[notice]{DataBlock::Setup} allocate memory for value:0xdccd size:0x2 Big endian:0x0 to memory:0xd0e6f13a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13a0 mem-ID=0 size=2 element-size=2 type=Data data=cddc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13a0 end_addr=0xd0e6f13a1
[notice]{DataBlock::Setup} allocate memory for value:0xbc42 size:0x2 Big endian:0x0 to memory:0xd0e6f13a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13a2 mem-ID=0 size=2 element-size=2 type=Data data=42bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13a2 end_addr=0xd0e6f13a3
[notice]{DataBlock::Setup} allocate memory for value:0xa6a6 size:0x2 Big endian:0x0 to memory:0xd0e6f13a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13a4 mem-ID=0 size=2 element-size=2 type=Data data=a6a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13a4 end_addr=0xd0e6f13a5
[notice]{DataBlock::Setup} allocate memory for value:0x4047 size:0x2 Big endian:0x0 to memory:0xd0e6f13a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13a6 mem-ID=0 size=2 element-size=2 type=Data data=4740
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13a6 end_addr=0xd0e6f13a7
[notice]{DataBlock::Setup} allocate memory for value:0x23d2 size:0x2 Big endian:0x0 to memory:0xd0e6f13a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13a8 mem-ID=0 size=2 element-size=2 type=Data data=d223
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13a8 end_addr=0xd0e6f13a9
[notice]{DataBlock::Setup} allocate memory for value:0xe59e size:0x2 Big endian:0x0 to memory:0xd0e6f13aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13aa mem-ID=0 size=2 element-size=2 type=Data data=9ee5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13aa end_addr=0xd0e6f13ab
[notice]{DataBlock::Setup} allocate memory for value:0x60a6 size:0x2 Big endian:0x0 to memory:0xd0e6f13ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13ac mem-ID=0 size=2 element-size=2 type=Data data=a660
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13ac end_addr=0xd0e6f13ad
[notice]{DataBlock::Setup} allocate memory for value:0x72a3 size:0x2 Big endian:0x0 to memory:0xd0e6f13ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13ae mem-ID=0 size=2 element-size=2 type=Data data=a372
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13ae end_addr=0xd0e6f13af
[notice]{DataBlock::Setup} allocate memory for value:0xc99b size:0x2 Big endian:0x0 to memory:0xd0e6f13b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13b0 mem-ID=0 size=2 element-size=2 type=Data data=9bc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13b0 end_addr=0xd0e6f13b1
[notice]{DataBlock::Setup} allocate memory for value:0x9dba size:0x2 Big endian:0x0 to memory:0xd0e6f13b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13b2 mem-ID=0 size=2 element-size=2 type=Data data=ba9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13b2 end_addr=0xd0e6f13b3
[notice]{DataBlock::Setup} allocate memory for value:0xb92c size:0x2 Big endian:0x0 to memory:0xd0e6f13b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13b4 mem-ID=0 size=2 element-size=2 type=Data data=2cb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13b4 end_addr=0xd0e6f13b5
[notice]{DataBlock::Setup} allocate memory for value:0x962f size:0x2 Big endian:0x0 to memory:0xd0e6f13b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13b6 mem-ID=0 size=2 element-size=2 type=Data data=2f96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13b6 end_addr=0xd0e6f13b7
[notice]{DataBlock::Setup} allocate memory for value:0x8ef9 size:0x2 Big endian:0x0 to memory:0xd0e6f13b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13b8 mem-ID=0 size=2 element-size=2 type=Data data=f98e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13b8 end_addr=0xd0e6f13b9
[notice]{DataBlock::Setup} allocate memory for value:0x724e size:0x2 Big endian:0x0 to memory:0xd0e6f13ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13ba mem-ID=0 size=2 element-size=2 type=Data data=4e72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13ba end_addr=0xd0e6f13bb
[notice]{DataBlock::Setup} allocate memory for value:0xbdf8 size:0x2 Big endian:0x0 to memory:0xd0e6f13bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13bc mem-ID=0 size=2 element-size=2 type=Data data=f8bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13bc end_addr=0xd0e6f13bd
[notice]{DataBlock::Setup} allocate memory for value:0x7d10 size:0x2 Big endian:0x0 to memory:0xd0e6f13be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d0e6f13be mem-ID=0 size=2 element-size=2 type=Data data=107d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd0e6f13be end_addr=0xd0e6f13bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x19 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd0e value 0xd0e
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x28
[notice]Committing instruction "LUI x28, 3342" at 0x80011288=>[0]0x80011288 (0xd0ee37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011288 mem-ID=0 size=4 element-size=4 type=Instruction data=37eed000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011288 end_addr=0x8001128b
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x28 initial value 0x28be034b2450cd62
[SimApiHANDCAR::WriteRegister] x28 0x28be034b2450cd62/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xd0e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001128c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6f1 value 0x6f1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1777" at 0x8001128c=>[0]0x8001128c (0x6f1e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001128c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e1e6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001128c end_addr=0x8001128f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xd0e6f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011290
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011290=>[0]0x80011290 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011290 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011290 end_addr=0x80011293
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xd0e6f1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011294
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 896" at 0x80011294=>[0]0x80011294 (0x380e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011294 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011294 end_addr=0x80011297
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xd0e6f1380, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011298
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x28" at 0x80011298=>[0]0x80011298 (0x28e0b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011298 mem-ID=0 size=4 element-size=4 type=Instruction data=870b8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011298 end_addr=0x8001129b
[notice]retire source stage: 12, access: 0x4, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_0 initial value 0x30d8296ab6bf6edb
[SimApiHANDCAR::WriteRegister] v23_0 0x30d8296ab6bf6edb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_1 initial value 0xeb1df02e2a6e8ae2
[SimApiHANDCAR::WriteRegister] v23_1 0xeb1df02e2a6e8ae2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_2 initial value 0x3fd0c4ebd17c0612
[SimApiHANDCAR::WriteRegister] v23_2 0x3fd0c4ebd17c0612/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_3 initial value 0xd768de2734945800
[SimApiHANDCAR::WriteRegister] v23_3 0xd768de2734945800/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_4 initial value 0x38bc71bef2cbfc63
[SimApiHANDCAR::WriteRegister] v23_4 0x38bc71bef2cbfc63/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_5 initial value 0x2f198e40421f70d9
[SimApiHANDCAR::WriteRegister] v23_5 0x2f198e40421f70d9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_6 initial value 0x638cfbcc18a79d66
[SimApiHANDCAR::WriteRegister] v23_6 0x638cfbcc18a79d66/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v23_7 initial value 0x202dd68e8840104c
[SimApiHANDCAR::WriteRegister] v23_7 0x202dd68e8840104c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001129c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0x2d613269b3b1d5c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xf05d3b55199d21f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0x88ce871cc3add57d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0x339485c67dfdb49a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0x4047a6a6bc42dccd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0x72a360a6e59e23d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0x962fb92c9dbac99b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0x7d10bdf8724e8ef9, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x70f6 value 0x70f6
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x19
[notice]Committing instruction "LUI x19, 28918" at 0x8001129c=>[0]0x8001129c (0x70f69b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001129c mem-ID=0 size=4 element-size=4 type=Instruction data=b7690f07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001129c end_addr=0x8001129f
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x19 initial value 0xc25834b74b2fedce
[SimApiHANDCAR::WriteRegister] x19 0xc25834b74b2fedce/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x70f6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x729 value 0x729
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1833" at 0x800112a0=>[0]0x800112a0 (0x7299899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b899972
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a0 end_addr=0x800112a3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x70f6729, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800112a4=>[0]0x800112a4 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a4 end_addr=0x800112a7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x70f6729000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7db value 0x7db
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 2011" at 0x800112a8=>[0]0x800112a8 (0x7db98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112a8 mem-ID=0 size=4 element-size=4 type=Instruction data=9389b97d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112a8 end_addr=0x800112ab
[notice]retire source stage: 16, access: 0x14, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x70f67297db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112ac
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6736da0=>part 1 PA [0]0x70f6736da0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6736da0=>part 1 PA [0]0x70f6736da0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6736da0=>part 1 PA [0]0x70f6736da0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6736da0=>part 1 PA [0]0x70f6736da0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f6736da0 mem-ID=0 size=4 element-size=4 type=Data data=92f44e7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f6736da0 end_addr=0x70f6736da3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6734b8c=>part 1 PA [0]0x70f6734b8c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6734b8c=>part 1 PA [0]0x70f6734b8c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6734b8c=>part 1 PA [0]0x70f6734b8c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6734b8c=>part 1 PA [0]0x70f6734b8c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f6734b8c mem-ID=0 size=4 element-size=4 type=Data data=4670fe20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f6734b8c end_addr=0x70f6734b8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672ca44=>part 1 PA [0]0x70f672ca44 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672ca44=>part 1 PA [0]0x70f672ca44 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672ca44=>part 1 PA [0]0x70f672ca44 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672ca44=>part 1 PA [0]0x70f672ca44 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f672ca44 mem-ID=0 size=4 element-size=4 type=Data data=3c81d508
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f672ca44 end_addr=0x70f672ca47
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672c53c=>part 1 PA [0]0x70f672c53c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672c53c=>part 1 PA [0]0x70f672c53c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672c53c=>part 1 PA [0]0x70f672c53c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672c53c=>part 1 PA [0]0x70f672c53c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f672c53c mem-ID=0 size=4 element-size=4 type=Data data=7912d7d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f672c53c end_addr=0x70f672c53f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b9cc=>part 1 PA [0]0x70f672b9cc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b9cc=>part 1 PA [0]0x70f672b9cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b9cc=>part 1 PA [0]0x70f672b9cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b9cc=>part 1 PA [0]0x70f672b9cc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f672b9cc mem-ID=0 size=4 element-size=4 type=Data data=893da0a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f672b9cc end_addr=0x70f672b9cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b178=>part 1 PA [0]0x70f672b178 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b178=>part 1 PA [0]0x70f672b178 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b178=>part 1 PA [0]0x70f672b178 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672b178=>part 1 PA [0]0x70f672b178 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f672b178 mem-ID=0 size=4 element-size=4 type=Data data=120d600b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f672b178 end_addr=0x70f672b17b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672d330=>part 1 PA [0]0x70f672d330 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672d330=>part 1 PA [0]0x70f672d330 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672d330=>part 1 PA [0]0x70f672d330 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f672d330=>part 1 PA [0]0x70f672d330 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f672d330 mem-ID=0 size=4 element-size=4 type=Data data=bf463201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f672d330 end_addr=0x70f672d333
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6738838=>part 1 PA [0]0x70f6738838 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6738838=>part 1 PA [0]0x70f6738838 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6738838=>part 1 PA [0]0x70f6738838 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x70f6738838=>part 1 PA [0]0x70f6738838 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000070f6738838 mem-ID=0 size=4 element-size=4 type=Data data=190135e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x70f6738838 end_addr=0x70f673883b
[notice]Committing instruction "VSUXEI16.V v4, x19, v23, Vector result" at 0x800112ac=>[0]0x800112ac (0x579d227) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112ac mem-ID=0 size=4 element-size=4 type=Instruction data=27d27905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112ac end_addr=0x800112af
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x70f672ca44
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x70f672c53c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x70f672b9cc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x70f6738838
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x19 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7b74e5f17c alignment 4 data size 4 base value 0x7b74e5f11c
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7ea964a200 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x7ea964a200 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a200 mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a200 end_addr=0x7ea964a200
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x7ea964a201 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a201 mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a201 end_addr=0x7ea964a201
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x7ea964a202 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a202 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a202 end_addr=0x7ea964a202
[notice]{DataBlock::Setup} allocate memory for value:0x4 size:0x1 Big endian:0x0 to memory:0x7ea964a203 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a203 mem-ID=0 size=1 element-size=1 type=Data data=04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a203 end_addr=0x7ea964a203
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x7ea964a204 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a204 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a204 end_addr=0x7ea964a204
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x7ea964a205 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a205 mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a205 end_addr=0x7ea964a205
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x7ea964a206 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a206 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a206 end_addr=0x7ea964a206
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x7ea964a207 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a207 mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a207 end_addr=0x7ea964a207
[notice]{DataBlock::Setup} allocate memory for value:0xf3 size:0x1 Big endian:0x0 to memory:0x7ea964a208 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a208 mem-ID=0 size=1 element-size=1 type=Data data=f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a208 end_addr=0x7ea964a208
[notice]{DataBlock::Setup} allocate memory for value:0xb4 size:0x1 Big endian:0x0 to memory:0x7ea964a209 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a209 mem-ID=0 size=1 element-size=1 type=Data data=b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a209 end_addr=0x7ea964a209
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x7ea964a20a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20a mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20a end_addr=0x7ea964a20a
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x7ea964a20b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20b mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20b end_addr=0x7ea964a20b
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x7ea964a20c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20c mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20c end_addr=0x7ea964a20c
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x7ea964a20d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20d mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20d end_addr=0x7ea964a20d
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x7ea964a20e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20e mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20e end_addr=0x7ea964a20e
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x7ea964a20f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a20f mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a20f end_addr=0x7ea964a20f
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x7ea964a210 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a210 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a210 end_addr=0x7ea964a210
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x7ea964a211 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a211 mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a211 end_addr=0x7ea964a211
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x7ea964a212 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a212 mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a212 end_addr=0x7ea964a212
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x7ea964a213 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a213 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a213 end_addr=0x7ea964a213
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x7ea964a214 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a214 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a214 end_addr=0x7ea964a214
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x7ea964a215 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a215 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a215 end_addr=0x7ea964a215
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x7ea964a216 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a216 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a216 end_addr=0x7ea964a216
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x7ea964a217 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a217 mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a217 end_addr=0x7ea964a217
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x7ea964a218 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a218 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a218 end_addr=0x7ea964a218
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x7ea964a219 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a219 mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a219 end_addr=0x7ea964a219
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x7ea964a21a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21a mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21a end_addr=0x7ea964a21a
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x7ea964a21b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21b mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21b end_addr=0x7ea964a21b
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x7ea964a21c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21c mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21c end_addr=0x7ea964a21c
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x7ea964a21d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21d mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21d end_addr=0x7ea964a21d
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x7ea964a21e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21e mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21e end_addr=0x7ea964a21e
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x7ea964a21f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a21f mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a21f end_addr=0x7ea964a21f
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x7ea964a220 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a220 mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a220 end_addr=0x7ea964a220
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x7ea964a221 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a221 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a221 end_addr=0x7ea964a221
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x7ea964a222 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a222 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a222 end_addr=0x7ea964a222
[notice]{DataBlock::Setup} allocate memory for value:0x71 size:0x1 Big endian:0x0 to memory:0x7ea964a223 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a223 mem-ID=0 size=1 element-size=1 type=Data data=71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a223 end_addr=0x7ea964a223
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x7ea964a224 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a224 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a224 end_addr=0x7ea964a224
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x7ea964a225 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a225 mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a225 end_addr=0x7ea964a225
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x7ea964a226 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a226 mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a226 end_addr=0x7ea964a226
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x7ea964a227 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a227 mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a227 end_addr=0x7ea964a227
[notice]{DataBlock::Setup} allocate memory for value:0x32 size:0x1 Big endian:0x0 to memory:0x7ea964a228 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a228 mem-ID=0 size=1 element-size=1 type=Data data=32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a228 end_addr=0x7ea964a228
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x7ea964a229 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a229 mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a229 end_addr=0x7ea964a229
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x7ea964a22a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22a mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22a end_addr=0x7ea964a22a
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x7ea964a22b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22b mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22b end_addr=0x7ea964a22b
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x7ea964a22c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22c mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22c end_addr=0x7ea964a22c
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x7ea964a22d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22d mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22d end_addr=0x7ea964a22d
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x7ea964a22e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22e mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22e end_addr=0x7ea964a22e
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x7ea964a22f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a22f mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a22f end_addr=0x7ea964a22f
[notice]{DataBlock::Setup} allocate memory for value:0xfd size:0x1 Big endian:0x0 to memory:0x7ea964a230 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a230 mem-ID=0 size=1 element-size=1 type=Data data=fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a230 end_addr=0x7ea964a230
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x7ea964a231 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a231 mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a231 end_addr=0x7ea964a231
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x7ea964a232 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a232 mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a232 end_addr=0x7ea964a232
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x7ea964a233 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a233 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a233 end_addr=0x7ea964a233
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x7ea964a234 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a234 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a234 end_addr=0x7ea964a234
[notice]{DataBlock::Setup} allocate memory for value:0xa4 size:0x1 Big endian:0x0 to memory:0x7ea964a235 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a235 mem-ID=0 size=1 element-size=1 type=Data data=a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a235 end_addr=0x7ea964a235
[notice]{DataBlock::Setup} allocate memory for value:0xfa size:0x1 Big endian:0x0 to memory:0x7ea964a236 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a236 mem-ID=0 size=1 element-size=1 type=Data data=fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a236 end_addr=0x7ea964a236
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x7ea964a237 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a237 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a237 end_addr=0x7ea964a237
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x7ea964a238 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a238 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a238 end_addr=0x7ea964a238
[notice]{DataBlock::Setup} allocate memory for value:0x43 size:0x1 Big endian:0x0 to memory:0x7ea964a239 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a239 mem-ID=0 size=1 element-size=1 type=Data data=43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a239 end_addr=0x7ea964a239
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x7ea964a23a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23a mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23a end_addr=0x7ea964a23a
[notice]{DataBlock::Setup} allocate memory for value:0x7d size:0x1 Big endian:0x0 to memory:0x7ea964a23b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23b mem-ID=0 size=1 element-size=1 type=Data data=7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23b end_addr=0x7ea964a23b
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x7ea964a23c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23c mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23c end_addr=0x7ea964a23c
[notice]{DataBlock::Setup} allocate memory for value:0x95 size:0x1 Big endian:0x0 to memory:0x7ea964a23d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23d mem-ID=0 size=1 element-size=1 type=Data data=95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23d end_addr=0x7ea964a23d
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x7ea964a23e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23e mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23e end_addr=0x7ea964a23e
[notice]{DataBlock::Setup} allocate memory for value:0x6d size:0x1 Big endian:0x0 to memory:0x7ea964a23f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007ea964a23f mem-ID=0 size=1 element-size=1 type=Data data=6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7ea964a23f end_addr=0x7ea964a23f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x12, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x12 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3f55 value 0x3f55
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x8
[notice]Committing instruction "LUI x8, 16213" at 0x800112b0=>[0]0x800112b0 (0x3f55437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b0 mem-ID=0 size=4 element-size=4 type=Instruction data=3754f503
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b0 end_addr=0x800112b3
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x8 initial value 0x543dc408751feeae
[SimApiHANDCAR::WriteRegister] x8 0x543dc408751feeae/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3f55000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb25 value 0xb25
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -1243" at 0x800112b4=>[0]0x800112b4 (0xb254041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0454b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b4 end_addr=0x800112b7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3f54b25, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xd" at 0x800112b8=>[0]0x800112b8 (0xd41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1314d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112b8 end_addr=0x800112bb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x7ea964a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x200 value 0x200
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 512" at 0x800112bc=>[0]0x800112bc (0x20040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112bc mem-ID=0 size=4 element-size=4 type=Instruction data=13040420
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112bc end_addr=0x800112bf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x7ea964a200, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x8" at 0x800112c0=>[0]0x800112c0 (0x2840d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c0 mem-ID=0 size=4 element-size=4 type=Instruction data=870d8402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c0 end_addr=0x800112c3
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_0 initial value 0xec7b042188c205cf
[SimApiHANDCAR::WriteRegister] v27_0 0xec7b042188c205cf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_1 initial value 0x516134093248eb2a
[SimApiHANDCAR::WriteRegister] v27_1 0x516134093248eb2a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_2 initial value 0x196406b0311d6eaa
[SimApiHANDCAR::WriteRegister] v27_2 0x196406b0311d6eaa/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_3 initial value 0xd8c368bbd5545ba
[SimApiHANDCAR::WriteRegister] v27_3 0xd8c368bbd5545ba/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_4 initial value 0xedba6572bd9ecb47
[SimApiHANDCAR::WriteRegister] v27_4 0xedba6572bd9ecb47/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_5 initial value 0xf3f94fa6c1acfa4f
[SimApiHANDCAR::WriteRegister] v27_5 0xf3f94fa6c1acfa4f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_6 initial value 0xe98b695512ac14a
[SimApiHANDCAR::WriteRegister] v27_6 0xe98b695512ac14a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v27_7 initial value 0xf8b7658f314bb1a6
[SimApiHANDCAR::WriteRegister] v27_7 0xf8b7658f314bb1a6/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0x84b8283404d0d860, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0xc55017e08813b4f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0x5e99b9a6a0d861fb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x87522d02cf5207d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0xc53b9b7671500cc4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0x5e0a37eabeb80032, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x14faa48bbdaaeefd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0x6dca95ab7d174330, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7b75 value 0x7b75
[info] opname=rd
[notice]Committing instruction "LUI x12, 31605" at 0x800112c4=>[0]0x800112c4 (0x7b75637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c4 mem-ID=0 size=4 element-size=4 type=Instruction data=3756b707
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c4 end_addr=0x800112c7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x7b75000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe5f value 0xe5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x12, x12, -417" at 0x800112c8=>[0]0x800112c8 (0xe5f6061b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b06f6e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112c8 end_addr=0x800112cb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x7b74e5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x800112cc=>[0]0x800112cc (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112cc mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112cc end_addr=0x800112cf
[notice]retire source stage: 1f, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x7b74e5f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x11c value 0x11c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 284" at 0x800112d0=>[0]0x800112d0 (0x11c60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d0 mem-ID=0 size=4 element-size=4 type=Instruction data=1306c611
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d0 end_addr=0x800112d3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x7b74e5f11c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v1
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f17c=>part 1 PA [0]0x7b74e5f17c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f17c=>part 1 PA [0]0x7b74e5f17c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f17c=>part 1 PA [0]0x7b74e5f17c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f17c=>part 1 PA [0]0x7b74e5f17c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f17c mem-ID=0 size=4 element-size=4 type=Data data=71535bca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f17c end_addr=0x7b74e5f17f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1f4=>part 1 PA [0]0x7b74e5f1f4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1f4=>part 1 PA [0]0x7b74e5f1f4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1f4=>part 1 PA [0]0x7b74e5f1f4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1f4=>part 1 PA [0]0x7b74e5f1f4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f1f4 mem-ID=0 size=4 element-size=4 type=Data data=6d60e665
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f1f4 end_addr=0x7b74e5f1f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1ec=>part 1 PA [0]0x7b74e5f1ec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1ec=>part 1 PA [0]0x7b74e5f1ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1ec=>part 1 PA [0]0x7b74e5f1ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1ec=>part 1 PA [0]0x7b74e5f1ec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f1ec mem-ID=0 size=4 element-size=4 type=Data data=31584222
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f1ec end_addr=0x7b74e5f1ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f120=>part 1 PA [0]0x7b74e5f120 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f120=>part 1 PA [0]0x7b74e5f120 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f120=>part 1 PA [0]0x7b74e5f120 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f120=>part 1 PA [0]0x7b74e5f120 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f120 mem-ID=0 size=4 element-size=4 type=Data data=8ab72980
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f120 end_addr=0x7b74e5f123
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f150=>part 1 PA [0]0x7b74e5f150 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f150=>part 1 PA [0]0x7b74e5f150 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f150=>part 1 PA [0]0x7b74e5f150 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f150=>part 1 PA [0]0x7b74e5f150 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f150 mem-ID=0 size=4 element-size=4 type=Data data=9379a65f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f150 end_addr=0x7b74e5f153
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f144=>part 1 PA [0]0x7b74e5f144 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f144=>part 1 PA [0]0x7b74e5f144 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f144=>part 1 PA [0]0x7b74e5f144 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f144=>part 1 PA [0]0x7b74e5f144 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f144 mem-ID=0 size=4 element-size=4 type=Data data=776689ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f144 end_addr=0x7b74e5f147
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1d4=>part 1 PA [0]0x7b74e5f1d4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1d4=>part 1 PA [0]0x7b74e5f1d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1d4=>part 1 PA [0]0x7b74e5f1d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1d4=>part 1 PA [0]0x7b74e5f1d4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f1d4 mem-ID=0 size=4 element-size=4 type=Data data=8408f028
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f1d4 end_addr=0x7b74e5f1d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1a0=>part 1 PA [0]0x7b74e5f1a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1a0=>part 1 PA [0]0x7b74e5f1a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1a0=>part 1 PA [0]0x7b74e5f1a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b74e5f1a0=>part 1 PA [0]0x7b74e5f1a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b74e5f1a0 mem-ID=0 size=4 element-size=4 type=Data data=9e9e0a5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b74e5f1a0 end_addr=0x7b74e5f1a3
[notice]Committing instruction "VSOXEI8.V v1, x12, v27, Unmasked" at 0x800112d4=>[0]0x800112d4 (0xfb600a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d4 mem-ID=0 size=4 element-size=4 type=Instruction data=a700b60f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d4 end_addr=0x800112d7
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_0 initial value 0x62a5c28d3c692b92
[SimApiHANDCAR::WriteRegister] v1_0 0x62a5c28d3c692b92/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_1 initial value 0x1e1ddfa62e895a60
[SimApiHANDCAR::WriteRegister] v1_1 0x1e1ddfa62e895a60/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_2 initial value 0x666b206ab44c1fcf
[SimApiHANDCAR::WriteRegister] v1_2 0x666b206ab44c1fcf/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_3 initial value 0x1b03403213875cb0
[SimApiHANDCAR::WriteRegister] v1_3 0x1b03403213875cb0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_4 initial value 0x7ff58571d96e696f
[SimApiHANDCAR::WriteRegister] v1_4 0x7ff58571d96e696f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_5 initial value 0xd65e6bfc624c1042
[SimApiHANDCAR::WriteRegister] v1_5 0xd65e6bfc624c1042/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_6 initial value 0xf7bd868fa3004f41
[SimApiHANDCAR::WriteRegister] v1_6 0xf7bd868fa3004f41/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v1_7 initial value 0xe34d9d93d693e318
[SimApiHANDCAR::WriteRegister] v1_7 0xe34d9d93d693e318/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112d8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f17c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f1f4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f1ec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f120
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f150
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f144
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f1d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b74e5f1a0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x12, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x12 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x1
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSUXEI64.V##RISCV addressing-mode: VectorIndexedMode target address: 0x7809ce5fb0
[info]{AddressingOperand::Generate} generated without preamble
[info]{GenInstructionAgent::HandleNotification} new register initialization: v19
[info]{GenInstructionAgent::HandleNotification} new register initialization: x14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7809ce5fb0=>part 1 PA [0]0x7809ce5fb0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7809ce5fb0=>part 1 PA [0]0x7809ce5fb0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7809ce5fb0=>part 1 PA [0]0x7809ce5fb0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7809ce5fb0=>part 1 PA [0]0x7809ce5fb0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007809ce5fb0 mem-ID=0 size=4 element-size=4 type=Data data=57cd2a62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7809ce5fb0 end_addr=0x7809ce5fb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32a3009bc0=>part 1 PA [0]0x32a3009bc0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32a3009bc0=>part 1 PA [0]0x32a3009bc0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32a3009bc0=>part 1 PA [0]0x32a3009bc0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32a3009bc0=>part 1 PA [0]0x32a3009bc0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000032a3009bc0 mem-ID=0 size=4 element-size=4 type=Data data=1107cb26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x32a3009bc0 end_addr=0x32a3009bc3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x796d393004=>part 1 PA [0]0x796d393004 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x796d393004=>part 1 PA [0]0x796d393004 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x796d393004=>part 1 PA [0]0x796d393004 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x796d393004=>part 1 PA [0]0x796d393004 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000796d393004 mem-ID=0 size=4 element-size=4 type=Data data=b0ca648b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x796d393004 end_addr=0x796d393007
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b2b215698=>part 1 PA [0]0x3b2b215698 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b2b215698=>part 1 PA [0]0x3b2b215698 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b2b215698=>part 1 PA [0]0x3b2b215698 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3b2b215698=>part 1 PA [0]0x3b2b215698 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003b2b215698 mem-ID=0 size=4 element-size=4 type=Data data=3efb7cb0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3b2b215698 end_addr=0x3b2b21569b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4eb618a914=>part 1 PA [0]0x4eb618a914 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4eb618a914=>part 1 PA [0]0x4eb618a914 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4eb618a914=>part 1 PA [0]0x4eb618a914 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4eb618a914=>part 1 PA [0]0x4eb618a914 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004eb618a914 mem-ID=0 size=4 element-size=4 type=Data data=d755270e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4eb618a914 end_addr=0x4eb618a917
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x541c59bb80=>part 1 PA [0]0x541c59bb80 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x541c59bb80=>part 1 PA [0]0x541c59bb80 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x541c59bb80=>part 1 PA [0]0x541c59bb80 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x541c59bb80=>part 1 PA [0]0x541c59bb80 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000541c59bb80 mem-ID=0 size=4 element-size=4 type=Data data=dca98656
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x541c59bb80 end_addr=0x541c59bb83
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b07883ff4=>part 1 PA [0]0x7b07883ff4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b07883ff4=>part 1 PA [0]0x7b07883ff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b07883ff4=>part 1 PA [0]0x7b07883ff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b07883ff4=>part 1 PA [0]0x7b07883ff4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b07883ff4 mem-ID=0 size=4 element-size=4 type=Data data=aca0d052
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b07883ff4 end_addr=0x7b07883ff7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3320b67ca4=>part 1 PA [0]0x3320b67ca4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3320b67ca4=>part 1 PA [0]0x3320b67ca4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3320b67ca4=>part 1 PA [0]0x3320b67ca4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3320b67ca4=>part 1 PA [0]0x3320b67ca4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003320b67ca4 mem-ID=0 size=4 element-size=4 type=Data data=70c6d574
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3320b67ca4 end_addr=0x3320b67ca7
[notice]Committing instruction "VSUXEI64.V v19, x14, v22, Unmasked" at 0x800112d8=>[0]0x800112d8 (0x76779a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112d8 mem-ID=0 size=4 element-size=4 type=Instruction data=a7796707
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112d8 end_addr=0x800112db
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x14 initial value 0x80dcd3a8011955eb
[SimApiHANDCAR::WriteRegister] x14 0x80dcd3a8011955eb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_0 initial value 0xd3bfe9ef4b5d984c
[SimApiHANDCAR::WriteRegister] v19_0 0xd3bfe9ef4b5d984c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_1 initial value 0xde9ffec0bc43d69d
[SimApiHANDCAR::WriteRegister] v19_1 0xde9ffec0bc43d69d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_2 initial value 0xd8763c4b463cafda
[SimApiHANDCAR::WriteRegister] v19_2 0xd8763c4b463cafda/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_3 initial value 0xf89bbb1f1d2a4abb
[SimApiHANDCAR::WriteRegister] v19_3 0xf89bbb1f1d2a4abb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_4 initial value 0xbab62e4ae7d932e3
[SimApiHANDCAR::WriteRegister] v19_4 0xbab62e4ae7d932e3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_5 initial value 0x6b80b7d5991d2534
[SimApiHANDCAR::WriteRegister] v19_5 0x6b80b7d5991d2534/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_6 initial value 0x43f6163923ad9f3b
[SimApiHANDCAR::WriteRegister] v19_6 0x43f6163923ad9f3b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v19_7 initial value 0x6d2d14338f2c1c1c
[SimApiHANDCAR::WriteRegister] v19_7 0x6d2d14338f2c1c1c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112dc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7809ce5fb0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x32a3009bc0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x796d393004
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3b2b215698
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x4eb618a914
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x541c59bb80
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7b07883ff4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3320b67ca4
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5260eda358 alignment 4 data size 4 base value 0x521583fcc0
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4074249000 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4b69a698 size:0x4 Big endian:0x0 to memory:0x4074249000 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249000 mem-ID=0 size=4 element-size=4 type=Data data=98a6694b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249000 end_addr=0x4074249003
[notice]{DataBlock::Setup} allocate memory for value:0x342dbf84 size:0x4 Big endian:0x0 to memory:0x4074249004 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249004 mem-ID=0 size=4 element-size=4 type=Data data=84bf2d34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249004 end_addr=0x4074249007
[notice]{DataBlock::Setup} allocate memory for value:0x65a750c4 size:0x4 Big endian:0x0 to memory:0x4074249008 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249008 mem-ID=0 size=4 element-size=4 type=Data data=c450a765
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249008 end_addr=0x407424900b
[notice]{DataBlock::Setup} allocate memory for value:0x78742a08 size:0x4 Big endian:0x0 to memory:0x407424900c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000407424900c mem-ID=0 size=4 element-size=4 type=Data data=082a7478
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x407424900c end_addr=0x407424900f
[notice]{DataBlock::Setup} allocate memory for value:0xa55b61fc size:0x4 Big endian:0x0 to memory:0x4074249010 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249010 mem-ID=0 size=4 element-size=4 type=Data data=fc615ba5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249010 end_addr=0x4074249013
[notice]{DataBlock::Setup} allocate memory for value:0x16639d88 size:0x4 Big endian:0x0 to memory:0x4074249014 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249014 mem-ID=0 size=4 element-size=4 type=Data data=889d6316
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249014 end_addr=0x4074249017
[notice]{DataBlock::Setup} allocate memory for value:0xbc5d3dd4 size:0x4 Big endian:0x0 to memory:0x4074249018 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249018 mem-ID=0 size=4 element-size=4 type=Data data=d43d5dbc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249018 end_addr=0x407424901b
[notice]{DataBlock::Setup} allocate memory for value:0xf5bdd554 size:0x4 Big endian:0x0 to memory:0x407424901c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000407424901c mem-ID=0 size=4 element-size=4 type=Data data=54d5bdf5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x407424901c end_addr=0x407424901f
[notice]{DataBlock::Setup} allocate memory for value:0xcb8d0ba3 size:0x4 Big endian:0x0 to memory:0x4074249020 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249020 mem-ID=0 size=4 element-size=4 type=Data data=a30b8dcb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249020 end_addr=0x4074249023
[notice]{DataBlock::Setup} allocate memory for value:0xfcd8d861 size:0x4 Big endian:0x0 to memory:0x4074249024 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249024 mem-ID=0 size=4 element-size=4 type=Data data=61d8d8fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249024 end_addr=0x4074249027
[notice]{DataBlock::Setup} allocate memory for value:0xcd050913 size:0x4 Big endian:0x0 to memory:0x4074249028 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249028 mem-ID=0 size=4 element-size=4 type=Data data=130905cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249028 end_addr=0x407424902b
[notice]{DataBlock::Setup} allocate memory for value:0x182519e8 size:0x4 Big endian:0x0 to memory:0x407424902c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000407424902c mem-ID=0 size=4 element-size=4 type=Data data=e8192518
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x407424902c end_addr=0x407424902f
[notice]{DataBlock::Setup} allocate memory for value:0x10fe3820 size:0x4 Big endian:0x0 to memory:0x4074249030 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249030 mem-ID=0 size=4 element-size=4 type=Data data=2038fe10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249030 end_addr=0x4074249033
[notice]{DataBlock::Setup} allocate memory for value:0x65d43df6 size:0x4 Big endian:0x0 to memory:0x4074249034 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249034 mem-ID=0 size=4 element-size=4 type=Data data=f63dd465
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249034 end_addr=0x4074249037
[notice]{DataBlock::Setup} allocate memory for value:0x456f4a45 size:0x4 Big endian:0x0 to memory:0x4074249038 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004074249038 mem-ID=0 size=4 element-size=4 type=Data data=454a6f45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4074249038 end_addr=0x407424903b
[notice]{DataBlock::Setup} allocate memory for value:0xaa08c2fa size:0x4 Big endian:0x0 to memory:0x407424903c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000407424903c mem-ID=0 size=4 element-size=4 type=Data data=fac208aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x407424903c end_addr=0x407424903f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x13 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4074 value 0x4074
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x15
[notice]Committing instruction "LUI x15, 16500" at 0x800112dc=>[0]0x800112dc (0x40747b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112dc mem-ID=0 size=4 element-size=4 type=Instruction data=b7470704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112dc end_addr=0x800112df
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x15 initial value 0x86ee5a847e4e4e79
[SimApiHANDCAR::WriteRegister] x15 0x86ee5a847e4e4e79/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x4074000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x249 value 0x249
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 585" at 0x800112e0=>[0]0x800112e0 (0x2497879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b879724
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e0 end_addr=0x800112e3
[notice]retire source stage: 4, access: 0x1d, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x4074249, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x800112e4=>[0]0x800112e4 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e4 end_addr=0x800112e7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x4074249000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112e8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x15" at 0x800112e8=>[0]0x800112e8 (0x2878d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112e8 mem-ID=0 size=4 element-size=4 type=Instruction data=878d8702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112e8 end_addr=0x800112eb
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112ec
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0x342dbf844b69a698, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0x78742a0865a750c4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0x16639d88a55b61fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0xf5bdd554bc5d3dd4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0xfcd8d861cb8d0ba3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0x182519e8cd050913, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x65d43df610fe3820, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0xaa08c2fa456f4a45, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x148 value 0x148
[info] opname=rd
[notice]Committing instruction "LUI x13, 328" at 0x800112ec=>[0]0x800112ec (0x1486b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112ec mem-ID=0 size=4 element-size=4 type=Instruction data=b7861400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112ec end_addr=0x800112ef
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x148000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x561 value 0x561
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1377" at 0x800112f0=>[0]0x800112f0 (0x5616869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b861656
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f0 end_addr=0x800112f3
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x148561, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x12" at 0x800112f4=>[0]0x800112f4 (0x1269693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f4 mem-ID=0 size=4 element-size=4 type=Instruction data=93962601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f4 end_addr=0x800112f7
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x5215840000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -832" at 0x800112f8=>[0]0x800112f8 (0xcc068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938606cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112f8 end_addr=0x800112fb
[info]current source entropy:8, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x521583fcc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800112fc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5260eda358=>part 1 PA [0]0x5260eda358 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5260eda358=>part 1 PA [0]0x5260eda358 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5260eda358=>part 1 PA [0]0x5260eda358 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5260eda358=>part 1 PA [0]0x5260eda358 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005260eda358 mem-ID=0 size=4 element-size=4 type=Data data=3e3e0902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5260eda358 end_addr=0x5260eda35b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5249b1bc44=>part 1 PA [0]0x5249b1bc44 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5249b1bc44=>part 1 PA [0]0x5249b1bc44 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5249b1bc44=>part 1 PA [0]0x5249b1bc44 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5249b1bc44=>part 1 PA [0]0x5249b1bc44 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005249b1bc44 mem-ID=0 size=4 element-size=4 type=Data data=cd3bb50f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5249b1bc44 end_addr=0x5249b1bc47
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x527b2b4d84=>part 1 PA [0]0x527b2b4d84 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x527b2b4d84=>part 1 PA [0]0x527b2b4d84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x527b2b4d84=>part 1 PA [0]0x527b2b4d84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x527b2b4d84=>part 1 PA [0]0x527b2b4d84 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000527b2b4d84 mem-ID=0 size=4 element-size=4 type=Data data=42472541
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x527b2b4d84 end_addr=0x527b2b4d87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x528df826c8=>part 1 PA [0]0x528df826c8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x528df826c8=>part 1 PA [0]0x528df826c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x528df826c8=>part 1 PA [0]0x528df826c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x528df826c8=>part 1 PA [0]0x528df826c8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000528df826c8 mem-ID=0 size=4 element-size=4 type=Data data=a82207d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x528df826c8 end_addr=0x528df826cb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52badf5ebc=>part 1 PA [0]0x52badf5ebc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52badf5ebc=>part 1 PA [0]0x52badf5ebc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52badf5ebc=>part 1 PA [0]0x52badf5ebc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52badf5ebc=>part 1 PA [0]0x52badf5ebc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052badf5ebc mem-ID=0 size=4 element-size=4 type=Data data=74ef1768
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52badf5ebc end_addr=0x52badf5ebf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x522be79a48=>part 1 PA [0]0x522be79a48 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x522be79a48=>part 1 PA [0]0x522be79a48 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x522be79a48=>part 1 PA [0]0x522be79a48 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x522be79a48=>part 1 PA [0]0x522be79a48 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000522be79a48 mem-ID=0 size=4 element-size=4 type=Data data=362b408a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x522be79a48 end_addr=0x522be79a4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d1e13a94=>part 1 PA [0]0x52d1e13a94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d1e13a94=>part 1 PA [0]0x52d1e13a94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d1e13a94=>part 1 PA [0]0x52d1e13a94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d1e13a94=>part 1 PA [0]0x52d1e13a94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052d1e13a94 mem-ID=0 size=4 element-size=4 type=Data data=52be0cc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52d1e13a94 end_addr=0x52d1e13a97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x530b41d214=>part 1 PA [0]0x530b41d214 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x530b41d214=>part 1 PA [0]0x530b41d214 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x530b41d214=>part 1 PA [0]0x530b41d214 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x530b41d214=>part 1 PA [0]0x530b41d214 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000530b41d214 mem-ID=0 size=4 element-size=4 type=Data data=d11eb894
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x530b41d214 end_addr=0x530b41d217
[notice]Committing instruction "VSUXEI32.V v4, x13, v27, Unmasked" at 0x800112fc=>[0]0x800112fc (0x7b6e227) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800112fc mem-ID=0 size=4 element-size=4 type=Instruction data=27e2b607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800112fc end_addr=0x800112ff
[info]current source entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011300
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5260eda358
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5249b1bc44
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x527b2b4d84
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x528df826c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x52badf5ebc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x522be79a48
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x52d1e13a94
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x530b41d214
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x629bf121a0 alignment 4 data size 4 base value 0x61b654a278
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x91ba2f140 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe59c7f28 size:0x4 Big endian:0x0 to memory:0x91ba2f140 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f140 mem-ID=0 size=4 element-size=4 type=Data data=287f9ce5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f140 end_addr=0x91ba2f143
[notice]{DataBlock::Setup} allocate memory for value:0x46a192b4 size:0x4 Big endian:0x0 to memory:0x91ba2f144 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f144 mem-ID=0 size=4 element-size=4 type=Data data=b492a146
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f144 end_addr=0x91ba2f147
[notice]{DataBlock::Setup} allocate memory for value:0xa801458c size:0x4 Big endian:0x0 to memory:0x91ba2f148 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f148 mem-ID=0 size=4 element-size=4 type=Data data=8c4501a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f148 end_addr=0x91ba2f14b
[notice]{DataBlock::Setup} allocate memory for value:0xe9b31d8 size:0x4 Big endian:0x0 to memory:0x91ba2f14c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f14c mem-ID=0 size=4 element-size=4 type=Data data=d8319b0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f14c end_addr=0x91ba2f14f
[notice]{DataBlock::Setup} allocate memory for value:0x2944a6bc size:0x4 Big endian:0x0 to memory:0x91ba2f150 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f150 mem-ID=0 size=4 element-size=4 type=Data data=bca64429
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f150 end_addr=0x91ba2f153
[notice]{DataBlock::Setup} allocate memory for value:0xa8ca6860 size:0x4 Big endian:0x0 to memory:0x91ba2f154 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f154 mem-ID=0 size=4 element-size=4 type=Data data=6068caa8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f154 end_addr=0x91ba2f157
[notice]{DataBlock::Setup} allocate memory for value:0xfe08404c size:0x4 Big endian:0x0 to memory:0x91ba2f158 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f158 mem-ID=0 size=4 element-size=4 type=Data data=4c4008fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f158 end_addr=0x91ba2f15b
[notice]{DataBlock::Setup} allocate memory for value:0xdda440b4 size:0x4 Big endian:0x0 to memory:0x91ba2f15c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f15c mem-ID=0 size=4 element-size=4 type=Data data=b440a4dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f15c end_addr=0x91ba2f15f
[notice]{DataBlock::Setup} allocate memory for value:0xda35faad size:0x4 Big endian:0x0 to memory:0x91ba2f160 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f160 mem-ID=0 size=4 element-size=4 type=Data data=adfa35da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f160 end_addr=0x91ba2f163
[notice]{DataBlock::Setup} allocate memory for value:0x65b209ee size:0x4 Big endian:0x0 to memory:0x91ba2f164 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f164 mem-ID=0 size=4 element-size=4 type=Data data=ee09b265
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f164 end_addr=0x91ba2f167
[notice]{DataBlock::Setup} allocate memory for value:0xab69f48 size:0x4 Big endian:0x0 to memory:0x91ba2f168 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f168 mem-ID=0 size=4 element-size=4 type=Data data=489fb60a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f168 end_addr=0x91ba2f16b
[notice]{DataBlock::Setup} allocate memory for value:0x4d89c040 size:0x4 Big endian:0x0 to memory:0x91ba2f16c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f16c mem-ID=0 size=4 element-size=4 type=Data data=40c0894d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f16c end_addr=0x91ba2f16f
[notice]{DataBlock::Setup} allocate memory for value:0x341b4094 size:0x4 Big endian:0x0 to memory:0x91ba2f170 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f170 mem-ID=0 size=4 element-size=4 type=Data data=94401b34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f170 end_addr=0x91ba2f173
[notice]{DataBlock::Setup} allocate memory for value:0x4e1522b6 size:0x4 Big endian:0x0 to memory:0x91ba2f174 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f174 mem-ID=0 size=4 element-size=4 type=Data data=b622154e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f174 end_addr=0x91ba2f177
[notice]{DataBlock::Setup} allocate memory for value:0x4729795c size:0x4 Big endian:0x0 to memory:0x91ba2f178 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f178 mem-ID=0 size=4 element-size=4 type=Data data=5c792947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f178 end_addr=0x91ba2f17b
[notice]{DataBlock::Setup} allocate memory for value:0xae79452f size:0x4 Big endian:0x0 to memory:0x91ba2f17c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000091ba2f17c mem-ID=0 size=4 element-size=4 type=Data data=2f4579ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x91ba2f17c end_addr=0x91ba2f17f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v4 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x91c value 0x91c
[info] opname=rd
[notice]Committing instruction "LUI x13, 2332" at 0x80011300=>[0]0x80011300 (0x91c6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011300 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c69100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011300 end_addr=0x80011303
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x91c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011304
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa2f value 0xa2f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1489" at 0x80011304=>[0]0x80011304 (0xa2f6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011304 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f6a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011304 end_addr=0x80011307
[notice]retire source stage: d, access: 0x2, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x91ba2f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011308
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011308=>[0]0x80011308 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011308 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011308 end_addr=0x8001130b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x91ba2f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001130c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x140 value 0x140
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 320" at 0x8001130c=>[0]0x8001130c (0x14068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001130c mem-ID=0 size=4 element-size=4 type=Instruction data=93860614
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001130c end_addr=0x8001130f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x91ba2f140, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011310
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x13" at 0x80011310=>[0]0x80011310 (0x2868207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011310 mem-ID=0 size=4 element-size=4 type=Instruction data=07828602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011310 end_addr=0x80011313
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011314
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0x46a192b4e59c7f28, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0xe9b31d8a801458c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xa8ca68602944a6bc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0xdda440b4fe08404c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_4 value 0x65b209eeda35faad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_5 value 0x4d89c0400ab69f48, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_6 value 0x4e1522b6341b4094, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_7 value 0xae79452f4729795c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x30db value 0x30db
[info] opname=rd
[notice]Committing instruction "LUI x17, 12507" at 0x80011314=>[0]0x80011314 (0x30db8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011314 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b80d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011314 end_addr=0x80011317
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x30db000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011318
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2a5 value 0x2a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 677" at 0x80011318=>[0]0x80011318 (0x2a58889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011318 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88582a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011318 end_addr=0x8001131b
[notice]retire source stage: 12, access: 0x1c, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x30db2a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001131c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x8001131c=>[0]0x8001131c (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001131c mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001131c end_addr=0x8001131f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x61b654a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011320
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x278 value 0x278
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 632" at 0x80011320=>[0]0x80011320 (0x27888893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011320 mem-ID=0 size=4 element-size=4 type=Instruction data=93888827
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011320 end_addr=0x80011323
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x61b654a278, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011324
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v25
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x629bf121a0=>part 1 PA [0]0x629bf121a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x629bf121a0=>part 1 PA [0]0x629bf121a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x629bf121a0=>part 1 PA [0]0x629bf121a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x629bf121a0=>part 1 PA [0]0x629bf121a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000629bf121a0 mem-ID=0 size=4 element-size=4 type=Data data=5b0c0d85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x629bf121a0 end_addr=0x629bf121a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61fcf6352c=>part 1 PA [0]0x61fcf6352c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61fcf6352c=>part 1 PA [0]0x61fcf6352c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61fcf6352c=>part 1 PA [0]0x61fcf6352c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61fcf6352c=>part 1 PA [0]0x61fcf6352c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061fcf6352c mem-ID=0 size=4 element-size=4 type=Data data=f1810934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61fcf6352c end_addr=0x61fcf6352f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625e55e804=>part 1 PA [0]0x625e55e804 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625e55e804=>part 1 PA [0]0x625e55e804 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625e55e804=>part 1 PA [0]0x625e55e804 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625e55e804=>part 1 PA [0]0x625e55e804 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000625e55e804 mem-ID=0 size=4 element-size=4 type=Data data=511dbf9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x625e55e804 end_addr=0x625e55e807
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61c4efd450=>part 1 PA [0]0x61c4efd450 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61c4efd450=>part 1 PA [0]0x61c4efd450 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61c4efd450=>part 1 PA [0]0x61c4efd450 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61c4efd450=>part 1 PA [0]0x61c4efd450 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061c4efd450 mem-ID=0 size=4 element-size=4 type=Data data=0f338813
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61c4efd450 end_addr=0x61c4efd453
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61df994934=>part 1 PA [0]0x61df994934 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61df994934=>part 1 PA [0]0x61df994934 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61df994934=>part 1 PA [0]0x61df994934 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x61df994934=>part 1 PA [0]0x61df994934 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000061df994934 mem-ID=0 size=4 element-size=4 type=Data data=49d0ee79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x61df994934 end_addr=0x61df994937
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625f1f0ad8=>part 1 PA [0]0x625f1f0ad8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625f1f0ad8=>part 1 PA [0]0x625f1f0ad8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625f1f0ad8=>part 1 PA [0]0x625f1f0ad8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x625f1f0ad8=>part 1 PA [0]0x625f1f0ad8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000625f1f0ad8 mem-ID=0 size=4 element-size=4 type=Data data=0bf0ddf4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x625f1f0ad8 end_addr=0x625f1f0adb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62b45ce2c4=>part 1 PA [0]0x62b45ce2c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62b45ce2c4=>part 1 PA [0]0x62b45ce2c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62b45ce2c4=>part 1 PA [0]0x62b45ce2c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62b45ce2c4=>part 1 PA [0]0x62b45ce2c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000062b45ce2c4 mem-ID=0 size=4 element-size=4 type=Data data=705e10cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62b45ce2c4 end_addr=0x62b45ce2c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6293f8e32c=>part 1 PA [0]0x6293f8e32c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6293f8e32c=>part 1 PA [0]0x6293f8e32c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6293f8e32c=>part 1 PA [0]0x6293f8e32c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6293f8e32c=>part 1 PA [0]0x6293f8e32c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006293f8e32c mem-ID=0 size=4 element-size=4 type=Data data=5ce98044
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6293f8e32c end_addr=0x6293f8e32f
[notice]Committing instruction "VSUXEI32.V v25, x17, v4, Vector result" at 0x80011324=>[0]0x80011324 (0x448eca7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011324 mem-ID=0 size=4 element-size=4 type=Instruction data=a7ec4804
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011324 end_addr=0x80011327
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_0 initial value 0x99d70806a0b71ab6
[SimApiHANDCAR::WriteRegister] v25_0 0x99d70806a0b71ab6/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_1 initial value 0xf3c3177d2a945a41
[SimApiHANDCAR::WriteRegister] v25_1 0xf3c3177d2a945a41/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_2 initial value 0x3bce2a7ccb526401
[SimApiHANDCAR::WriteRegister] v25_2 0x3bce2a7ccb526401/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_3 initial value 0x8ed701d842850361
[SimApiHANDCAR::WriteRegister] v25_3 0x8ed701d842850361/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_4 initial value 0xddb6fafe95d54284
[SimApiHANDCAR::WriteRegister] v25_4 0xddb6fafe95d54284/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_5 initial value 0x92b0979564ed23af
[SimApiHANDCAR::WriteRegister] v25_5 0x92b0979564ed23af/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_6 initial value 0x2ff4a38a7496f62
[SimApiHANDCAR::WriteRegister] v25_6 0x2ff4a38a7496f62/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v25_7 initial value 0xdf1ce1b4f784b255
[SimApiHANDCAR::WriteRegister] v25_7 0xdf1ce1b4f784b255/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011328
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x625e55e804
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x61c4efd450
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x61df994934
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6293f8e32c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5dd4b3e438 alignment 4 data size 4 base value 0x5dd4b3b864
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x489387ef80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2bd4 size:0x2 Big endian:0x0 to memory:0x489387ef80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef80 mem-ID=0 size=2 element-size=2 type=Data data=d42b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef80 end_addr=0x489387ef81
[notice]{DataBlock::Setup} allocate memory for value:0x18cc size:0x2 Big endian:0x0 to memory:0x489387ef82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef82 mem-ID=0 size=2 element-size=2 type=Data data=cc18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef82 end_addr=0x489387ef83
[notice]{DataBlock::Setup} allocate memory for value:0x24e8 size:0x2 Big endian:0x0 to memory:0x489387ef84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef84 mem-ID=0 size=2 element-size=2 type=Data data=e824
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef84 end_addr=0x489387ef85
[notice]{DataBlock::Setup} allocate memory for value:0x91ec size:0x2 Big endian:0x0 to memory:0x489387ef86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef86 mem-ID=0 size=2 element-size=2 type=Data data=ec91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef86 end_addr=0x489387ef87
[notice]{DataBlock::Setup} allocate memory for value:0xe614 size:0x2 Big endian:0x0 to memory:0x489387ef88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef88 mem-ID=0 size=2 element-size=2 type=Data data=14e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef88 end_addr=0x489387ef89
[notice]{DataBlock::Setup} allocate memory for value:0x56b0 size:0x2 Big endian:0x0 to memory:0x489387ef8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef8a mem-ID=0 size=2 element-size=2 type=Data data=b056
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef8a end_addr=0x489387ef8b
[notice]{DataBlock::Setup} allocate memory for value:0xea84 size:0x2 Big endian:0x0 to memory:0x489387ef8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef8c mem-ID=0 size=2 element-size=2 type=Data data=84ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef8c end_addr=0x489387ef8d
[notice]{DataBlock::Setup} allocate memory for value:0x2fa4 size:0x2 Big endian:0x0 to memory:0x489387ef8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef8e mem-ID=0 size=2 element-size=2 type=Data data=a42f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef8e end_addr=0x489387ef8f
[notice]{DataBlock::Setup} allocate memory for value:0xe4ba size:0x2 Big endian:0x0 to memory:0x489387ef90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef90 mem-ID=0 size=2 element-size=2 type=Data data=bae4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef90 end_addr=0x489387ef91
[notice]{DataBlock::Setup} allocate memory for value:0x9af9 size:0x2 Big endian:0x0 to memory:0x489387ef92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef92 mem-ID=0 size=2 element-size=2 type=Data data=f99a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef92 end_addr=0x489387ef93
[notice]{DataBlock::Setup} allocate memory for value:0xd4b4 size:0x2 Big endian:0x0 to memory:0x489387ef94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef94 mem-ID=0 size=2 element-size=2 type=Data data=b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef94 end_addr=0x489387ef95
[notice]{DataBlock::Setup} allocate memory for value:0x60f1 size:0x2 Big endian:0x0 to memory:0x489387ef96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef96 mem-ID=0 size=2 element-size=2 type=Data data=f160
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef96 end_addr=0x489387ef97
[notice]{DataBlock::Setup} allocate memory for value:0xd343 size:0x2 Big endian:0x0 to memory:0x489387ef98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef98 mem-ID=0 size=2 element-size=2 type=Data data=43d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef98 end_addr=0x489387ef99
[notice]{DataBlock::Setup} allocate memory for value:0x1031 size:0x2 Big endian:0x0 to memory:0x489387ef9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef9a mem-ID=0 size=2 element-size=2 type=Data data=3110
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef9a end_addr=0x489387ef9b
[notice]{DataBlock::Setup} allocate memory for value:0x22aa size:0x2 Big endian:0x0 to memory:0x489387ef9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef9c mem-ID=0 size=2 element-size=2 type=Data data=aa22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef9c end_addr=0x489387ef9d
[notice]{DataBlock::Setup} allocate memory for value:0xbbac size:0x2 Big endian:0x0 to memory:0x489387ef9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387ef9e mem-ID=0 size=2 element-size=2 type=Data data=acbb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387ef9e end_addr=0x489387ef9f
[notice]{DataBlock::Setup} allocate memory for value:0xc21f size:0x2 Big endian:0x0 to memory:0x489387efa0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efa0 mem-ID=0 size=2 element-size=2 type=Data data=1fc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efa0 end_addr=0x489387efa1
[notice]{DataBlock::Setup} allocate memory for value:0xb255 size:0x2 Big endian:0x0 to memory:0x489387efa2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efa2 mem-ID=0 size=2 element-size=2 type=Data data=55b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efa2 end_addr=0x489387efa3
[notice]{DataBlock::Setup} allocate memory for value:0x5f24 size:0x2 Big endian:0x0 to memory:0x489387efa4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efa4 mem-ID=0 size=2 element-size=2 type=Data data=245f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efa4 end_addr=0x489387efa5
[notice]{DataBlock::Setup} allocate memory for value:0xf4d5 size:0x2 Big endian:0x0 to memory:0x489387efa6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efa6 mem-ID=0 size=2 element-size=2 type=Data data=d5f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efa6 end_addr=0x489387efa7
[notice]{DataBlock::Setup} allocate memory for value:0x509f size:0x2 Big endian:0x0 to memory:0x489387efa8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efa8 mem-ID=0 size=2 element-size=2 type=Data data=9f50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efa8 end_addr=0x489387efa9
[notice]{DataBlock::Setup} allocate memory for value:0xe3da size:0x2 Big endian:0x0 to memory:0x489387efaa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efaa mem-ID=0 size=2 element-size=2 type=Data data=dae3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efaa end_addr=0x489387efab
[notice]{DataBlock::Setup} allocate memory for value:0xc10c size:0x2 Big endian:0x0 to memory:0x489387efac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efac mem-ID=0 size=2 element-size=2 type=Data data=0cc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efac end_addr=0x489387efad
[notice]{DataBlock::Setup} allocate memory for value:0x7a80 size:0x2 Big endian:0x0 to memory:0x489387efae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efae mem-ID=0 size=2 element-size=2 type=Data data=807a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efae end_addr=0x489387efaf
[notice]{DataBlock::Setup} allocate memory for value:0xb1b6 size:0x2 Big endian:0x0 to memory:0x489387efb0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efb0 mem-ID=0 size=2 element-size=2 type=Data data=b6b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efb0 end_addr=0x489387efb1
[notice]{DataBlock::Setup} allocate memory for value:0x98f4 size:0x2 Big endian:0x0 to memory:0x489387efb2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efb2 mem-ID=0 size=2 element-size=2 type=Data data=f498
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efb2 end_addr=0x489387efb3
[notice]{DataBlock::Setup} allocate memory for value:0xdc09 size:0x2 Big endian:0x0 to memory:0x489387efb4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efb4 mem-ID=0 size=2 element-size=2 type=Data data=09dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efb4 end_addr=0x489387efb5
[notice]{DataBlock::Setup} allocate memory for value:0xc86c size:0x2 Big endian:0x0 to memory:0x489387efb6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efb6 mem-ID=0 size=2 element-size=2 type=Data data=6cc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efb6 end_addr=0x489387efb7
[notice]{DataBlock::Setup} allocate memory for value:0x881a size:0x2 Big endian:0x0 to memory:0x489387efb8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efb8 mem-ID=0 size=2 element-size=2 type=Data data=1a88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efb8 end_addr=0x489387efb9
[notice]{DataBlock::Setup} allocate memory for value:0x7f9e size:0x2 Big endian:0x0 to memory:0x489387efba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efba mem-ID=0 size=2 element-size=2 type=Data data=9e7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efba end_addr=0x489387efbb
[notice]{DataBlock::Setup} allocate memory for value:0x113b size:0x2 Big endian:0x0 to memory:0x489387efbc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efbc mem-ID=0 size=2 element-size=2 type=Data data=3b11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efbc end_addr=0x489387efbd
[notice]{DataBlock::Setup} allocate memory for value:0x3646 size:0x2 Big endian:0x0 to memory:0x489387efbe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000489387efbe mem-ID=0 size=2 element-size=2 type=Data data=4636
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x489387efbe end_addr=0x489387efbf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x8 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4894 value 0x4894
[info] opname=rd
[notice]Committing instruction "LUI x28, 18580" at 0x80011328=>[0]0x80011328 (0x4894e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011328 mem-ID=0 size=4 element-size=4 type=Instruction data=374e8904
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011328 end_addr=0x8001132b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4894000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001132c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x87f value 0x87f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1921" at 0x8001132c=>[0]0x8001132c (0x87fe0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001132c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0efe87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001132c end_addr=0x8001132f
[notice]retire source stage: 17, access: 0x13, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x489387f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011330
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011330=>[0]0x80011330 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011330 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011330 end_addr=0x80011333
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x489387f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011334
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf80 value 0xf80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -128" at 0x80011334=>[0]0x80011334 (0xf80e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011334 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0ef8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011334 end_addr=0x80011337
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x489387ef80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011338
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v5
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x28" at 0x80011338=>[0]0x80011338 (0x28e0287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011338 mem-ID=0 size=4 element-size=4 type=Instruction data=87028e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011338 end_addr=0x8001133b
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_0 initial value 0x49f50bb8d0c61d16
[SimApiHANDCAR::WriteRegister] v5_0 0x49f50bb8d0c61d16/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_1 initial value 0x1929a5a41ab722e1
[SimApiHANDCAR::WriteRegister] v5_1 0x1929a5a41ab722e1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_2 initial value 0x0
[SimApiHANDCAR::WriteRegister] v5_2 0x0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_3 initial value 0x8cd6a098b37f7641
[SimApiHANDCAR::WriteRegister] v5_3 0x8cd6a098b37f7641/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_4 initial value 0x320d25e1c1d37430
[SimApiHANDCAR::WriteRegister] v5_4 0x320d25e1c1d37430/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_5 initial value 0xa3352ea874c8e9a1
[SimApiHANDCAR::WriteRegister] v5_5 0xa3352ea874c8e9a1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_6 initial value 0x37b686129fb5e8a4
[SimApiHANDCAR::WriteRegister] v5_6 0x37b686129fb5e8a4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v5_7 initial value 0xf614cb5a8e49a6d0
[SimApiHANDCAR::WriteRegister] v5_7 0xf614cb5a8e49a6d0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001133c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0x91ec24e818cc2bd4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0x2fa4ea8456b0e614, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0x60f1d4b49af9e4ba, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0xbbac22aa1031d343, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0xf4d55f24b255c21f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0x7a80c10ce3da509f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0xc86cdc0998f4b1b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0x3646113b7f9e881a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1775 value 0x1775
[info] opname=rd
[notice]Committing instruction "LUI x8, 6005" at 0x8001133c=>[0]0x8001133c (0x1775437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001133c mem-ID=0 size=4 element-size=4 type=Instruction data=37547701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001133c end_addr=0x8001133f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x1775000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011340
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2cf value 0x2cf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, 719" at 0x80011340=>[0]0x80011340 (0x2cf4041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011340 mem-ID=0 size=4 element-size=4 type=Instruction data=1b04f42c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011340 end_addr=0x80011343
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x17752cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011344
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xe" at 0x80011344=>[0]0x80011344 (0xe41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011344 mem-ID=0 size=4 element-size=4 type=Instruction data=1314e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011344 end_addr=0x80011347
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x5dd4b3c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011348
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x864 value 0x864
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1948" at 0x80011348=>[0]0x80011348 (0x86440413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011348 mem-ID=0 size=4 element-size=4 type=Instruction data=13044486
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011348 end_addr=0x8001134b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x5dd4b3b864, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001134c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v2
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e438=>part 1 PA [0]0x5dd4b3e438 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e438=>part 1 PA [0]0x5dd4b3e438 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e438=>part 1 PA [0]0x5dd4b3e438 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e438=>part 1 PA [0]0x5dd4b3e438 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b3e438 mem-ID=0 size=4 element-size=4 type=Data data=82a9d16c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b3e438 end_addr=0x5dd4b3e43b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3d130=>part 1 PA [0]0x5dd4b3d130 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3d130=>part 1 PA [0]0x5dd4b3d130 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3d130=>part 1 PA [0]0x5dd4b3d130 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3d130=>part 1 PA [0]0x5dd4b3d130 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b3d130 mem-ID=0 size=4 element-size=4 type=Data data=d7d8abc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b3d130 end_addr=0x5dd4b3d133
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3dd4c=>part 1 PA [0]0x5dd4b3dd4c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3dd4c=>part 1 PA [0]0x5dd4b3dd4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3dd4c=>part 1 PA [0]0x5dd4b3dd4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3dd4c=>part 1 PA [0]0x5dd4b3dd4c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b3dd4c mem-ID=0 size=4 element-size=4 type=Data data=4091a01e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b3dd4c end_addr=0x5dd4b3dd4f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b44a50=>part 1 PA [0]0x5dd4b44a50 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b44a50=>part 1 PA [0]0x5dd4b44a50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b44a50=>part 1 PA [0]0x5dd4b44a50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b44a50=>part 1 PA [0]0x5dd4b44a50 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b44a50 mem-ID=0 size=4 element-size=4 type=Data data=1276dfc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b44a50 end_addr=0x5dd4b44a53
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b49e78=>part 1 PA [0]0x5dd4b49e78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b49e78=>part 1 PA [0]0x5dd4b49e78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b49e78=>part 1 PA [0]0x5dd4b49e78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b49e78=>part 1 PA [0]0x5dd4b49e78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b49e78 mem-ID=0 size=4 element-size=4 type=Data data=496ac826
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b49e78 end_addr=0x5dd4b49e7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b40f14=>part 1 PA [0]0x5dd4b40f14 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b40f14=>part 1 PA [0]0x5dd4b40f14 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b40f14=>part 1 PA [0]0x5dd4b40f14 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b40f14=>part 1 PA [0]0x5dd4b40f14 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b40f14 mem-ID=0 size=4 element-size=4 type=Data data=1f693639
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b40f14 end_addr=0x5dd4b40f17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b4a2e8=>part 1 PA [0]0x5dd4b4a2e8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b4a2e8=>part 1 PA [0]0x5dd4b4a2e8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b4a2e8=>part 1 PA [0]0x5dd4b4a2e8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b4a2e8=>part 1 PA [0]0x5dd4b4a2e8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b4a2e8 mem-ID=0 size=4 element-size=4 type=Data data=1c938d28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b4a2e8 end_addr=0x5dd4b4a2eb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e808=>part 1 PA [0]0x5dd4b3e808 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e808=>part 1 PA [0]0x5dd4b3e808 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e808=>part 1 PA [0]0x5dd4b3e808 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dd4b3e808=>part 1 PA [0]0x5dd4b3e808 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dd4b3e808 mem-ID=0 size=4 element-size=4 type=Data data=02146309
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dd4b3e808 end_addr=0x5dd4b3e80b
[notice]Committing instruction "VSOXEI16.V v2, x8, v5, Unmasked" at 0x8001134c=>[0]0x8001134c (0xe545127) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001134c mem-ID=0 size=4 element-size=4 type=Instruction data=2751540e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001134c end_addr=0x8001134f
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_0 initial value 0x9e86fec9dd334ba1
[SimApiHANDCAR::WriteRegister] v2_0 0x9e86fec9dd334ba1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_1 initial value 0xa14c230cbfe8e35f
[SimApiHANDCAR::WriteRegister] v2_1 0xa14c230cbfe8e35f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_2 initial value 0x648142adda0f2567
[SimApiHANDCAR::WriteRegister] v2_2 0x648142adda0f2567/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_3 initial value 0xc31fba8411166a4
[SimApiHANDCAR::WriteRegister] v2_3 0xc31fba8411166a4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_4 initial value 0x63dfb78ce923efb8
[SimApiHANDCAR::WriteRegister] v2_4 0x63dfb78ce923efb8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_5 initial value 0xb06df3f5b27b484d
[SimApiHANDCAR::WriteRegister] v2_5 0xb06df3f5b27b484d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_6 initial value 0x20bdae3db102e8d1
[SimApiHANDCAR::WriteRegister] v2_6 0x20bdae3db102e8d1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v2_7 initial value 0xbe1b0eb628dbb002
[SimApiHANDCAR::WriteRegister] v2_7 0xbe1b0eb628dbb002/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011350
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b3e438
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b3d130
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b3dd4c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b44a50
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b49e78
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b40f14
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b4a2e8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5dd4b3e808
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x8 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VLUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x786cf97330
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x786d value 0x786d
[info] opname=rd
[notice]Committing instruction "LUI x28, 30829" at 0x80011350=>[0]0x80011350 (0x786de37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011350 mem-ID=0 size=4 element-size=4 type=Instruction data=37de8607
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011350 end_addr=0x80011353
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x786d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011354
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf97 value 0xf97
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -105" at 0x80011354=>[0]0x80011354 (0xf97e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011354 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e7ef9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011354 end_addr=0x80011357
[notice]retire source stage: 1, access: 0xc, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x786cf97, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011358
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011358=>[0]0x80011358 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011358 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011358 end_addr=0x8001135b
[notice]retire source stage: 2, access: 0xe, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x786cf97000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001135c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x330 value 0x330
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 816" at 0x8001135c=>[0]0x8001135c (0x330e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001135c mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001135c end_addr=0x8001135f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x786cf97330, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011360
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x4dde37bb64
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xbb7
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x48adec4080 alignment 8 data size 8 base value 0x48adec44c9
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x122b value 0x122b
[info] opname=rd
[notice]Committing instruction "LUI x28, 4651" at 0x80011360=>[0]0x80011360 (0x122be37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011360 mem-ID=0 size=4 element-size=4 type=Instruction data=37be2201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011360 end_addr=0x80011363
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x122b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011364
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7b1 value 0x7b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1969" at 0x80011364=>[0]0x80011364 (0x7b1e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011364 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e1e7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011364 end_addr=0x80011367
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x122b7b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011368
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xe" at 0x80011368=>[0]0x80011368 (0xee1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011368 mem-ID=0 size=4 element-size=4 type=Instruction data=131eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011368 end_addr=0x8001136b
[notice]retire source stage: 6, access: 0xf, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x48adec4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001136c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c9 value 0x4c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1225" at 0x8001136c=>[0]0x8001136c (0x4c9e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001136c mem-ID=0 size=4 element-size=4 type=Instruction data=130e9e4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001136c end_addr=0x8001136f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x48adec44c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011370
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48adec4080=>part 1 PA [0]0x48adec4080 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48adec4080=>part 1 PA [0]0x48adec4080 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48adec4080=>part 1 PA [0]0x48adec4080 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x48adec4080=>part 1 PA [0]0x48adec4080 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048adec4080 mem-ID=0 size=8 element-size=8 type=Data data=64bb37de4d000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48adec4080 end_addr=0x48adec4087
[notice]Committing instruction "LD x12, x28, -1097" at 0x80011370=>[0]0x80011370 (0xbb7e3603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011370 mem-ID=0 size=4 element-size=4 type=Instruction data=03367ebb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011370 end_addr=0x80011373
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x4dde37bb64, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011374
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x31d9335a00
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x473
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x426ff020f0 alignment 8 data size 8 base value 0x426ff01c7d
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2138 value 0x2138
[info] opname=rd
[notice]Committing instruction "LUI x28, 8504" at 0x80011374=>[0]0x80011374 (0x2138e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011374 mem-ID=0 size=4 element-size=4 type=Instruction data=378e1302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011374 end_addr=0x80011377
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2138000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011378
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf81 value 0xf81
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -127" at 0x80011378=>[0]0x80011378 (0xf81e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011378 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e1ef8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011378 end_addr=0x8001137b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2137f81, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001137c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xd" at 0x8001137c=>[0]0x8001137c (0xde1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001137c mem-ID=0 size=4 element-size=4 type=Instruction data=131ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001137c end_addr=0x8001137f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x426ff02000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011380
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc7d value 0xc7d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -899" at 0x80011380=>[0]0x80011380 (0xc7de0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011380 mem-ID=0 size=4 element-size=4 type=Instruction data=130edec7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011380 end_addr=0x80011383
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x426ff01c7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011384
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x426ff020f0=>part 1 PA [0]0x426ff020f0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x426ff020f0=>part 1 PA [0]0x426ff020f0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x426ff020f0=>part 1 PA [0]0x426ff020f0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x426ff020f0=>part 1 PA [0]0x426ff020f0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000426ff020f0 mem-ID=0 size=8 element-size=8 type=Data data=005a33d931000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x426ff020f0 end_addr=0x426ff020f7
[notice]Committing instruction "LD x14, x28, 1139" at 0x80011384=>[0]0x80011384 (0x473e3703) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011384 mem-ID=0 size=4 element-size=4 type=Instruction data=03373e47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011384 end_addr=0x80011387
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x31d9335a00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011388
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x7427705890
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x3c6
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x6ee04cb698 alignment 8 data size 8 base value 0x6ee04cb2d2
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6ee0 value 0x6ee0
[info] opname=rd
[notice]Committing instruction "LUI x28, 28384" at 0x80011388=>[0]0x80011388 (0x6ee0e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011388 mem-ID=0 size=4 element-size=4 type=Instruction data=370eee06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011388 end_addr=0x8001138b
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x6ee0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001138c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4cb value 0x4cb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1227" at 0x8001138c=>[0]0x8001138c (0x4cbe0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001138c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ebe4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001138c end_addr=0x8001138f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x6ee04cb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011390
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011390=>[0]0x80011390 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011390 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011390 end_addr=0x80011393
[notice]retire source stage: 10, access: 0xd, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x6ee04cb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011394
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2d2 value 0x2d2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 722" at 0x80011394=>[0]0x80011394 (0x2d2e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011394 mem-ID=0 size=4 element-size=4 type=Instruction data=130e2e2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011394 end_addr=0x80011397
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x6ee04cb2d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011398
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee04cb698=>part 1 PA [0]0x6ee04cb698 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee04cb698=>part 1 PA [0]0x6ee04cb698 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee04cb698=>part 1 PA [0]0x6ee04cb698 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ee04cb698=>part 1 PA [0]0x6ee04cb698 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ee04cb698 mem-ID=0 size=8 element-size=8 type=Data data=9058702774000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ee04cb698 end_addr=0x6ee04cb69f
[notice]Committing instruction "LD x19, x28, 966" at 0x80011398=>[0]0x80011398 (0x3c6e3983) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011398 mem-ID=0 size=4 element-size=4 type=Instruction data=83396e3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011398 end_addr=0x8001139b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x7427705890, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001139c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x4d0b78df40
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x38e
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x53905ae870 alignment 8 data size 8 base value 0x53905ae4e2
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x29c8 value 0x29c8
[info] opname=rd
[notice]Committing instruction "LUI x28, 10696" at 0x8001139c=>[0]0x8001139c (0x29c8e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001139c mem-ID=0 size=4 element-size=4 type=Instruction data=378e9c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001139c end_addr=0x8001139f
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x29c8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2d7 value 0x2d7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 727" at 0x800113a0=>[0]0x800113a0 (0x2d7e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e7e2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a0 end_addr=0x800113a3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x29c82d7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xd" at 0x800113a4=>[0]0x800113a4 (0xde1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a4 mem-ID=0 size=4 element-size=4 type=Instruction data=131ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a4 end_addr=0x800113a7
[notice]retire source stage: 15, access: 0x11, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x53905ae000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4e2 value 0x4e2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1250" at 0x800113a8=>[0]0x800113a8 (0x4e2e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113a8 mem-ID=0 size=4 element-size=4 type=Instruction data=130e2e4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113a8 end_addr=0x800113ab
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x53905ae4e2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113ac
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53905ae870=>part 1 PA [0]0x53905ae870 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53905ae870=>part 1 PA [0]0x53905ae870 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53905ae870=>part 1 PA [0]0x53905ae870 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53905ae870=>part 1 PA [0]0x53905ae870 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053905ae870 mem-ID=0 size=8 element-size=8 type=Data data=40df780b4d000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53905ae870 end_addr=0x53905ae877
[notice]Committing instruction "LD x1, x28, 910" at 0x800113ac=>[0]0x800113ac (0x38ee3083) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113ac mem-ID=0 size=4 element-size=4 type=Instruction data=8330ee38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113ac end_addr=0x800113af
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x4d0b78df40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x1383b06090
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x73f
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5604ef9db8 alignment 8 data size 8 base value 0x5604ef9679
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5605 value 0x5605
[info] opname=rd
[notice]Committing instruction "LUI x28, 22021" at 0x800113b0=>[0]0x800113b0 (0x5605e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b0 mem-ID=0 size=4 element-size=4 type=Instruction data=375e6005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b0 end_addr=0x800113b3
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x5605000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xef9 value 0xef9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -263" at 0x800113b4=>[0]0x800113b4 (0xef9e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e9eef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b4 end_addr=0x800113b7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x5604ef9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x800113b8=>[0]0x800113b8 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113b8 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113b8 end_addr=0x800113bb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x5604ef9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x679 value 0x679
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1657" at 0x800113bc=>[0]0x800113bc (0x679e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113bc mem-ID=0 size=4 element-size=4 type=Instruction data=130e9e67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113bc end_addr=0x800113bf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x5604ef9679, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5604ef9db8=>part 1 PA [0]0x5604ef9db8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5604ef9db8=>part 1 PA [0]0x5604ef9db8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5604ef9db8=>part 1 PA [0]0x5604ef9db8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5604ef9db8=>part 1 PA [0]0x5604ef9db8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005604ef9db8 mem-ID=0 size=8 element-size=8 type=Data data=9060b08313000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5604ef9db8 end_addr=0x5604ef9dbf
[notice]Committing instruction "LD x10, x28, 1855" at 0x800113c0=>[0]0x800113c0 (0x73fe3503) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c0 mem-ID=0 size=4 element-size=4 type=Instruction data=0335fe73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c0 end_addr=0x800113c3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x1383b06090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x4af914e300
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xe0a
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x2fe18a1390 alignment 8 data size 8 base value 0x2fe18a1586
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2fe2 value 0x2fe2
[info] opname=rd
[notice]Committing instruction "LUI x28, 12258" at 0x800113c4=>[0]0x800113c4 (0x2fe2e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c4 mem-ID=0 size=4 element-size=4 type=Instruction data=372efe02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c4 end_addr=0x800113c7
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2fe2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8a1 value 0x8a1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1887" at 0x800113c8=>[0]0x800113c8 (0x8a1e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e1e8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113c8 end_addr=0x800113cb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2fe18a1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x800113cc=>[0]0x800113cc (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113cc mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113cc end_addr=0x800113cf
[notice]retire source stage: 1f, access: 0x8, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2fe18a1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x586 value 0x586
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1414" at 0x800113d0=>[0]0x800113d0 (0x586e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d0 mem-ID=0 size=4 element-size=4 type=Instruction data=130e6e58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d0 end_addr=0x800113d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2fe18a1586, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fe18a1390=>part 1 PA [0]0x2fe18a1390 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fe18a1390=>part 1 PA [0]0x2fe18a1390 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fe18a1390=>part 1 PA [0]0x2fe18a1390 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2fe18a1390=>part 1 PA [0]0x2fe18a1390 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002fe18a1390 mem-ID=0 size=8 element-size=8 type=Data data=00e314f94a000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2fe18a1390 end_addr=0x2fe18a1397
[notice]Committing instruction "LD x8, x28, -502" at 0x800113d4=>[0]0x800113d4 (0xe0ae3403) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d4 mem-ID=0 size=4 element-size=4 type=Instruction data=0334aee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d4 end_addr=0x800113d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x4af914e300, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113d8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x636b620010
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xb76
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x692ab89928 alignment 8 data size 8 base value 0x692ab89db2
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3495 value 0x3495
[info] opname=rd
[notice]Committing instruction "LUI x28, 13461" at 0x800113d8=>[0]0x800113d8 (0x3495e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113d8 mem-ID=0 size=4 element-size=4 type=Instruction data=375e4903
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113d8 end_addr=0x800113db
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3495000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5c5 value 0x5c5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1477" at 0x800113dc=>[0]0x800113dc (0x5c5e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113dc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5e5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113dc end_addr=0x800113df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x34955c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xd" at 0x800113e0=>[0]0x800113e0 (0xde1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ede00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e0 end_addr=0x800113e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x692ab8a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdb2 value 0xdb2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -590" at 0x800113e4=>[0]0x800113e4 (0xdb2e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e4 mem-ID=0 size=4 element-size=4 type=Instruction data=130e2edb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e4 end_addr=0x800113e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x692ab89db2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113e8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692ab89928=>part 1 PA [0]0x692ab89928 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692ab89928=>part 1 PA [0]0x692ab89928 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692ab89928=>part 1 PA [0]0x692ab89928 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x692ab89928=>part 1 PA [0]0x692ab89928 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000692ab89928 mem-ID=0 size=8 element-size=8 type=Data data=1000626b63000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x692ab89928 end_addr=0x692ab8992f
[notice]Committing instruction "LD x22, x28, -1162" at 0x800113e8=>[0]0x800113e8 (0xb76e3b03) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113e8 mem-ID=0 size=4 element-size=4 type=Instruction data=033b6eb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113e8 end_addr=0x800113eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x636b620010, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113ec
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x28 attrs Write is reserved? 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x24031f2788 alignment 4 data size 4 base value 0x24031f2769
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x75d4fc1040 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x75d4fc1040 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1040 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1040 end_addr=0x75d4fc1040
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x75d4fc1041 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1041 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1041 end_addr=0x75d4fc1041
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x75d4fc1042 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1042 mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1042 end_addr=0x75d4fc1042
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x75d4fc1043 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1043 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1043 end_addr=0x75d4fc1043
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x75d4fc1044 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1044 mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1044 end_addr=0x75d4fc1044
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x75d4fc1045 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1045 mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1045 end_addr=0x75d4fc1045
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x75d4fc1046 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1046 mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1046 end_addr=0x75d4fc1046
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x75d4fc1047 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1047 mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1047 end_addr=0x75d4fc1047
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x75d4fc1048 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1048 mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1048 end_addr=0x75d4fc1048
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x75d4fc1049 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1049 mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1049 end_addr=0x75d4fc1049
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x75d4fc104a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104a mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104a end_addr=0x75d4fc104a
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x75d4fc104b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104b mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104b end_addr=0x75d4fc104b
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x75d4fc104c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104c mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104c end_addr=0x75d4fc104c
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x75d4fc104d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104d mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104d end_addr=0x75d4fc104d
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x75d4fc104e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104e mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104e end_addr=0x75d4fc104e
[notice]{DataBlock::Setup} allocate memory for value:0x32 size:0x1 Big endian:0x0 to memory:0x75d4fc104f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc104f mem-ID=0 size=1 element-size=1 type=Data data=32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc104f end_addr=0x75d4fc104f
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x75d4fc1050 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1050 mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1050 end_addr=0x75d4fc1050
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x75d4fc1051 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1051 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1051 end_addr=0x75d4fc1051
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x75d4fc1052 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1052 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1052 end_addr=0x75d4fc1052
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x75d4fc1053 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1053 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1053 end_addr=0x75d4fc1053
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x75d4fc1054 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1054 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1054 end_addr=0x75d4fc1054
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x75d4fc1055 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1055 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1055 end_addr=0x75d4fc1055
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x75d4fc1056 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1056 mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1056 end_addr=0x75d4fc1056
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x75d4fc1057 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1057 mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1057 end_addr=0x75d4fc1057
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x75d4fc1058 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1058 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1058 end_addr=0x75d4fc1058
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x75d4fc1059 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1059 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1059 end_addr=0x75d4fc1059
[notice]{DataBlock::Setup} allocate memory for value:0x25 size:0x1 Big endian:0x0 to memory:0x75d4fc105a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105a mem-ID=0 size=1 element-size=1 type=Data data=25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105a end_addr=0x75d4fc105a
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x75d4fc105b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105b mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105b end_addr=0x75d4fc105b
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x75d4fc105c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105c mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105c end_addr=0x75d4fc105c
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x75d4fc105d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105d mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105d end_addr=0x75d4fc105d
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x75d4fc105e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105e mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105e end_addr=0x75d4fc105e
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x75d4fc105f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc105f mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc105f end_addr=0x75d4fc105f
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x75d4fc1060 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1060 mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1060 end_addr=0x75d4fc1060
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x75d4fc1061 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1061 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1061 end_addr=0x75d4fc1061
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x75d4fc1062 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1062 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1062 end_addr=0x75d4fc1062
[notice]{DataBlock::Setup} allocate memory for value:0xe5 size:0x1 Big endian:0x0 to memory:0x75d4fc1063 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1063 mem-ID=0 size=1 element-size=1 type=Data data=e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1063 end_addr=0x75d4fc1063
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x75d4fc1064 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1064 mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1064 end_addr=0x75d4fc1064
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x75d4fc1065 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1065 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1065 end_addr=0x75d4fc1065
[notice]{DataBlock::Setup} allocate memory for value:0x7d size:0x1 Big endian:0x0 to memory:0x75d4fc1066 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1066 mem-ID=0 size=1 element-size=1 type=Data data=7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1066 end_addr=0x75d4fc1066
[notice]{DataBlock::Setup} allocate memory for value:0x19 size:0x1 Big endian:0x0 to memory:0x75d4fc1067 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1067 mem-ID=0 size=1 element-size=1 type=Data data=19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1067 end_addr=0x75d4fc1067
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x75d4fc1068 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1068 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1068 end_addr=0x75d4fc1068
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x75d4fc1069 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1069 mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1069 end_addr=0x75d4fc1069
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x75d4fc106a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106a mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106a end_addr=0x75d4fc106a
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x75d4fc106b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106b mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106b end_addr=0x75d4fc106b
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x75d4fc106c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106c mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106c end_addr=0x75d4fc106c
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x75d4fc106d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106d mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106d end_addr=0x75d4fc106d
[notice]{DataBlock::Setup} allocate memory for value:0x23 size:0x1 Big endian:0x0 to memory:0x75d4fc106e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106e mem-ID=0 size=1 element-size=1 type=Data data=23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106e end_addr=0x75d4fc106e
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x75d4fc106f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc106f mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc106f end_addr=0x75d4fc106f
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x75d4fc1070 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1070 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1070 end_addr=0x75d4fc1070
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x75d4fc1071 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1071 mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1071 end_addr=0x75d4fc1071
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x75d4fc1072 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1072 mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1072 end_addr=0x75d4fc1072
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x75d4fc1073 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1073 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1073 end_addr=0x75d4fc1073
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x75d4fc1074 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1074 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1074 end_addr=0x75d4fc1074
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x75d4fc1075 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1075 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1075 end_addr=0x75d4fc1075
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x75d4fc1076 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1076 mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1076 end_addr=0x75d4fc1076
[notice]{DataBlock::Setup} allocate memory for value:0x6d size:0x1 Big endian:0x0 to memory:0x75d4fc1077 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1077 mem-ID=0 size=1 element-size=1 type=Data data=6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1077 end_addr=0x75d4fc1077
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x75d4fc1078 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1078 mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1078 end_addr=0x75d4fc1078
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x75d4fc1079 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc1079 mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc1079 end_addr=0x75d4fc1079
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x75d4fc107a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107a mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107a end_addr=0x75d4fc107a
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x75d4fc107b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107b mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107b end_addr=0x75d4fc107b
[notice]{DataBlock::Setup} allocate memory for value:0xb0 size:0x1 Big endian:0x0 to memory:0x75d4fc107c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107c mem-ID=0 size=1 element-size=1 type=Data data=b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107c end_addr=0x75d4fc107c
[notice]{DataBlock::Setup} allocate memory for value:0xf size:0x1 Big endian:0x0 to memory:0x75d4fc107d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107d mem-ID=0 size=1 element-size=1 type=Data data=0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107d end_addr=0x75d4fc107d
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x75d4fc107e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107e mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107e end_addr=0x75d4fc107e
[notice]{DataBlock::Setup} allocate memory for value:0x46 size:0x1 Big endian:0x0 to memory:0x75d4fc107f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d4fc107f mem-ID=0 size=1 element-size=1 type=Data data=46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d4fc107f end_addr=0x75d4fc107f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x75d5 value 0x75d5
[info] opname=rd
[notice]Committing instruction "LUI x13, 30165" at 0x800113ec=>[0]0x800113ec (0x75d56b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113ec mem-ID=0 size=4 element-size=4 type=Instruction data=b7565d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113ec end_addr=0x800113ef
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x75d5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc1 value 0xfc1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -63" at 0x800113f0=>[0]0x800113f0 (0xfc16869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8616fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f0 end_addr=0x800113f3
[notice]retire dest stage: 8, access: 0xc, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x75d4fc1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800113f4=>[0]0x800113f4 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f4 end_addr=0x800113f7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x75d4fc1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40 value 0x40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 64" at 0x800113f8=>[0]0x800113f8 (0x4068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93860604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113f8 end_addr=0x800113fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x75d4fc1040, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800113fc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x13" at 0x800113fc=>[0]0x800113fc (0x2868e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800113fc mem-ID=0 size=4 element-size=4 type=Instruction data=878e8602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800113fc end_addr=0x800113ff
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011400
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0xbf9733078bff6f1f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x32a591278b5564ee, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0x63080eb1f298f18d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0xcba27a5099254e14, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0x197db1cfe50cfc72, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0xe42344ebe1f9107c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0x6daf6bceb1b254b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0x46dc0fb0e22c0a87, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1202 value 0x1202
[info] opname=rd
[notice]Committing instruction "LUI x4, 4610" at 0x80011400=>[0]0x80011400 (0x1202237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011400 mem-ID=0 size=4 element-size=4 type=Instruction data=37222001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011400 end_addr=0x80011403
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1202000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011404
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f9 value 0x8f9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1799" at 0x80011404=>[0]0x80011404 (0x8f92021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011404 mem-ID=0 size=4 element-size=4 type=Instruction data=1b02928f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011404 end_addr=0x80011407
[notice]retire dest stage: d, access: 0xe, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x12018f9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011408
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x80011408=>[0]0x80011408 (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011408 mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011408 end_addr=0x8001140b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x24031f2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001140c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x769 value 0x769
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1897" at 0x8001140c=>[0]0x8001140c (0x76920213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001140c mem-ID=0 size=4 element-size=4 type=Instruction data=13029276
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001140c end_addr=0x8001140f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x24031f2769, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011410
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2788=>part 1 PA [0]0x24031f2788 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2788=>part 1 PA [0]0x24031f2788 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2788=>part 1 PA [0]0x24031f2788 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xca639474
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2788=>part 1 PA [0]0x24031f2788 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f2788 mem-ID=0 size=4 element-size=4 type=Data data=749463ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f2788 end_addr=0x24031f278b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27d8=>part 1 PA [0]0x24031f27d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27d8=>part 1 PA [0]0x24031f27d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27d8=>part 1 PA [0]0x24031f27d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdea4f07c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27d8=>part 1 PA [0]0x24031f27d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f27d8 mem-ID=0 size=4 element-size=4 type=Data data=7cf0a4de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f27d8 end_addr=0x24031f27db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2868=>part 1 PA [0]0x24031f2868 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2868=>part 1 PA [0]0x24031f2868 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2868=>part 1 PA [0]0x24031f2868 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3525e384
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2868=>part 1 PA [0]0x24031f2868 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f2868 mem-ID=0 size=4 element-size=4 type=Data data=84e32535
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f2868 end_addr=0x24031f286b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27f4=>part 1 PA [0]0x24031f27f4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27f4=>part 1 PA [0]0x24031f27f4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27f4=>part 1 PA [0]0x24031f27f4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb28b6c28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f27f4=>part 1 PA [0]0x24031f27f4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f27f4 mem-ID=0 size=4 element-size=4 type=Data data=286c8bb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f27f4 end_addr=0x24031f27f7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2770=>part 1 PA [0]0x24031f2770 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2770=>part 1 PA [0]0x24031f2770 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2770=>part 1 PA [0]0x24031f2770 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x62382f10
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2770=>part 1 PA [0]0x24031f2770 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f2770 mem-ID=0 size=4 element-size=4 type=Data data=102f3862
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f2770 end_addr=0x24031f2773
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f279c=>part 1 PA [0]0x24031f279c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f279c=>part 1 PA [0]0x24031f279c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f279c=>part 1 PA [0]0x24031f279c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfaf6b2fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f279c=>part 1 PA [0]0x24031f279c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f279c mem-ID=0 size=4 element-size=4 type=Data data=fcb2f6fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f279c end_addr=0x24031f279f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2800=>part 1 PA [0]0x24031f2800 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2800=>part 1 PA [0]0x24031f2800 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2800=>part 1 PA [0]0x24031f2800 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x20e6ded0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2800=>part 1 PA [0]0x24031f2800 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f2800 mem-ID=0 size=4 element-size=4 type=Data data=d0dee620
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f2800 end_addr=0x24031f2803
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2828=>part 1 PA [0]0x24031f2828 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2828=>part 1 PA [0]0x24031f2828 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2828=>part 1 PA [0]0x24031f2828 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x63af57b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x24031f2828=>part 1 PA [0]0x24031f2828 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024031f2828 mem-ID=0 size=4 element-size=4 type=Data data=b057af63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24031f2828 end_addr=0x24031f282b
[notice]Committing instruction "VLUXEI8.V v27, x4, v29, Unmasked" at 0x80011410=>[0]0x80011410 (0x7d20d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011410 mem-ID=0 size=4 element-size=4 type=Instruction data=870dd207
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011410 end_addr=0x80011413
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011414
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0xdea4f07cca639474, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0xb28b6c283525e384, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0xfaf6b2fc62382f10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x63af57b020e6ded0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x5aaf31dc04 alignment 4 data size 4 base value 0x5a2d3e4b94
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4a97159100 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x81f39070 size:0x4 Big endian:0x0 to memory:0x4a97159100 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159100 mem-ID=0 size=4 element-size=4 type=Data data=7090f381
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159100 end_addr=0x4a97159103
[notice]{DataBlock::Setup} allocate memory for value:0x64dc844 size:0x4 Big endian:0x0 to memory:0x4a97159104 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159104 mem-ID=0 size=4 element-size=4 type=Data data=44c84d06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159104 end_addr=0x4a97159107
[notice]{DataBlock::Setup} allocate memory for value:0x31b90480 size:0x4 Big endian:0x0 to memory:0x4a97159108 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159108 mem-ID=0 size=4 element-size=4 type=Data data=8004b931
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159108 end_addr=0x4a9715910b
[notice]{DataBlock::Setup} allocate memory for value:0xd75a9310 size:0x4 Big endian:0x0 to memory:0x4a9715910c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a9715910c mem-ID=0 size=4 element-size=4 type=Data data=10935ad7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a9715910c end_addr=0x4a9715910f
[notice]{DataBlock::Setup} allocate memory for value:0x2ff40734 size:0x4 Big endian:0x0 to memory:0x4a97159110 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159110 mem-ID=0 size=4 element-size=4 type=Data data=3407f42f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159110 end_addr=0x4a97159113
[notice]{DataBlock::Setup} allocate memory for value:0xa251a59c size:0x4 Big endian:0x0 to memory:0x4a97159114 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159114 mem-ID=0 size=4 element-size=4 type=Data data=9ca551a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159114 end_addr=0x4a97159117
[notice]{DataBlock::Setup} allocate memory for value:0x9a894d9c size:0x4 Big endian:0x0 to memory:0x4a97159118 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159118 mem-ID=0 size=4 element-size=4 type=Data data=9c4d899a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159118 end_addr=0x4a9715911b
[notice]{DataBlock::Setup} allocate memory for value:0x3a31be84 size:0x4 Big endian:0x0 to memory:0x4a9715911c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a9715911c mem-ID=0 size=4 element-size=4 type=Data data=84be313a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a9715911c end_addr=0x4a9715911f
[notice]{DataBlock::Setup} allocate memory for value:0xcc876a5 size:0x4 Big endian:0x0 to memory:0x4a97159120 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159120 mem-ID=0 size=4 element-size=4 type=Data data=a576c80c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159120 end_addr=0x4a97159123
[notice]{DataBlock::Setup} allocate memory for value:0x2bf07474 size:0x4 Big endian:0x0 to memory:0x4a97159124 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159124 mem-ID=0 size=4 element-size=4 type=Data data=7474f02b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159124 end_addr=0x4a97159127
[notice]{DataBlock::Setup} allocate memory for value:0x7ba45ac8 size:0x4 Big endian:0x0 to memory:0x4a97159128 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159128 mem-ID=0 size=4 element-size=4 type=Data data=c85aa47b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159128 end_addr=0x4a9715912b
[notice]{DataBlock::Setup} allocate memory for value:0xc301756a size:0x4 Big endian:0x0 to memory:0x4a9715912c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a9715912c mem-ID=0 size=4 element-size=4 type=Data data=6a7501c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a9715912c end_addr=0x4a9715912f
[notice]{DataBlock::Setup} allocate memory for value:0x14d7314f size:0x4 Big endian:0x0 to memory:0x4a97159130 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159130 mem-ID=0 size=4 element-size=4 type=Data data=4f31d714
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159130 end_addr=0x4a97159133
[notice]{DataBlock::Setup} allocate memory for value:0x97c183d0 size:0x4 Big endian:0x0 to memory:0x4a97159134 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159134 mem-ID=0 size=4 element-size=4 type=Data data=d083c197
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159134 end_addr=0x4a97159137
[notice]{DataBlock::Setup} allocate memory for value:0xbb375bfa size:0x4 Big endian:0x0 to memory:0x4a97159138 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a97159138 mem-ID=0 size=4 element-size=4 type=Data data=fa5b37bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a97159138 end_addr=0x4a9715913b
[notice]{DataBlock::Setup} allocate memory for value:0x34b2bd89 size:0x4 Big endian:0x0 to memory:0x4a9715913c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004a9715913c mem-ID=0 size=4 element-size=4 type=Data data=89bdb234
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4a9715913c end_addr=0x4a9715913f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v31 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x25 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4a97 value 0x4a97
[info] opname=rd
[notice]Committing instruction "LUI x28, 19095" at 0x80011414=>[0]0x80011414 (0x4a97e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011414 mem-ID=0 size=4 element-size=4 type=Instruction data=377ea904
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011414 end_addr=0x80011417
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4a97000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011418
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x159 value 0x159
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 345" at 0x80011418=>[0]0x80011418 (0x159e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011418 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e9e15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011418 end_addr=0x8001141b
[notice]retire dest stage: 12, access: 0x13, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4a97159, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001141c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x8001141c=>[0]0x8001141c (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001141c mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001141c end_addr=0x8001141f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4a97159000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011420
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 256" at 0x80011420=>[0]0x80011420 (0x100e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011420 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011420 end_addr=0x80011423
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4a97159100, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011424
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v31
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x28" at 0x80011424=>[0]0x80011424 (0x28e0f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011424 mem-ID=0 size=4 element-size=4 type=Instruction data=870f8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011424 end_addr=0x80011427
[info]current source entropy:3, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_0 initial value 0x92ff5e5d2ba2dead
[SimApiHANDCAR::WriteRegister] v31_0 0x92ff5e5d2ba2dead/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_1 initial value 0x31316af4d6156ab9
[SimApiHANDCAR::WriteRegister] v31_1 0x31316af4d6156ab9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_2 initial value 0xafe72888186b8610
[SimApiHANDCAR::WriteRegister] v31_2 0xafe72888186b8610/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_3 initial value 0x71bb4d08883a5bb4
[SimApiHANDCAR::WriteRegister] v31_3 0x71bb4d08883a5bb4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_4 initial value 0x1bdb78f744a9644e
[SimApiHANDCAR::WriteRegister] v31_4 0x1bdb78f744a9644e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_5 initial value 0x901558859af4d731
[SimApiHANDCAR::WriteRegister] v31_5 0x901558859af4d731/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_6 initial value 0xa57e80e5dcfb1ed9
[SimApiHANDCAR::WriteRegister] v31_6 0xa57e80e5dcfb1ed9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v31_7 initial value 0xad77fe43c0f27b4
[SimApiHANDCAR::WriteRegister] v31_7 0xad77fe43c0f27b4/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011428
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0x64dc84481f39070, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0xd75a931031b90480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0xa251a59c2ff40734, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0x3a31be849a894d9c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_4 value 0x2bf074740cc876a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_5 value 0xc301756a7ba45ac8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_6 value 0x97c183d014d7314f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_7 value 0x34b2bd89bb375bfa, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5a2d value 0x5a2d
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x25
[notice]Committing instruction "LUI x25, 23085" at 0x80011428=>[0]0x80011428 (0x5a2dcb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011428 mem-ID=0 size=4 element-size=4 type=Instruction data=b7dca205
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011428 end_addr=0x8001142b
[info]current dest entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x25 initial value 0x0
[SimApiHANDCAR::WriteRegister] x25 0x0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x5a2d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001142c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3e5 value 0x3e5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, 997" at 0x8001142c=>[0]0x8001142c (0x3e5c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001142c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c5c3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001142c end_addr=0x8001142f
[notice]retire dest stage: 17, access: 0x1, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x5a2d3e5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011430
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x80011430=>[0]0x80011430 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011430 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011430 end_addr=0x80011433
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x5a2d3e5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011434
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb94 value 0xb94
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, -1132" at 0x80011434=>[0]0x80011434 (0xb94c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011434 mem-ID=0 size=4 element-size=4 type=Instruction data=938c4cb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011434 end_addr=0x80011437
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x5a2d3e4b94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011438
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v12
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5aaf31dc04=>part 1 PA [0]0x5aaf31dc04 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5aaf31dc04=>part 1 PA [0]0x5aaf31dc04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5aaf31dc04=>part 1 PA [0]0x5aaf31dc04 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1984e408
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5aaf31dc04=>part 1 PA [0]0x5aaf31dc04 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005aaf31dc04 mem-ID=0 size=4 element-size=4 type=Data data=08e48419
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5aaf31dc04 end_addr=0x5aaf31dc07
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a338c13d8=>part 1 PA [0]0x5a338c13d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a338c13d8=>part 1 PA [0]0x5a338c13d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a338c13d8=>part 1 PA [0]0x5a338c13d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf57a9390
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a338c13d8=>part 1 PA [0]0x5a338c13d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a338c13d8 mem-ID=0 size=4 element-size=4 type=Data data=90937af5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a338c13d8 end_addr=0x5a338c13db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5ef75014=>part 1 PA [0]0x5a5ef75014 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5ef75014=>part 1 PA [0]0x5a5ef75014 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5ef75014=>part 1 PA [0]0x5a5ef75014 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x85c194
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5ef75014=>part 1 PA [0]0x5a5ef75014 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5ef75014 mem-ID=0 size=4 element-size=4 type=Data data=94c18500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5ef75014 end_addr=0x5a5ef75017
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b0498dea4=>part 1 PA [0]0x5b0498dea4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b0498dea4=>part 1 PA [0]0x5b0498dea4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b0498dea4=>part 1 PA [0]0x5b0498dea4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7a7388d0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b0498dea4=>part 1 PA [0]0x5b0498dea4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b0498dea4 mem-ID=0 size=4 element-size=4 type=Data data=d088737a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b0498dea4 end_addr=0x5b0498dea7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5d3252c8=>part 1 PA [0]0x5a5d3252c8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5d3252c8=>part 1 PA [0]0x5a5d3252c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5d3252c8=>part 1 PA [0]0x5a5d3252c8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaac33e3c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a5d3252c8=>part 1 PA [0]0x5a5d3252c8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5d3252c8 mem-ID=0 size=4 element-size=4 type=Data data=3c3ec3aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5d3252c8 end_addr=0x5a5d3252cb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5acf8ff130=>part 1 PA [0]0x5acf8ff130 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5acf8ff130=>part 1 PA [0]0x5acf8ff130 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5acf8ff130=>part 1 PA [0]0x5acf8ff130 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd2a6d820
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5acf8ff130=>part 1 PA [0]0x5acf8ff130 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005acf8ff130 mem-ID=0 size=4 element-size=4 type=Data data=20d8a6d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5acf8ff130 end_addr=0x5acf8ff133
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ac7c79930=>part 1 PA [0]0x5ac7c79930 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ac7c79930=>part 1 PA [0]0x5ac7c79930 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ac7c79930=>part 1 PA [0]0x5ac7c79930 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x67e177fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ac7c79930=>part 1 PA [0]0x5ac7c79930 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ac7c79930 mem-ID=0 size=4 element-size=4 type=Data data=fc77e167
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ac7c79930 end_addr=0x5ac7c79933
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a67700a18=>part 1 PA [0]0x5a67700a18 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a67700a18=>part 1 PA [0]0x5a67700a18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a67700a18=>part 1 PA [0]0x5a67700a18 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x781c3acc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5a67700a18=>part 1 PA [0]0x5a67700a18 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a67700a18 mem-ID=0 size=4 element-size=4 type=Data data=cc3a1c78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a67700a18 end_addr=0x5a67700a1b
[notice]Committing instruction "VLUXEI32.V v12, x25, v31, Vector result" at 0x80011438=>[0]0x80011438 (0x5fce607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011438 mem-ID=0 size=4 element-size=4 type=Instruction data=07e6fc05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011438 end_addr=0x8001143b
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_0 initial value 0xc10de76c4b5d15be
[SimApiHANDCAR::WriteRegister] v12_0 0xc10de76c4b5d15be/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_1 initial value 0xa658f0489d30ee11
[SimApiHANDCAR::WriteRegister] v12_1 0xa658f0489d30ee11/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_2 initial value 0xb6db416e6cf5da16
[SimApiHANDCAR::WriteRegister] v12_2 0xb6db416e6cf5da16/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_3 initial value 0x5b6e53e2427c3984
[SimApiHANDCAR::WriteRegister] v12_3 0x5b6e53e2427c3984/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_4 initial value 0x25e010ecdb47dbcc
[SimApiHANDCAR::WriteRegister] v12_4 0x25e010ecdb47dbcc/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_5 initial value 0x4826c61345eef468
[SimApiHANDCAR::WriteRegister] v12_5 0x4826c61345eef468/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_6 initial value 0x94d5812500b85fd3
[SimApiHANDCAR::WriteRegister] v12_6 0x94d5812500b85fd3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v12_7 initial value 0xea1ce2f220f573c0
[SimApiHANDCAR::WriteRegister] v12_7 0xea1ce2f220f573c0/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001143c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0x7a7388d00085c194, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0xb6db416eaac33e3c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0x781c3acc427c3984, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v31 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x25 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6e5393e78c alignment 4 data size 4 base value 0xc0744bf9c8bf725b
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1b4f4877c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb4748ad47531 size:0x8 Big endian:0x0 to memory:0x1b4f4877c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877c0 mem-ID=0 size=8 element-size=8 type=Data data=3175d48a74b48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877c0 end_addr=0x1b4f4877c7
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb47f9f204d65 size:0x8 Big endian:0x0 to memory:0x1b4f4877c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877c8 mem-ID=0 size=8 element-size=8 type=Data data=654d209f7fb48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877c8 end_addr=0x1b4f4877cf
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb47c09318991 size:0x8 Big endian:0x0 to memory:0x1b4f4877d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877d0 mem-ID=0 size=8 element-size=8 type=Data data=918931097cb48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877d0 end_addr=0x1b4f4877d7
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb45ec33beb55 size:0x8 Big endian:0x0 to memory:0x1b4f4877d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877d8 mem-ID=0 size=8 element-size=8 type=Data data=55eb3bc35eb48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877d8 end_addr=0x1b4f4877df
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb468b4a112d5 size:0x8 Big endian:0x0 to memory:0x1b4f4877e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877e0 mem-ID=0 size=8 element-size=8 type=Data data=d512a1b468b48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877e0 end_addr=0x1b4f4877e7
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb43996d781dd size:0x8 Big endian:0x0 to memory:0x1b4f4877e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877e8 mem-ID=0 size=8 element-size=8 type=Data data=dd81d79639b48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877e8 end_addr=0x1b4f4877ef
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb43760baeffd size:0x8 Big endian:0x0 to memory:0x1b4f4877f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877f0 mem-ID=0 size=8 element-size=8 type=Data data=fdefba6037b48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877f0 end_addr=0x1b4f4877f7
[notice]{DataBlock::Setup} allocate memory for value:0x3f8bb430628edd31 size:0x8 Big endian:0x0 to memory:0x1b4f4877f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b4f4877f8 mem-ID=0 size=8 element-size=8 type=Data data=31dd8e6230b48b3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b4f4877f8 end_addr=0x1b4f4877ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v21 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x28 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b4f value 0x1b4f
[info] opname=rd
[notice]Committing instruction "LUI x24, 6991" at 0x8001143c=>[0]0x8001143c (0x1b4fc37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001143c mem-ID=0 size=4 element-size=4 type=Instruction data=37fcb401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001143c end_addr=0x8001143f
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b4f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011440
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x487 value 0x487
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 1159" at 0x80011440=>[0]0x80011440 (0x487c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011440 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c7c48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011440 end_addr=0x80011443
[notice]retire dest stage: 1c, access: 0xa, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b4f487, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011444
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80011444=>[0]0x80011444 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011444 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011444 end_addr=0x80011447
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b4f487000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011448
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c0 value 0x7c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1984" at 0x80011448=>[0]0x80011448 (0x7c0c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011448 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011448 end_addr=0x8001144b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1b4f4877c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001144c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v21
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x24" at 0x8001144c=>[0]0x8001144c (0x28c0a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001144c mem-ID=0 size=4 element-size=4 type=Instruction data=870a8c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001144c end_addr=0x8001144f
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_0 initial value 0xc41e96d0ef367c87
[SimApiHANDCAR::WriteRegister] v21_0 0xc41e96d0ef367c87/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_1 initial value 0xb491d3295c150a5b
[SimApiHANDCAR::WriteRegister] v21_1 0xb491d3295c150a5b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_2 initial value 0x88df91682bdd291a
[SimApiHANDCAR::WriteRegister] v21_2 0x88df91682bdd291a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_3 initial value 0x45fc9a90400acc71
[SimApiHANDCAR::WriteRegister] v21_3 0x45fc9a90400acc71/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_4 initial value 0xf3ef25df4c6e81b1
[SimApiHANDCAR::WriteRegister] v21_4 0xf3ef25df4c6e81b1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_5 initial value 0xf81b1e7a00b79217
[SimApiHANDCAR::WriteRegister] v21_5 0xf81b1e7a00b79217/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_6 initial value 0xfff0000000000000
[SimApiHANDCAR::WriteRegister] v21_6 0xfff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v21_7 initial value 0x28e3b759fd218952
[SimApiHANDCAR::WriteRegister] v21_7 0x28e3b759fd218952/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011450
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_0 value 0x3f8bb4748ad47531, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_1 value 0x3f8bb47f9f204d65, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_2 value 0x3f8bb47c09318991, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_3 value 0x3f8bb45ec33beb55, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_4 value 0x3f8bb468b4a112d5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_5 value 0x3f8bb43996d781dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_6 value 0x3f8bb43760baeffd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_7 value 0x3f8bb430628edd31, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x302 value 0x302
[info] opname=rd
[notice]Committing instruction "LUI x28, 770" at 0x80011450=>[0]0x80011450 (0x302e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011450 mem-ID=0 size=4 element-size=4 type=Instruction data=372e3000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011450 end_addr=0x80011453
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x302000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011454
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd13 value 0xd13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -749" at 0x80011454=>[0]0x80011454 (0xd13e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011454 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e3ed1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011454 end_addr=0x80011457
[notice]retire dest stage: 1, access: 0x8, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x301d13, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011458
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0x12" at 0x80011458=>[0]0x80011458 (0x12e1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011458 mem-ID=0 size=4 element-size=4 type=Instruction data=131e2e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011458 end_addr=0x8001145b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744c0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001145c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c9 value 0x9c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -1591" at 0x8001145c=>[0]0x8001145c (0x9c9e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001145c mem-ID=0 size=4 element-size=4 type=Instruction data=130e9e9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001145c end_addr=0x8001145f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744bf9c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011460
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011460=>[0]0x80011460 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011460 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011460 end_addr=0x80011463
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744bf9c9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011464
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbf7 value 0xbf7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -1033" at 0x80011464=>[0]0x80011464 (0xbf7e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011464 mem-ID=0 size=4 element-size=4 type=Instruction data=130e7ebf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011464 end_addr=0x80011467
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744bf9c8bf7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011468
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011468=>[0]0x80011468 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011468 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011468 end_addr=0x8001146b
[notice]retire dest stage: 6, access: 0x16, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744bf9c8bf7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001146c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x25b value 0x25b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 603" at 0x8001146c=>[0]0x8001146c (0x25be0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001146c mem-ID=0 size=4 element-size=4 type=Instruction data=130ebe25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001146c end_addr=0x8001146f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0xc0744bf9c8bf725b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011470
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5393e78c=>part 1 PA [0]0x6e5393e78c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5393e78c=>part 1 PA [0]0x6e5393e78c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5393e78c=>part 1 PA [0]0x6e5393e78c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfc5a7624
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e5393e78c=>part 1 PA [0]0x6e5393e78c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e5393e78c mem-ID=0 size=4 element-size=4 type=Data data=24765afc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e5393e78c end_addr=0x6e5393e78f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7967dfbfc0=>part 1 PA [0]0x7967dfbfc0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7967dfbfc0=>part 1 PA [0]0x7967dfbfc0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7967dfbfc0=>part 1 PA [0]0x7967dfbfc0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb481a128
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7967dfbfc0=>part 1 PA [0]0x7967dfbfc0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007967dfbfc0 mem-ID=0 size=4 element-size=4 type=Data data=28a181b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7967dfbfc0 end_addr=0x7967dfbfc3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75d1f0fbec=>part 1 PA [0]0x75d1f0fbec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75d1f0fbec=>part 1 PA [0]0x75d1f0fbec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75d1f0fbec=>part 1 PA [0]0x75d1f0fbec size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9e1dcf98
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75d1f0fbec=>part 1 PA [0]0x75d1f0fbec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075d1f0fbec mem-ID=0 size=4 element-size=4 type=Data data=98cf1d9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75d1f0fbec end_addr=0x75d1f0fbef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x588bfb5db0=>part 1 PA [0]0x588bfb5db0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x588bfb5db0=>part 1 PA [0]0x588bfb5db0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x588bfb5db0=>part 1 PA [0]0x588bfb5db0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8efc1b0c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x588bfb5db0=>part 1 PA [0]0x588bfb5db0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000588bfb5db0 mem-ID=0 size=4 element-size=4 type=Data data=0c1bfc8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x588bfb5db0 end_addr=0x588bfb5db3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x627d608530=>part 1 PA [0]0x627d608530 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x627d608530=>part 1 PA [0]0x627d608530 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x627d608530=>part 1 PA [0]0x627d608530 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb30b0a38
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x627d608530=>part 1 PA [0]0x627d608530 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000627d608530 mem-ID=0 size=4 element-size=4 type=Data data=380a0bb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x627d608530 end_addr=0x627d608533
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x335f96f438=>part 1 PA [0]0x335f96f438 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x335f96f438=>part 1 PA [0]0x335f96f438 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x335f96f438=>part 1 PA [0]0x335f96f438 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8c6396b8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x335f96f438=>part 1 PA [0]0x335f96f438 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000335f96f438 mem-ID=0 size=4 element-size=4 type=Data data=b896638c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x335f96f438 end_addr=0x335f96f43b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31297a6258=>part 1 PA [0]0x31297a6258 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31297a6258=>part 1 PA [0]0x31297a6258 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31297a6258=>part 1 PA [0]0x31297a6258 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2d69d398
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x31297a6258=>part 1 PA [0]0x31297a6258 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000031297a6258 mem-ID=0 size=4 element-size=4 type=Data data=98d3692d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x31297a6258 end_addr=0x31297a625b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a2b4e4f8c=>part 1 PA [0]0x2a2b4e4f8c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a2b4e4f8c=>part 1 PA [0]0x2a2b4e4f8c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a2b4e4f8c=>part 1 PA [0]0x2a2b4e4f8c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7aa73a50
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2a2b4e4f8c=>part 1 PA [0]0x2a2b4e4f8c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002a2b4e4f8c mem-ID=0 size=4 element-size=4 type=Data data=503aa77a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a2b4e4f8c end_addr=0x2a2b4e4f8f
[notice]Committing instruction "VLOXEI64.V v26, x28, v21, Unmasked" at 0x80011470=>[0]0x80011470 (0xf5e7d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011470 mem-ID=0 size=4 element-size=4 type=Instruction data=077d5e0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011470 end_addr=0x80011473
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011474
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_0 value 0xb481a128fc5a7624, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_1 value 0x8efc1b0c9e1dcf98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_2 value 0x8c6396b8b30b0a38, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v26_3 value 0x7aa73a502d69d398, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x28 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0xbe3b804ac alignment 4 data size 4 base value 0xbe3b803da
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x6b1c70e880 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x6b1c70e880 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e880 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e880 end_addr=0x6b1c70e880
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x6b1c70e881 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e881 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e881 end_addr=0x6b1c70e881
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x6b1c70e882 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e882 mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e882 end_addr=0x6b1c70e882
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x6b1c70e883 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e883 mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e883 end_addr=0x6b1c70e883
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x6b1c70e884 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e884 mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e884 end_addr=0x6b1c70e884
[notice]{DataBlock::Setup} allocate memory for value:0x6a size:0x1 Big endian:0x0 to memory:0x6b1c70e885 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e885 mem-ID=0 size=1 element-size=1 type=Data data=6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e885 end_addr=0x6b1c70e885
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x6b1c70e886 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e886 mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e886 end_addr=0x6b1c70e886
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x6b1c70e887 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e887 mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e887 end_addr=0x6b1c70e887
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x6b1c70e888 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e888 mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e888 end_addr=0x6b1c70e888
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x6b1c70e889 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e889 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e889 end_addr=0x6b1c70e889
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x6b1c70e88a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88a mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88a end_addr=0x6b1c70e88a
[notice]{DataBlock::Setup} allocate memory for value:0xc8 size:0x1 Big endian:0x0 to memory:0x6b1c70e88b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88b mem-ID=0 size=1 element-size=1 type=Data data=c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88b end_addr=0x6b1c70e88b
[notice]{DataBlock::Setup} allocate memory for value:0x83 size:0x1 Big endian:0x0 to memory:0x6b1c70e88c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88c mem-ID=0 size=1 element-size=1 type=Data data=83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88c end_addr=0x6b1c70e88c
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x6b1c70e88d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88d mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88d end_addr=0x6b1c70e88d
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x6b1c70e88e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88e mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88e end_addr=0x6b1c70e88e
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x6b1c70e88f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e88f mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e88f end_addr=0x6b1c70e88f
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x1 Big endian:0x0 to memory:0x6b1c70e890 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e890 mem-ID=0 size=1 element-size=1 type=Data data=a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e890 end_addr=0x6b1c70e890
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x6b1c70e891 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e891 mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e891 end_addr=0x6b1c70e891
[notice]{DataBlock::Setup} allocate memory for value:0x20 size:0x1 Big endian:0x0 to memory:0x6b1c70e892 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e892 mem-ID=0 size=1 element-size=1 type=Data data=20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e892 end_addr=0x6b1c70e892
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x6b1c70e893 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e893 mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e893 end_addr=0x6b1c70e893
[notice]{DataBlock::Setup} allocate memory for value:0x8e size:0x1 Big endian:0x0 to memory:0x6b1c70e894 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e894 mem-ID=0 size=1 element-size=1 type=Data data=8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e894 end_addr=0x6b1c70e894
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x6b1c70e895 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e895 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e895 end_addr=0x6b1c70e895
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x6b1c70e896 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e896 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e896 end_addr=0x6b1c70e896
[notice]{DataBlock::Setup} allocate memory for value:0x19 size:0x1 Big endian:0x0 to memory:0x6b1c70e897 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e897 mem-ID=0 size=1 element-size=1 type=Data data=19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e897 end_addr=0x6b1c70e897
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x6b1c70e898 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e898 mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e898 end_addr=0x6b1c70e898
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x6b1c70e899 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e899 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e899 end_addr=0x6b1c70e899
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x6b1c70e89a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89a mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89a end_addr=0x6b1c70e89a
[notice]{DataBlock::Setup} allocate memory for value:0x36 size:0x1 Big endian:0x0 to memory:0x6b1c70e89b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89b mem-ID=0 size=1 element-size=1 type=Data data=36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89b end_addr=0x6b1c70e89b
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x6b1c70e89c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89c mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89c end_addr=0x6b1c70e89c
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x6b1c70e89d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89d mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89d end_addr=0x6b1c70e89d
[notice]{DataBlock::Setup} allocate memory for value:0x9 size:0x1 Big endian:0x0 to memory:0x6b1c70e89e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89e mem-ID=0 size=1 element-size=1 type=Data data=09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89e end_addr=0x6b1c70e89e
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x6b1c70e89f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e89f mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e89f end_addr=0x6b1c70e89f
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x6b1c70e8a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a0 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a0 end_addr=0x6b1c70e8a0
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x6b1c70e8a1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a1 mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a1 end_addr=0x6b1c70e8a1
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x6b1c70e8a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a2 mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a2 end_addr=0x6b1c70e8a2
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x6b1c70e8a3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a3 mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a3 end_addr=0x6b1c70e8a3
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x6b1c70e8a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a4 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a4 end_addr=0x6b1c70e8a4
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x6b1c70e8a5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a5 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a5 end_addr=0x6b1c70e8a5
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x6b1c70e8a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a6 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a6 end_addr=0x6b1c70e8a6
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x6b1c70e8a7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a7 mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a7 end_addr=0x6b1c70e8a7
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x6b1c70e8a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a8 mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a8 end_addr=0x6b1c70e8a8
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x6b1c70e8a9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8a9 mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8a9 end_addr=0x6b1c70e8a9
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x6b1c70e8aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8aa mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8aa end_addr=0x6b1c70e8aa
[notice]{DataBlock::Setup} allocate memory for value:0x1b size:0x1 Big endian:0x0 to memory:0x6b1c70e8ab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8ab mem-ID=0 size=1 element-size=1 type=Data data=1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8ab end_addr=0x6b1c70e8ab
[notice]{DataBlock::Setup} allocate memory for value:0xed size:0x1 Big endian:0x0 to memory:0x6b1c70e8ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8ac mem-ID=0 size=1 element-size=1 type=Data data=ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8ac end_addr=0x6b1c70e8ac
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x6b1c70e8ad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8ad mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8ad end_addr=0x6b1c70e8ad
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x6b1c70e8ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8ae mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8ae end_addr=0x6b1c70e8ae
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x6b1c70e8af bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8af mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8af end_addr=0x6b1c70e8af
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b0 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b0 end_addr=0x6b1c70e8b0
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b1 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b1 end_addr=0x6b1c70e8b1
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b2 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b2 end_addr=0x6b1c70e8b2
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x6b1c70e8b3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b3 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b3 end_addr=0x6b1c70e8b3
[notice]{DataBlock::Setup} allocate memory for value:0x68 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b4 mem-ID=0 size=1 element-size=1 type=Data data=68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b4 end_addr=0x6b1c70e8b4
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x6b1c70e8b5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b5 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b5 end_addr=0x6b1c70e8b5
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b6 mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b6 end_addr=0x6b1c70e8b6
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x6b1c70e8b7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b7 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b7 end_addr=0x6b1c70e8b7
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b8 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b8 end_addr=0x6b1c70e8b8
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x6b1c70e8b9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8b9 mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8b9 end_addr=0x6b1c70e8b9
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x6b1c70e8ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8ba mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8ba end_addr=0x6b1c70e8ba
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x6b1c70e8bb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8bb mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8bb end_addr=0x6b1c70e8bb
[notice]{DataBlock::Setup} allocate memory for value:0x36 size:0x1 Big endian:0x0 to memory:0x6b1c70e8bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8bc mem-ID=0 size=1 element-size=1 type=Data data=36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8bc end_addr=0x6b1c70e8bc
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x6b1c70e8bd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8bd mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8bd end_addr=0x6b1c70e8bd
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x6b1c70e8be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8be mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8be end_addr=0x6b1c70e8be
[notice]{DataBlock::Setup} allocate memory for value:0x8e size:0x1 Big endian:0x0 to memory:0x6b1c70e8bf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006b1c70e8bf mem-ID=0 size=1 element-size=1 type=Data data=8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6b1c70e8bf end_addr=0x6b1c70e8bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v31 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6b1c value 0x6b1c
[info] opname=rd
[notice]Committing instruction "LUI x30, 27420" at 0x80011474=>[0]0x80011474 (0x6b1cf37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011474 mem-ID=0 size=4 element-size=4 type=Instruction data=37cfb106
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011474 end_addr=0x80011477
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b1c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011478
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x70f value 0x70f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1807" at 0x80011478=>[0]0x80011478 (0x70ff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011478 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fff70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011478 end_addr=0x8001147b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b1c70f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001147c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x8001147c=>[0]0x8001147c (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001147c mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001147c end_addr=0x8001147f
[notice]retire source stage: b, access: 0xd, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b1c70f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011480
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1920" at 0x80011480=>[0]0x80011480 (0x880f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011480 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011480 end_addr=0x80011483
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x6b1c70e880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011484
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x30" at 0x80011484=>[0]0x80011484 (0x28f0f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011484 mem-ID=0 size=4 element-size=4 type=Instruction data=870f8f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011484 end_addr=0x80011487
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011488
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0xb2e26a2a6ebe76d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0x5f50ff83c80839e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0x19fc988e7020c3a9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0x3b098297364ead8d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_4 value 0x734f1a9a6929544c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_5 value 0x10696bed1b4cec2a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_6 value 0xad556c68cbc6d6b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_7 value 0x8ec5aa36b940c244, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x18 value 0x18
[info] opname=rd
[notice]Committing instruction "LUI x4, 24" at 0x80011488=>[0]0x80011488 (0x18237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011488 mem-ID=0 size=4 element-size=4 type=Instruction data=37820100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011488 end_addr=0x8001148b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x18000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001148c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc77 value 0xc77
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -905" at 0x8001148c=>[0]0x8001148c (0xc772021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001148c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0272c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001148c end_addr=0x8001148f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x17c77, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011490
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x13 value 0x13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0x13" at 0x80011490=>[0]0x80011490 (0x1321213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011490 mem-ID=0 size=4 element-size=4 type=Instruction data=13123201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011490 end_addr=0x80011493
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xbe3b80000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011494
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3da value 0x3da
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 986" at 0x80011494=>[0]0x80011494 (0x3da20213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011494 mem-ID=0 size=4 element-size=4 type=Instruction data=1302a23d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011494 end_addr=0x80011497
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xbe3b803da, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011498
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804ac=>part 1 PA [0]0xbe3b804ac size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804ac=>part 1 PA [0]0xbe3b804ac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804ac=>part 1 PA [0]0xbe3b804ac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804ac=>part 1 PA [0]0xbe3b804ac size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b804ac mem-ID=0 size=4 element-size=4 type=Data data=8b9cfb15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b804ac end_addr=0xbe3b804af
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80450=>part 1 PA [0]0xbe3b80450 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80450=>part 1 PA [0]0xbe3b80450 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80450=>part 1 PA [0]0xbe3b80450 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80450=>part 1 PA [0]0xbe3b80450 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b80450 mem-ID=0 size=4 element-size=4 type=Data data=8132d8ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b80450 end_addr=0xbe3b80453
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80498=>part 1 PA [0]0xbe3b80498 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80498=>part 1 PA [0]0xbe3b80498 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80498=>part 1 PA [0]0xbe3b80498 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80498=>part 1 PA [0]0xbe3b80498 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b80498 mem-ID=0 size=4 element-size=4 type=Data data=a70afdb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b80498 end_addr=0xbe3b8049b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80448=>part 1 PA [0]0xbe3b80448 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80448=>part 1 PA [0]0xbe3b80448 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80448=>part 1 PA [0]0xbe3b80448 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80448=>part 1 PA [0]0xbe3b80448 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b80448 mem-ID=0 size=4 element-size=4 type=Data data=52d49954
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b80448 end_addr=0xbe3b8044b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80404=>part 1 PA [0]0xbe3b80404 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80404=>part 1 PA [0]0xbe3b80404 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80404=>part 1 PA [0]0xbe3b80404 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80404=>part 1 PA [0]0xbe3b80404 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b80404 mem-ID=0 size=4 element-size=4 type=Data data=10a4c8c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b80404 end_addr=0xbe3b80407
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80444=>part 1 PA [0]0xbe3b80444 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80444=>part 1 PA [0]0xbe3b80444 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80444=>part 1 PA [0]0xbe3b80444 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b80444=>part 1 PA [0]0xbe3b80444 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b80444 mem-ID=0 size=4 element-size=4 type=Data data=991906a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b80444 end_addr=0xbe3b80447
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804bc=>part 1 PA [0]0xbe3b804bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804bc=>part 1 PA [0]0xbe3b804bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804bc=>part 1 PA [0]0xbe3b804bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b804bc=>part 1 PA [0]0xbe3b804bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b804bc mem-ID=0 size=4 element-size=4 type=Data data=a5f949d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b804bc end_addr=0xbe3b804bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b8048c=>part 1 PA [0]0xbe3b8048c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b8048c=>part 1 PA [0]0xbe3b8048c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b8048c=>part 1 PA [0]0xbe3b8048c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xbe3b8048c=>part 1 PA [0]0xbe3b8048c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000be3b8048c mem-ID=0 size=4 element-size=4 type=Data data=9540fe7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xbe3b8048c end_addr=0xbe3b8048f
[notice]Committing instruction "VSUXEI8.V v2, x4, v31, Vector result" at 0x80011498=>[0]0x80011498 (0x5f20127) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011498 mem-ID=0 size=4 element-size=4 type=Instruction data=2701f205
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011498 end_addr=0x8001149b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001149c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xbe3b80498
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xbe3b80448
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xbe3b80404
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xbe3b8048c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v31 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x52d19707e8 alignment 4 data size 4 base value 0x5013f5b2cc932998
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5a9f3ee700 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xafec0aa00503de50 size:0x8 Big endian:0x0 to memory:0x5a9f3ee700 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee700 mem-ID=0 size=8 element-size=8 type=Data data=50de0305a00aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee700 end_addr=0x5a9f3ee707
[notice]{DataBlock::Setup} allocate memory for value:0xafec0a7fef3e62d4 size:0x8 Big endian:0x0 to memory:0x5a9f3ee708 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee708 mem-ID=0 size=8 element-size=8 type=Data data=d4623eef7f0aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee708 end_addr=0x5a9f3ee70f
[notice]{DataBlock::Setup} allocate memory for value:0xafec0a63f027b8d8 size:0x8 Big endian:0x0 to memory:0x5a9f3ee710 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee710 mem-ID=0 size=8 element-size=8 type=Data data=d8b827f0630aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee710 end_addr=0x5a9f3ee717
[notice]{DataBlock::Setup} allocate memory for value:0xafec0aa22c90213c size:0x8 Big endian:0x0 to memory:0x5a9f3ee718 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee718 mem-ID=0 size=8 element-size=8 type=Data data=3c21902ca20aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee718 end_addr=0x5a9f3ee71f
[notice]{DataBlock::Setup} allocate memory for value:0xafec0a83ca761d90 size:0x8 Big endian:0x0 to memory:0x5a9f3ee720 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee720 mem-ID=0 size=8 element-size=8 type=Data data=901d76ca830aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee720 end_addr=0x5a9f3ee727
[notice]{DataBlock::Setup} allocate memory for value:0xafec0ac8c159ac58 size:0x8 Big endian:0x0 to memory:0x5a9f3ee728 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee728 mem-ID=0 size=8 element-size=8 type=Data data=58ac59c1c80aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee728 end_addr=0x5a9f3ee72f
[notice]{DataBlock::Setup} allocate memory for value:0xafec0a7ec702915c size:0x8 Big endian:0x0 to memory:0x5a9f3ee730 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee730 mem-ID=0 size=8 element-size=8 type=Data data=5c9102c77e0aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee730 end_addr=0x5a9f3ee737
[notice]{DataBlock::Setup} allocate memory for value:0xafec0a9b661ea34c size:0x8 Big endian:0x0 to memory:0x5a9f3ee738 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a9f3ee738 mem-ID=0 size=8 element-size=8 type=Data data=4ca31e669b0aecaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a9f3ee738 end_addr=0x5a9f3ee73f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v7 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2d50 value 0x2d50
[info] opname=rd
[notice]Committing instruction "LUI x24, 11600" at 0x8001149c=>[0]0x8001149c (0x2d50c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001149c mem-ID=0 size=4 element-size=4 type=Instruction data=370cd502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001149c end_addr=0x8001149f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2d50000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9f7 value 0x9f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -1545" at 0x800114a0=>[0]0x800114a0 (0x9f7c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c7c9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a0 end_addr=0x800114a3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x2d4f9f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x800114a4=>[0]0x800114a4 (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a4 mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a4 end_addr=0x800114a7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x5a9f3ee000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x700 value 0x700
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1792" at 0x800114a8=>[0]0x800114a8 (0x700c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114a8 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0c70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114a8 end_addr=0x800114ab
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x5a9f3ee700, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114ac
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x24" at 0x800114ac=>[0]0x800114ac (0x28c0387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114ac mem-ID=0 size=4 element-size=4 type=Instruction data=87038c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114ac end_addr=0x800114af
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_0 initial value 0x8d15a3fb85e2de5
[SimApiHANDCAR::WriteRegister] v7_0 0x8d15a3fb85e2de5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_1 initial value 0x16a27e171ba10dd2
[SimApiHANDCAR::WriteRegister] v7_1 0x16a27e171ba10dd2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_2 initial value 0x32bfa085105289d8
[SimApiHANDCAR::WriteRegister] v7_2 0x32bfa085105289d8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_3 initial value 0x5b31b25d86e05cc1
[SimApiHANDCAR::WriteRegister] v7_3 0x5b31b25d86e05cc1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_4 initial value 0x7429025b989372f3
[SimApiHANDCAR::WriteRegister] v7_4 0x7429025b989372f3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_5 initial value 0x29992df96b76a5
[SimApiHANDCAR::WriteRegister] v7_5 0x29992df96b76a5/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_6 initial value 0xacacc4d57e800f0e
[SimApiHANDCAR::WriteRegister] v7_6 0xacacc4d57e800f0e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v7_7 initial value 0x93453fb141fcd005
[SimApiHANDCAR::WriteRegister] v7_7 0x93453fb141fcd005/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0xafec0aa00503de50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0xafec0a7fef3e62d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0xafec0a63f027b8d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0xafec0aa22c90213c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_4 value 0xafec0a83ca761d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_5 value 0xafec0ac8c159ac58, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_6 value 0xafec0a7ec702915c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_7 value 0xafec0a9b661ea34c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5014 value 0x5014
[info] opname=rd
[notice]Committing instruction "LUI x18, 20500" at 0x800114b0=>[0]0x800114b0 (0x5014937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b0 mem-ID=0 size=4 element-size=4 type=Instruction data=37490105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b0 end_addr=0x800114b3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5014000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf5b value 0xf5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -165" at 0x800114b4=>[0]0x800114b4 (0xf5b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b9f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b4 end_addr=0x800114b7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800114b8=>[0]0x800114b8 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114b8 end_addr=0x800114bb
[notice]retire source stage: 1a, access: 0x19, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2cd value 0x2cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 717" at 0x800114bc=>[0]0x800114bc (0x2cd90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114bc mem-ID=0 size=4 element-size=4 type=Instruction data=1309d92c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114bc end_addr=0x800114bf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b2cd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800114c0=>[0]0x800114c0 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c0 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c0 end_addr=0x800114c3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b2cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x933 value 0x933
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1741" at 0x800114c4=>[0]0x800114c4 (0x93390913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c4 mem-ID=0 size=4 element-size=4 type=Instruction data=13093993
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c4 end_addr=0x800114c7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b2cc933, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114c8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800114c8=>[0]0x800114c8 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114c8 end_addr=0x800114cb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b2cc933000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114cc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x998 value 0x998
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1640" at 0x800114cc=>[0]0x800114cc (0x99890913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114cc mem-ID=0 size=4 element-size=4 type=Instruction data=13098999
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114cc end_addr=0x800114cf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x5013f5b2cc932998, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d19707e8=>part 1 PA [0]0x52d19707e8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d19707e8=>part 1 PA [0]0x52d19707e8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d19707e8=>part 1 PA [0]0x52d19707e8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x461b39e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x52d19707e8=>part 1 PA [0]0x52d19707e8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052d19707e8 mem-ID=0 size=4 element-size=4 type=Data data=e8391b46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52d19707e8 end_addr=0x52d19707eb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32bbd18c6c=>part 1 PA [0]0x32bbd18c6c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32bbd18c6c=>part 1 PA [0]0x32bbd18c6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32bbd18c6c=>part 1 PA [0]0x32bbd18c6c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1e470118
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32bbd18c6c=>part 1 PA [0]0x32bbd18c6c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000032bbd18c6c mem-ID=0 size=4 element-size=4 type=Data data=1801471e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x32bbd18c6c end_addr=0x32bbd18c6f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16bcbae270=>part 1 PA [0]0x16bcbae270 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16bcbae270=>part 1 PA [0]0x16bcbae270 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16bcbae270=>part 1 PA [0]0x16bcbae270 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9b5ab3a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x16bcbae270=>part 1 PA [0]0x16bcbae270 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000016bcbae270 mem-ID=0 size=4 element-size=4 type=Data data=a0b35a9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x16bcbae270 end_addr=0x16bcbae273
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54f9234ad4=>part 1 PA [0]0x54f9234ad4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54f9234ad4=>part 1 PA [0]0x54f9234ad4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54f9234ad4=>part 1 PA [0]0x54f9234ad4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6d8f4c84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54f9234ad4=>part 1 PA [0]0x54f9234ad4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054f9234ad4 mem-ID=0 size=4 element-size=4 type=Data data=844c8f6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54f9234ad4 end_addr=0x54f9234ad7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3697094728=>part 1 PA [0]0x3697094728 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3697094728=>part 1 PA [0]0x3697094728 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3697094728=>part 1 PA [0]0x3697094728 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3f6ce2b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3697094728=>part 1 PA [0]0x3697094728 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003697094728 mem-ID=0 size=4 element-size=4 type=Data data=b0e26c3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3697094728 end_addr=0x369709472b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8decd5f0=>part 1 PA [0]0x7b8decd5f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8decd5f0=>part 1 PA [0]0x7b8decd5f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8decd5f0=>part 1 PA [0]0x7b8decd5f0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1a37f0bc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8decd5f0=>part 1 PA [0]0x7b8decd5f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b8decd5f0 mem-ID=0 size=4 element-size=4 type=Data data=bcf0371a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b8decd5f0 end_addr=0x7b8decd5f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x319395baf4=>part 1 PA [0]0x319395baf4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x319395baf4=>part 1 PA [0]0x319395baf4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x319395baf4=>part 1 PA [0]0x319395baf4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x319395baf4=>part 1 PA [0]0x319395baf4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000319395baf4 mem-ID=0 size=4 element-size=4 type=Data data=b6b1d3f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x319395baf4 end_addr=0x319395baf7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e32b1cce4=>part 1 PA [0]0x4e32b1cce4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e32b1cce4=>part 1 PA [0]0x4e32b1cce4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e32b1cce4=>part 1 PA [0]0x4e32b1cce4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdb57670
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e32b1cce4=>part 1 PA [0]0x4e32b1cce4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e32b1cce4 mem-ID=0 size=4 element-size=4 type=Data data=7076b50d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e32b1cce4 end_addr=0x4e32b1cce7
[notice]Committing instruction "VLUXEI64.V v31, x18, v7, Vector result" at 0x800114d0=>[0]0x800114d0 (0x4797f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d0 mem-ID=0 size=4 element-size=4 type=Instruction data=877f7904
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d0 end_addr=0x800114d3
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0x6d8f4c849b5ab3a0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0x19fc988e3f6ce2b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0xdb57670364ead8d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v7 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x73c894145c alignment 4 data size 4 base value 0x72ccc3cb7e
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4b7616f640 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xfbd048de size:0x4 Big endian:0x0 to memory:0x4b7616f640 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f640 mem-ID=0 size=4 element-size=4 type=Data data=de48d0fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f640 end_addr=0x4b7616f643
[notice]{DataBlock::Setup} allocate memory for value:0xfb414146 size:0x4 Big endian:0x0 to memory:0x4b7616f644 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f644 mem-ID=0 size=4 element-size=4 type=Data data=464141fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f644 end_addr=0x4b7616f647
[notice]{DataBlock::Setup} allocate memory for value:0x5fb04586 size:0x4 Big endian:0x0 to memory:0x4b7616f648 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f648 mem-ID=0 size=4 element-size=4 type=Data data=8645b05f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f648 end_addr=0x4b7616f64b
[notice]{DataBlock::Setup} allocate memory for value:0x88fa71b6 size:0x4 Big endian:0x0 to memory:0x4b7616f64c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f64c mem-ID=0 size=4 element-size=4 type=Data data=b671fa88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f64c end_addr=0x4b7616f64f
[notice]{DataBlock::Setup} allocate memory for value:0xeb9b06a6 size:0x4 Big endian:0x0 to memory:0x4b7616f650 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f650 mem-ID=0 size=4 element-size=4 type=Data data=a6069beb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f650 end_addr=0x4b7616f653
[notice]{DataBlock::Setup} allocate memory for value:0xf160d4ee size:0x4 Big endian:0x0 to memory:0x4b7616f654 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f654 mem-ID=0 size=4 element-size=4 type=Data data=eed460f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f654 end_addr=0x4b7616f657
[notice]{DataBlock::Setup} allocate memory for value:0x30707026 size:0x4 Big endian:0x0 to memory:0x4b7616f658 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f658 mem-ID=0 size=4 element-size=4 type=Data data=26707030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f658 end_addr=0x4b7616f65b
[notice]{DataBlock::Setup} allocate memory for value:0xb9518d7a size:0x4 Big endian:0x0 to memory:0x4b7616f65c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f65c mem-ID=0 size=4 element-size=4 type=Data data=7a8d51b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f65c end_addr=0x4b7616f65f
[notice]{DataBlock::Setup} allocate memory for value:0xc571e40 size:0x4 Big endian:0x0 to memory:0x4b7616f660 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f660 mem-ID=0 size=4 element-size=4 type=Data data=401e570c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f660 end_addr=0x4b7616f663
[notice]{DataBlock::Setup} allocate memory for value:0x7814188f size:0x4 Big endian:0x0 to memory:0x4b7616f664 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f664 mem-ID=0 size=4 element-size=4 type=Data data=8f181478
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f664 end_addr=0x4b7616f667
[notice]{DataBlock::Setup} allocate memory for value:0xfa8a3669 size:0x4 Big endian:0x0 to memory:0x4b7616f668 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f668 mem-ID=0 size=4 element-size=4 type=Data data=69368afa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f668 end_addr=0x4b7616f66b
[notice]{DataBlock::Setup} allocate memory for value:0x8a997177 size:0x4 Big endian:0x0 to memory:0x4b7616f66c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f66c mem-ID=0 size=4 element-size=4 type=Data data=7771998a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f66c end_addr=0x4b7616f66f
[notice]{DataBlock::Setup} allocate memory for value:0x68f483f size:0x4 Big endian:0x0 to memory:0x4b7616f670 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f670 mem-ID=0 size=4 element-size=4 type=Data data=3f488f06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f670 end_addr=0x4b7616f673
[notice]{DataBlock::Setup} allocate memory for value:0x3b5dcffe size:0x4 Big endian:0x0 to memory:0x4b7616f674 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f674 mem-ID=0 size=4 element-size=4 type=Data data=fecf5d3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f674 end_addr=0x4b7616f677
[notice]{DataBlock::Setup} allocate memory for value:0xa64e52ec size:0x4 Big endian:0x0 to memory:0x4b7616f678 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f678 mem-ID=0 size=4 element-size=4 type=Data data=ec524ea6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f678 end_addr=0x4b7616f67b
[notice]{DataBlock::Setup} allocate memory for value:0xb10ebaac size:0x4 Big endian:0x0 to memory:0x4b7616f67c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004b7616f67c mem-ID=0 size=4 element-size=4 type=Data data=acba0eb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4b7616f67c end_addr=0x4b7616f67f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v25 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x13 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4b76 value 0x4b76
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x9
[notice]Committing instruction "LUI x9, 19318" at 0x800114d4=>[0]0x800114d4 (0x4b764b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b764b704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d4 end_addr=0x800114d7
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x9 initial value 0x5ca91ee1a23ccab1
[SimApiHANDCAR::WriteRegister] x9 0x5ca91ee1a23ccab1/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x4b76000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114d8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x16f value 0x16f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 367" at 0x800114d8=>[0]0x800114d8 (0x16f4849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b84f416
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114d8 end_addr=0x800114db
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x4b7616f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114dc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x800114dc=>[0]0x800114dc (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114dc mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114dc end_addr=0x800114df
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x4b7616f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x640 value 0x640
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 1600" at 0x800114e0=>[0]0x800114e0 (0x64048493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e0 mem-ID=0 size=4 element-size=4 type=Instruction data=93840464
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e0 end_addr=0x800114e3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x4b7616f640, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x9" at 0x800114e4=>[0]0x800114e4 (0x2848c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e4 mem-ID=0 size=4 element-size=4 type=Instruction data=878c8402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e4 end_addr=0x800114e7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114e8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_0 value 0xfb414146fbd048de, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_1 value 0x88fa71b65fb04586, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_2 value 0xf160d4eeeb9b06a6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_3 value 0xb9518d7a30707026, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_4 value 0x7814188f0c571e40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_5 value 0x8a997177fa8a3669, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_6 value 0x3b5dcffe068f483f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v25_7 value 0xb10ebaaca64e52ec, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x72cd value 0x72cd
[info] opname=rd
[notice]Committing instruction "LUI x13, 29389" at 0x800114e8=>[0]0x800114e8 (0x72cd6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114e8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d62c07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114e8 end_addr=0x800114eb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x72cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114ec
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc3d value 0xc3d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -963" at 0x800114ec=>[0]0x800114ec (0xc3d6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114ec mem-ID=0 size=4 element-size=4 type=Instruction data=9b86d6c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114ec end_addr=0x800114ef
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x72ccc3d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800114f0=>[0]0x800114f0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f0 end_addr=0x800114f3
[notice]retire source stage: 8, access: 0x1c, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x72ccc3d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb7e value 0xb7e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -1154" at 0x800114f4=>[0]0x800114f4 (0xb7e68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9386e6b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f4 end_addr=0x800114f7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x72ccc3cb7e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114f8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c894145c=>part 1 PA [0]0x73c894145c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c894145c=>part 1 PA [0]0x73c894145c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c894145c=>part 1 PA [0]0x73c894145c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd05598dc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c894145c=>part 1 PA [0]0x73c894145c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073c894145c mem-ID=0 size=4 element-size=4 type=Data data=dc9855d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73c894145c end_addr=0x73c894145f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c8050cc4=>part 1 PA [0]0x73c8050cc4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c8050cc4=>part 1 PA [0]0x73c8050cc4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c8050cc4=>part 1 PA [0]0x73c8050cc4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x974ff3d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73c8050cc4=>part 1 PA [0]0x73c8050cc4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073c8050cc4 mem-ID=0 size=4 element-size=4 type=Data data=d8f34f97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73c8050cc4 end_addr=0x73c8050cc7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732c741104=>part 1 PA [0]0x732c741104 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732c741104=>part 1 PA [0]0x732c741104 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732c741104=>part 1 PA [0]0x732c741104 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4e7aa0b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x732c741104=>part 1 PA [0]0x732c741104 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000732c741104 mem-ID=0 size=4 element-size=4 type=Data data=b4a07a4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x732c741104 end_addr=0x732c741107
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7355be3d34=>part 1 PA [0]0x7355be3d34 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7355be3d34=>part 1 PA [0]0x7355be3d34 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7355be3d34=>part 1 PA [0]0x7355be3d34 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6eabd8bc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7355be3d34=>part 1 PA [0]0x7355be3d34 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007355be3d34 mem-ID=0 size=4 element-size=4 type=Data data=bcd8ab6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7355be3d34 end_addr=0x7355be3d37
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73b85ed224=>part 1 PA [0]0x73b85ed224 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73b85ed224=>part 1 PA [0]0x73b85ed224 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73b85ed224=>part 1 PA [0]0x73b85ed224 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5bf78b00
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73b85ed224=>part 1 PA [0]0x73b85ed224 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073b85ed224 mem-ID=0 size=4 element-size=4 type=Data data=008bf75b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73b85ed224 end_addr=0x73b85ed227
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73be24a06c=>part 1 PA [0]0x73be24a06c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73be24a06c=>part 1 PA [0]0x73be24a06c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73be24a06c=>part 1 PA [0]0x73be24a06c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9a1dd074
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73be24a06c=>part 1 PA [0]0x73be24a06c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073be24a06c mem-ID=0 size=4 element-size=4 type=Data data=74d01d9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73be24a06c end_addr=0x73be24a06f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72fd343ba4=>part 1 PA [0]0x72fd343ba4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72fd343ba4=>part 1 PA [0]0x72fd343ba4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72fd343ba4=>part 1 PA [0]0x72fd343ba4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xdb4a3634
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x72fd343ba4=>part 1 PA [0]0x72fd343ba4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000072fd343ba4 mem-ID=0 size=4 element-size=4 type=Data data=34364adb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x72fd343ba4 end_addr=0x72fd343ba7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73861558f8=>part 1 PA [0]0x73861558f8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73861558f8=>part 1 PA [0]0x73861558f8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73861558f8=>part 1 PA [0]0x73861558f8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x81d51198
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73861558f8=>part 1 PA [0]0x73861558f8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073861558f8 mem-ID=0 size=4 element-size=4 type=Data data=9811d581
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73861558f8 end_addr=0x73861558fb
[notice]Committing instruction "VLUXEI32.V v16, x13, v25, Vector result" at 0x800114f8=>[0]0x800114f8 (0x596e807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114f8 mem-ID=0 size=4 element-size=4 type=Instruction data=07e89605
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114f8 end_addr=0x800114fb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800114fc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x6eabd8bc4e7aa0b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x6b4e45085bf78b00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x81d511985cc51d00, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v25 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2e0bd9e0e4 alignment 4 data size 4 base value 0x2e0bd9a331
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x45156df440 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x3db3 size:0x2 Big endian:0x0 to memory:0x45156df440 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df440 mem-ID=0 size=2 element-size=2 type=Data data=b33d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df440 end_addr=0x45156df441
[notice]{DataBlock::Setup} allocate memory for value:0x56f3 size:0x2 Big endian:0x0 to memory:0x45156df442 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df442 mem-ID=0 size=2 element-size=2 type=Data data=f356
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df442 end_addr=0x45156df443
[notice]{DataBlock::Setup} allocate memory for value:0xa2af size:0x2 Big endian:0x0 to memory:0x45156df444 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df444 mem-ID=0 size=2 element-size=2 type=Data data=afa2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df444 end_addr=0x45156df445
[notice]{DataBlock::Setup} allocate memory for value:0x3877 size:0x2 Big endian:0x0 to memory:0x45156df446 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df446 mem-ID=0 size=2 element-size=2 type=Data data=7738
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df446 end_addr=0x45156df447
[notice]{DataBlock::Setup} allocate memory for value:0x6427 size:0x2 Big endian:0x0 to memory:0x45156df448 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df448 mem-ID=0 size=2 element-size=2 type=Data data=2764
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df448 end_addr=0x45156df449
[notice]{DataBlock::Setup} allocate memory for value:0x777 size:0x2 Big endian:0x0 to memory:0x45156df44a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df44a mem-ID=0 size=2 element-size=2 type=Data data=7707
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df44a end_addr=0x45156df44b
[notice]{DataBlock::Setup} allocate memory for value:0xd2a3 size:0x2 Big endian:0x0 to memory:0x45156df44c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df44c mem-ID=0 size=2 element-size=2 type=Data data=a3d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df44c end_addr=0x45156df44d
[notice]{DataBlock::Setup} allocate memory for value:0x5da3 size:0x2 Big endian:0x0 to memory:0x45156df44e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df44e mem-ID=0 size=2 element-size=2 type=Data data=a35d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df44e end_addr=0x45156df44f
[notice]{DataBlock::Setup} allocate memory for value:0x2492 size:0x2 Big endian:0x0 to memory:0x45156df450 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df450 mem-ID=0 size=2 element-size=2 type=Data data=9224
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df450 end_addr=0x45156df451
[notice]{DataBlock::Setup} allocate memory for value:0x4213 size:0x2 Big endian:0x0 to memory:0x45156df452 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df452 mem-ID=0 size=2 element-size=2 type=Data data=1342
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df452 end_addr=0x45156df453
[notice]{DataBlock::Setup} allocate memory for value:0x95a7 size:0x2 Big endian:0x0 to memory:0x45156df454 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df454 mem-ID=0 size=2 element-size=2 type=Data data=a795
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df454 end_addr=0x45156df455
[notice]{DataBlock::Setup} allocate memory for value:0xfbe4 size:0x2 Big endian:0x0 to memory:0x45156df456 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df456 mem-ID=0 size=2 element-size=2 type=Data data=e4fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df456 end_addr=0x45156df457
[notice]{DataBlock::Setup} allocate memory for value:0x8f37 size:0x2 Big endian:0x0 to memory:0x45156df458 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df458 mem-ID=0 size=2 element-size=2 type=Data data=378f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df458 end_addr=0x45156df459
[notice]{DataBlock::Setup} allocate memory for value:0xed70 size:0x2 Big endian:0x0 to memory:0x45156df45a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df45a mem-ID=0 size=2 element-size=2 type=Data data=70ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df45a end_addr=0x45156df45b
[notice]{DataBlock::Setup} allocate memory for value:0x4ccc size:0x2 Big endian:0x0 to memory:0x45156df45c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df45c mem-ID=0 size=2 element-size=2 type=Data data=cc4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df45c end_addr=0x45156df45d
[notice]{DataBlock::Setup} allocate memory for value:0x7ee6 size:0x2 Big endian:0x0 to memory:0x45156df45e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df45e mem-ID=0 size=2 element-size=2 type=Data data=e67e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df45e end_addr=0x45156df45f
[notice]{DataBlock::Setup} allocate memory for value:0x3fa6 size:0x2 Big endian:0x0 to memory:0x45156df460 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df460 mem-ID=0 size=2 element-size=2 type=Data data=a63f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df460 end_addr=0x45156df461
[notice]{DataBlock::Setup} allocate memory for value:0xe37c size:0x2 Big endian:0x0 to memory:0x45156df462 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df462 mem-ID=0 size=2 element-size=2 type=Data data=7ce3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df462 end_addr=0x45156df463
[notice]{DataBlock::Setup} allocate memory for value:0x22f9 size:0x2 Big endian:0x0 to memory:0x45156df464 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df464 mem-ID=0 size=2 element-size=2 type=Data data=f922
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df464 end_addr=0x45156df465
[notice]{DataBlock::Setup} allocate memory for value:0xe4ee size:0x2 Big endian:0x0 to memory:0x45156df466 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df466 mem-ID=0 size=2 element-size=2 type=Data data=eee4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df466 end_addr=0x45156df467
[notice]{DataBlock::Setup} allocate memory for value:0x4972 size:0x2 Big endian:0x0 to memory:0x45156df468 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df468 mem-ID=0 size=2 element-size=2 type=Data data=7249
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df468 end_addr=0x45156df469
[notice]{DataBlock::Setup} allocate memory for value:0x95b size:0x2 Big endian:0x0 to memory:0x45156df46a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df46a mem-ID=0 size=2 element-size=2 type=Data data=5b09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df46a end_addr=0x45156df46b
[notice]{DataBlock::Setup} allocate memory for value:0xa8e size:0x2 Big endian:0x0 to memory:0x45156df46c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df46c mem-ID=0 size=2 element-size=2 type=Data data=8e0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df46c end_addr=0x45156df46d
[notice]{DataBlock::Setup} allocate memory for value:0xc265 size:0x2 Big endian:0x0 to memory:0x45156df46e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df46e mem-ID=0 size=2 element-size=2 type=Data data=65c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df46e end_addr=0x45156df46f
[notice]{DataBlock::Setup} allocate memory for value:0x5820 size:0x2 Big endian:0x0 to memory:0x45156df470 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df470 mem-ID=0 size=2 element-size=2 type=Data data=2058
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df470 end_addr=0x45156df471
[notice]{DataBlock::Setup} allocate memory for value:0x5bd8 size:0x2 Big endian:0x0 to memory:0x45156df472 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df472 mem-ID=0 size=2 element-size=2 type=Data data=d85b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df472 end_addr=0x45156df473
[notice]{DataBlock::Setup} allocate memory for value:0x95ee size:0x2 Big endian:0x0 to memory:0x45156df474 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df474 mem-ID=0 size=2 element-size=2 type=Data data=ee95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df474 end_addr=0x45156df475
[notice]{DataBlock::Setup} allocate memory for value:0xc4ac size:0x2 Big endian:0x0 to memory:0x45156df476 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df476 mem-ID=0 size=2 element-size=2 type=Data data=acc4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df476 end_addr=0x45156df477
[notice]{DataBlock::Setup} allocate memory for value:0xde19 size:0x2 Big endian:0x0 to memory:0x45156df478 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df478 mem-ID=0 size=2 element-size=2 type=Data data=19de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df478 end_addr=0x45156df479
[notice]{DataBlock::Setup} allocate memory for value:0x7c8f size:0x2 Big endian:0x0 to memory:0x45156df47a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df47a mem-ID=0 size=2 element-size=2 type=Data data=8f7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df47a end_addr=0x45156df47b
[notice]{DataBlock::Setup} allocate memory for value:0xae52 size:0x2 Big endian:0x0 to memory:0x45156df47c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df47c mem-ID=0 size=2 element-size=2 type=Data data=52ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df47c end_addr=0x45156df47d
[notice]{DataBlock::Setup} allocate memory for value:0x1797 size:0x2 Big endian:0x0 to memory:0x45156df47e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045156df47e mem-ID=0 size=2 element-size=2 type=Data data=9717
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45156df47e end_addr=0x45156df47f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v7 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4515 value 0x4515
[info] opname=rd
[notice]Committing instruction "LUI x31, 17685" at 0x800114fc=>[0]0x800114fc (0x4515fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800114fc mem-ID=0 size=4 element-size=4 type=Instruction data=b75f5104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800114fc end_addr=0x800114ff
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x4515000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011500
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6df value 0x6df
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 1759" at 0x80011500=>[0]0x80011500 (0x6dff8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011500 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fff6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011500 end_addr=0x80011503
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x45156df, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011504
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011504=>[0]0x80011504 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011504 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011504 end_addr=0x80011507
[notice]retire source stage: d, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x45156df000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011508
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1088" at 0x80011508=>[0]0x80011508 (0x440f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011508 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011508 end_addr=0x8001150b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x45156df440, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001150c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x31" at 0x8001150c=>[0]0x8001150c (0x28f8387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001150c mem-ID=0 size=4 element-size=4 type=Instruction data=87838f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001150c end_addr=0x8001150f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011510
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x3877a2af56f33db3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0x5da3d2a307776427, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0xfbe495a742132492, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0x7ee64ccced708f37, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_4 value 0xe4ee22f9e37c3fa6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_5 value 0xc2650a8e095b4972, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_6 value 0xc4ac95ee5bd85820, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_7 value 0x1797ae527c8fde19, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1706 value 0x1706
[info] opname=rd
[notice]Committing instruction "LUI x30, 5894" at 0x80011510=>[0]0x80011510 (0x1706f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011510 mem-ID=0 size=4 element-size=4 type=Instruction data=376f7001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011510 end_addr=0x80011513
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1706000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011514
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xecd value 0xecd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -307" at 0x80011514=>[0]0x80011514 (0xecdf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011514 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fdfec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011514 end_addr=0x80011517
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1705ecd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011518
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x80011518=>[0]0x80011518 (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011518 mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011518 end_addr=0x8001151b
[notice]retire source stage: 12, access: 0x4, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2e0bd9a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001151c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x331 value 0x331
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 817" at 0x8001151c=>[0]0x8001151c (0x331f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001151c mem-ID=0 size=4 element-size=4 type=Instruction data=130f1f33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001151c end_addr=0x8001151f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x2e0bd9a331, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011520
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9e0e4=>part 1 PA [0]0x2e0bd9e0e4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9e0e4=>part 1 PA [0]0x2e0bd9e0e4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9e0e4=>part 1 PA [0]0x2e0bd9e0e4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8a270640
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9e0e4=>part 1 PA [0]0x2e0bd9e0e4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bd9e0e4 mem-ID=0 size=4 element-size=4 type=Data data=4006278a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bd9e0e4 end_addr=0x2e0bd9e0e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9fa24=>part 1 PA [0]0x2e0bd9fa24 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9fa24=>part 1 PA [0]0x2e0bd9fa24 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9fa24=>part 1 PA [0]0x2e0bd9fa24 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe227a02c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9fa24=>part 1 PA [0]0x2e0bd9fa24 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bd9fa24 mem-ID=0 size=4 element-size=4 type=Data data=2ca027e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bd9fa24 end_addr=0x2e0bd9fa27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda45e0=>part 1 PA [0]0x2e0bda45e0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda45e0=>part 1 PA [0]0x2e0bda45e0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda45e0=>part 1 PA [0]0x2e0bda45e0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf7de89c8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda45e0=>part 1 PA [0]0x2e0bda45e0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bda45e0 mem-ID=0 size=4 element-size=4 type=Data data=c889def7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bda45e0 end_addr=0x2e0bda45e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9dba8=>part 1 PA [0]0x2e0bd9dba8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9dba8=>part 1 PA [0]0x2e0bd9dba8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9dba8=>part 1 PA [0]0x2e0bd9dba8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb13c38c8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9dba8=>part 1 PA [0]0x2e0bd9dba8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bd9dba8 mem-ID=0 size=4 element-size=4 type=Data data=c8383cb1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bd9dba8 end_addr=0x2e0bd9dbab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda0758=>part 1 PA [0]0x2e0bda0758 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda0758=>part 1 PA [0]0x2e0bda0758 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda0758=>part 1 PA [0]0x2e0bda0758 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x39ac9044
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda0758=>part 1 PA [0]0x2e0bda0758 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bda0758 mem-ID=0 size=4 element-size=4 type=Data data=4490ac39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bda0758 end_addr=0x2e0bda075b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9aaa8=>part 1 PA [0]0x2e0bd9aaa8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9aaa8=>part 1 PA [0]0x2e0bd9aaa8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9aaa8=>part 1 PA [0]0x2e0bd9aaa8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x34c834fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bd9aaa8=>part 1 PA [0]0x2e0bd9aaa8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bd9aaa8 mem-ID=0 size=4 element-size=4 type=Data data=fc34c834
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bd9aaa8 end_addr=0x2e0bd9aaab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda75d4=>part 1 PA [0]0x2e0bda75d4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda75d4=>part 1 PA [0]0x2e0bda75d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda75d4=>part 1 PA [0]0x2e0bda75d4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x99944f5c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda75d4=>part 1 PA [0]0x2e0bda75d4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bda75d4 mem-ID=0 size=4 element-size=4 type=Data data=5c4f9499
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bda75d4 end_addr=0x2e0bda75d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda00d4=>part 1 PA [0]0x2e0bda00d4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda00d4=>part 1 PA [0]0x2e0bda00d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda00d4=>part 1 PA [0]0x2e0bda00d4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaf91ace4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e0bda00d4=>part 1 PA [0]0x2e0bda00d4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e0bda00d4 mem-ID=0 size=4 element-size=4 type=Data data=e4ac91af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e0bda00d4 end_addr=0x2e0bda00d7
[notice]Committing instruction "VLOXEI16.V v2, x30, v7, Unmasked" at 0x80011520=>[0]0x80011520 (0xe7f5107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011520 mem-ID=0 size=4 element-size=4 type=Instruction data=07517f0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011520 end_addr=0x80011523
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011524
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0xe227a02c8a270640, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0xb13c38c8f7de89c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x34c834fc39ac9044, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0xaf91ace499944f5c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v7 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1d7b7b2474 alignment 4 data size 4 base value 0x1cdc27e4b6
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5274467780 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9f533fbe size:0x4 Big endian:0x0 to memory:0x5274467780 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467780 mem-ID=0 size=4 element-size=4 type=Data data=be3f539f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467780 end_addr=0x5274467783
[notice]{DataBlock::Setup} allocate memory for value:0x631eb35e size:0x4 Big endian:0x0 to memory:0x5274467784 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467784 mem-ID=0 size=4 element-size=4 type=Data data=5eb31e63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467784 end_addr=0x5274467787
[notice]{DataBlock::Setup} allocate memory for value:0x675447b2 size:0x4 Big endian:0x0 to memory:0x5274467788 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467788 mem-ID=0 size=4 element-size=4 type=Data data=b2475467
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467788 end_addr=0x527446778b
[notice]{DataBlock::Setup} allocate memory for value:0x6e2f009a size:0x4 Big endian:0x0 to memory:0x527446778c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000527446778c mem-ID=0 size=4 element-size=4 type=Data data=9a002f6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x527446778c end_addr=0x527446778f
[notice]{DataBlock::Setup} allocate memory for value:0x626d6a8a size:0x4 Big endian:0x0 to memory:0x5274467790 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467790 mem-ID=0 size=4 element-size=4 type=Data data=8a6a6d62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467790 end_addr=0x5274467793
[notice]{DataBlock::Setup} allocate memory for value:0x3e8b0ee size:0x4 Big endian:0x0 to memory:0x5274467794 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467794 mem-ID=0 size=4 element-size=4 type=Data data=eeb0e803
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467794 end_addr=0x5274467797
[notice]{DataBlock::Setup} allocate memory for value:0x7def052a size:0x4 Big endian:0x0 to memory:0x5274467798 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005274467798 mem-ID=0 size=4 element-size=4 type=Data data=2a05ef7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5274467798 end_addr=0x527446779b
[notice]{DataBlock::Setup} allocate memory for value:0x8fef414e size:0x4 Big endian:0x0 to memory:0x527446779c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000527446779c mem-ID=0 size=4 element-size=4 type=Data data=4e41ef8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x527446779c end_addr=0x527446779f
[notice]{DataBlock::Setup} allocate memory for value:0x2d159e84 size:0x4 Big endian:0x0 to memory:0x52744677a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677a0 mem-ID=0 size=4 element-size=4 type=Data data=849e152d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677a0 end_addr=0x52744677a3
[notice]{DataBlock::Setup} allocate memory for value:0x46c7f92f size:0x4 Big endian:0x0 to memory:0x52744677a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677a4 mem-ID=0 size=4 element-size=4 type=Data data=2ff9c746
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677a4 end_addr=0x52744677a7
[notice]{DataBlock::Setup} allocate memory for value:0xc57aacc1 size:0x4 Big endian:0x0 to memory:0x52744677a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677a8 mem-ID=0 size=4 element-size=4 type=Data data=c1ac7ac5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677a8 end_addr=0x52744677ab
[notice]{DataBlock::Setup} allocate memory for value:0xfcff83e size:0x4 Big endian:0x0 to memory:0x52744677ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677ac mem-ID=0 size=4 element-size=4 type=Data data=3ef8cf0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677ac end_addr=0x52744677af
[notice]{DataBlock::Setup} allocate memory for value:0xea5c0c35 size:0x4 Big endian:0x0 to memory:0x52744677b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677b0 mem-ID=0 size=4 element-size=4 type=Data data=350c5cea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677b0 end_addr=0x52744677b3
[notice]{DataBlock::Setup} allocate memory for value:0x5573dc09 size:0x4 Big endian:0x0 to memory:0x52744677b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677b4 mem-ID=0 size=4 element-size=4 type=Data data=09dc7355
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677b4 end_addr=0x52744677b7
[notice]{DataBlock::Setup} allocate memory for value:0xda6cc73b size:0x4 Big endian:0x0 to memory:0x52744677b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677b8 mem-ID=0 size=4 element-size=4 type=Data data=3bc76cda
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677b8 end_addr=0x52744677bb
[notice]{DataBlock::Setup} allocate memory for value:0x12a74e65 size:0x4 Big endian:0x0 to memory:0x52744677bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000052744677bc mem-ID=0 size=4 element-size=4 type=Data data=654ea712
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x52744677bc end_addr=0x52744677bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5274 value 0x5274
[info] opname=rd
[notice]Committing instruction "LUI x16, 21108" at 0x80011524=>[0]0x80011524 (0x5274837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011524 mem-ID=0 size=4 element-size=4 type=Instruction data=37482705
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011524 end_addr=0x80011527
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5274000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011528
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x467 value 0x467
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 1127" at 0x80011528=>[0]0x80011528 (0x4678081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011528 mem-ID=0 size=4 element-size=4 type=Instruction data=1b087846
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011528 end_addr=0x8001152b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5274467, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001152c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x8001152c=>[0]0x8001152c (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001152c mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001152c end_addr=0x8001152f
[notice]retire source stage: 17, access: 0x18, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5274467000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011530
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x780 value 0x780
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 1920" at 0x80011530=>[0]0x80011530 (0x78080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011530 mem-ID=0 size=4 element-size=4 type=Instruction data=13080878
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011530 end_addr=0x80011533
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5274467780, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011534
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x16" at 0x80011534=>[0]0x80011534 (0x2880d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011534 mem-ID=0 size=4 element-size=4 type=Instruction data=870d8802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011534 end_addr=0x80011537
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011538
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0x631eb35e9f533fbe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0x6e2f009a675447b2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0x3e8b0ee626d6a8a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x8fef414e7def052a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0x46c7f92f2d159e84, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0xfcff83ec57aacc1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x5573dc09ea5c0c35, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0x12a74e65da6cc73b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe6e value 0xe6e
[info] opname=rd
[notice]Committing instruction "LUI x4, 3694" at 0x80011538=>[0]0x80011538 (0xe6e237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011538 mem-ID=0 size=4 element-size=4 type=Instruction data=37e2e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011538 end_addr=0x8001153b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xe6e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001153c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x13f value 0x13f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 319" at 0x8001153c=>[0]0x8001153c (0x13f2021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001153c mem-ID=0 size=4 element-size=4 type=Instruction data=1b02f213
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001153c end_addr=0x8001153f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xe6e13f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011540
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x80011540=>[0]0x80011540 (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011540 mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011540 end_addr=0x80011543
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1cdc27e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011544
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4b6 value 0x4b6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1206" at 0x80011544=>[0]0x80011544 (0x4b620213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011544 mem-ID=0 size=4 element-size=4 type=Instruction data=1302624b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011544 end_addr=0x80011547
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1cdc27e4b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011548
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d7b7b2474=>part 1 PA [0]0x1d7b7b2474 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d7b7b2474=>part 1 PA [0]0x1d7b7b2474 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d7b7b2474=>part 1 PA [0]0x1d7b7b2474 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x23656cd0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d7b7b2474=>part 1 PA [0]0x1d7b7b2474 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d7b7b2474 mem-ID=0 size=4 element-size=4 type=Data data=d06c6523
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d7b7b2474 end_addr=0x1d7b7b2477
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3f469814=>part 1 PA [0]0x1d3f469814 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3f469814=>part 1 PA [0]0x1d3f469814 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3f469814=>part 1 PA [0]0x1d3f469814 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3f469814=>part 1 PA [0]0x1d3f469814 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d3f469814 mem-ID=0 size=4 element-size=4 type=Data data=61e53bfc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d3f469814 end_addr=0x1d3f469817
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d437c2c68=>part 1 PA [0]0x1d437c2c68 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d437c2c68=>part 1 PA [0]0x1d437c2c68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d437c2c68=>part 1 PA [0]0x1d437c2c68 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8327828c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d437c2c68=>part 1 PA [0]0x1d437c2c68 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d437c2c68 mem-ID=0 size=4 element-size=4 type=Data data=8c822783
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d437c2c68 end_addr=0x1d437c2c6b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d4a56e550=>part 1 PA [0]0x1d4a56e550 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d4a56e550=>part 1 PA [0]0x1d4a56e550 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d4a56e550=>part 1 PA [0]0x1d4a56e550 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x68c20074
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d4a56e550=>part 1 PA [0]0x1d4a56e550 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d4a56e550 mem-ID=0 size=4 element-size=4 type=Data data=7400c268
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d4a56e550 end_addr=0x1d4a56e553
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3e954f40=>part 1 PA [0]0x1d3e954f40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3e954f40=>part 1 PA [0]0x1d3e954f40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3e954f40=>part 1 PA [0]0x1d3e954f40 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe2d482f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d3e954f40=>part 1 PA [0]0x1d3e954f40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d3e954f40 mem-ID=0 size=4 element-size=4 type=Data data=f482d4e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d3e954f40 end_addr=0x1d3e954f43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ce01095a4=>part 1 PA [0]0x1ce01095a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ce01095a4=>part 1 PA [0]0x1ce01095a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ce01095a4=>part 1 PA [0]0x1ce01095a4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x88211e08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ce01095a4=>part 1 PA [0]0x1ce01095a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ce01095a4 mem-ID=0 size=4 element-size=4 type=Data data=081e2188
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ce01095a4 end_addr=0x1ce01095a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5a16e9e0=>part 1 PA [0]0x1d5a16e9e0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5a16e9e0=>part 1 PA [0]0x1d5a16e9e0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5a16e9e0=>part 1 PA [0]0x1d5a16e9e0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x63c705a8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d5a16e9e0=>part 1 PA [0]0x1d5a16e9e0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d5a16e9e0 mem-ID=0 size=4 element-size=4 type=Data data=a805c763
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d5a16e9e0 end_addr=0x1d5a16e9e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6c172604=>part 1 PA [0]0x1d6c172604 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6c172604=>part 1 PA [0]0x1d6c172604 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6c172604=>part 1 PA [0]0x1d6c172604 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x303d5808
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d6c172604=>part 1 PA [0]0x1d6c172604 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d6c172604 mem-ID=0 size=4 element-size=4 type=Data data=08583d30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d6c172604 end_addr=0x1d6c172607
[notice]Committing instruction "VLOXEI32.V v4, x4, v27, Vector result" at 0x80011548=>[0]0x80011548 (0xdb26207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011548 mem-ID=0 size=4 element-size=4 type=Instruction data=0762b20d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011548 end_addr=0x8001154b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001154c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0x68c200748327828c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xa8ca6860e2d482f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0x303d5808fe08404c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4f3aa0ad6c alignment 4 data size 4 base value 0xd8e4d73411a860be
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2adddd3dc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x271b291b28f84cae size:0x8 Big endian:0x0 to memory:0x2adddd3dc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3dc0 mem-ID=0 size=8 element-size=8 type=Data data=ae4cf8281b291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3dc0 end_addr=0x2adddd3dc7
[notice]{DataBlock::Setup} allocate memory for value:0x271b28ddbcbf539e size:0x8 Big endian:0x0 to memory:0x2adddd3dc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3dc8 mem-ID=0 size=8 element-size=8 type=Data data=9e53bfbcdd281b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3dc8 end_addr=0x2adddd3dcf
[notice]{DataBlock::Setup} allocate memory for value:0x271b28d1bb10ac46 size:0x8 Big endian:0x0 to memory:0x2adddd3dd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3dd0 mem-ID=0 size=8 element-size=8 type=Data data=46ac10bbd1281b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3dd0 end_addr=0x2adddd3dd7
[notice]{DataBlock::Setup} allocate memory for value:0x271b294109f458d2 size:0x8 Big endian:0x0 to memory:0x2adddd3dd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3dd8 mem-ID=0 size=8 element-size=8 type=Data data=d258f40941291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3dd8 end_addr=0x2adddd3ddf
[notice]{DataBlock::Setup} allocate memory for value:0x271b291bb382d5da size:0x8 Big endian:0x0 to memory:0x2adddd3de0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3de0 mem-ID=0 size=8 element-size=8 type=Data data=dad582b31b291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3de0 end_addr=0x2adddd3de7
[notice]{DataBlock::Setup} allocate memory for value:0x271b292c24501976 size:0x8 Big endian:0x0 to memory:0x2adddd3de8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3de8 mem-ID=0 size=8 element-size=8 type=Data data=761950242c291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3de8 end_addr=0x2adddd3def
[notice]{DataBlock::Setup} allocate memory for value:0x271b290c39caffc2 size:0x8 Big endian:0x0 to memory:0x2adddd3df0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3df0 mem-ID=0 size=8 element-size=8 type=Data data=c2ffca390c291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3df0 end_addr=0x2adddd3df7
[notice]{DataBlock::Setup} allocate memory for value:0x271b293f14fbcc9a size:0x8 Big endian:0x0 to memory:0x2adddd3df8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002adddd3df8 mem-ID=0 size=8 element-size=8 type=Data data=9accfb143f291b27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2adddd3df8 end_addr=0x2adddd3dff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xab7 value 0xab7
[info] opname=rd
[notice]Committing instruction "LUI x4, 2743" at 0x8001154c=>[0]0x8001154c (0xab7237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001154c mem-ID=0 size=4 element-size=4 type=Instruction data=3772ab00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001154c end_addr=0x8001154f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xab7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011550
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x775 value 0x775
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 1909" at 0x80011550=>[0]0x80011550 (0x7752021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011550 mem-ID=0 size=4 element-size=4 type=Instruction data=1b025277
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011550 end_addr=0x80011553
[notice]retire source stage: 0, access: 0x12, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0xab7775, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011554
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xe" at 0x80011554=>[0]0x80011554 (0xe21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011554 mem-ID=0 size=4 element-size=4 type=Instruction data=1312e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011554 end_addr=0x80011557
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x2adddd4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011558
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdc0 value 0xdc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -576" at 0x80011558=>[0]0x80011558 (0xdc020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011558 mem-ID=0 size=4 element-size=4 type=Instruction data=130202dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011558 end_addr=0x8001155b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x2adddd3dc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001155c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x4" at 0x8001155c=>[0]0x8001155c (0x2820807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001155c mem-ID=0 size=4 element-size=4 type=Instruction data=07088202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001155c end_addr=0x8001155f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011560
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0x271b291b28f84cae, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x271b28ddbcbf539e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x271b28d1bb10ac46, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x271b294109f458d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0x271b291bb382d5da, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0x271b292c24501976, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0x271b290c39caffc2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0x271b293f14fbcc9a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3639 value 0x3639
[info] opname=rd
[notice]Committing instruction "LUI x2, 13881" at 0x80011560=>[0]0x80011560 (0x3639137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011560 mem-ID=0 size=4 element-size=4 type=Instruction data=37916303
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011560 end_addr=0x80011563
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3639000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011564
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x35d value 0x35d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 861" at 0x80011564=>[0]0x80011564 (0x35d1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011564 mem-ID=0 size=4 element-size=4 type=Instruction data=1b01d135
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011564 end_addr=0x80011567
[notice]retire source stage: 5, access: 0x9, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x363935d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011568
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x80011568=>[0]0x80011568 (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011568 mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011568 end_addr=0x8001156b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6c726ba000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001156c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa09 value 0xa09
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1527" at 0x8001156c=>[0]0x8001156c (0xa0910113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001156c mem-ID=0 size=4 element-size=4 type=Instruction data=130191a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001156c end_addr=0x8001156f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6c726b9a09, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011570
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011570=>[0]0x80011570 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011570 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011570 end_addr=0x80011573
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6c726b9a09000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011574
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd43 value 0xd43
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -701" at 0x80011574=>[0]0x80011574 (0xd4310113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011574 mem-ID=0 size=4 element-size=4 type=Instruction data=130131d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011574 end_addr=0x80011577
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6c726b9a08d43, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011578
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x80011578=>[0]0x80011578 (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011578 mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011578 end_addr=0x8001157b
[notice]retire source stage: a, access: 0xd, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xd8e4d73411a86000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001157c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe value 0xbe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 190" at 0x8001157c=>[0]0x8001157c (0xbe10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001157c mem-ID=0 size=4 element-size=4 type=Instruction data=1301e10b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001157c end_addr=0x8001157f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xd8e4d73411a860be, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011580
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v15
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f3aa0ad6c=>part 1 PA [0]0x4f3aa0ad6c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f3aa0ad6c=>part 1 PA [0]0x4f3aa0ad6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f3aa0ad6c=>part 1 PA [0]0x4f3aa0ad6c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x990c4100
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4f3aa0ad6c=>part 1 PA [0]0x4f3aa0ad6c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004f3aa0ad6c mem-ID=0 size=4 element-size=4 type=Data data=00410c99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4f3aa0ad6c end_addr=0x4f3aa0ad6f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ce67b45c=>part 1 PA [0]0x11ce67b45c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ce67b45c=>part 1 PA [0]0x11ce67b45c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ce67b45c=>part 1 PA [0]0x11ce67b45c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2f9d39a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ce67b45c=>part 1 PA [0]0x11ce67b45c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011ce67b45c mem-ID=0 size=4 element-size=4 type=Data data=a0399d2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11ce67b45c end_addr=0x11ce67b45f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ccb90d04=>part 1 PA [0]0x5ccb90d04 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ccb90d04=>part 1 PA [0]0x5ccb90d04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ccb90d04=>part 1 PA [0]0x5ccb90d04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ccb90d04=>part 1 PA [0]0x5ccb90d04 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005ccb90d04 mem-ID=0 size=4 element-size=4 type=Data data=1633ea12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ccb90d04 end_addr=0x5ccb90d07
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x751b9cb990=>part 1 PA [0]0x751b9cb990 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x751b9cb990=>part 1 PA [0]0x751b9cb990 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x751b9cb990=>part 1 PA [0]0x751b9cb990 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd150570c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x751b9cb990=>part 1 PA [0]0x751b9cb990 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000751b9cb990 mem-ID=0 size=4 element-size=4 type=Data data=0c5750d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x751b9cb990 end_addr=0x751b9cb993
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4fc52b3698=>part 1 PA [0]0x4fc52b3698 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4fc52b3698=>part 1 PA [0]0x4fc52b3698 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4fc52b3698=>part 1 PA [0]0x4fc52b3698 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf011afa0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4fc52b3698=>part 1 PA [0]0x4fc52b3698 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004fc52b3698 mem-ID=0 size=4 element-size=4 type=Data data=a0af11f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4fc52b3698 end_addr=0x4fc52b369b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6035f87a34=>part 1 PA [0]0x6035f87a34 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6035f87a34=>part 1 PA [0]0x6035f87a34 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6035f87a34=>part 1 PA [0]0x6035f87a34 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5c1fe714
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6035f87a34=>part 1 PA [0]0x6035f87a34 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006035f87a34 mem-ID=0 size=4 element-size=4 type=Data data=14e71f5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6035f87a34 end_addr=0x6035f87a37
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404b736080=>part 1 PA [0]0x404b736080 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404b736080=>part 1 PA [0]0x404b736080 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404b736080=>part 1 PA [0]0x404b736080 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf5f4928c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x404b736080=>part 1 PA [0]0x404b736080 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000404b736080 mem-ID=0 size=4 element-size=4 type=Data data=8c92f4f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x404b736080 end_addr=0x404b736083
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7326a42d58=>part 1 PA [0]0x7326a42d58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7326a42d58=>part 1 PA [0]0x7326a42d58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7326a42d58=>part 1 PA [0]0x7326a42d58 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x64e84a54
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7326a42d58=>part 1 PA [0]0x7326a42d58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007326a42d58 mem-ID=0 size=4 element-size=4 type=Data data=544ae864
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7326a42d58 end_addr=0x7326a42d5b
[notice]Committing instruction "VLOXEI64.V v15, x2, v16, Vector result" at 0x80011580=>[0]0x80011580 (0xd017787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011580 mem-ID=0 size=4 element-size=4 type=Instruction data=8777010d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011580 end_addr=0x80011583
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_0 initial value 0x551fc890a5230669
[SimApiHANDCAR::WriteRegister] v15_0 0x551fc890a5230669/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_1 initial value 0x1e32fc8555ad7e58
[SimApiHANDCAR::WriteRegister] v15_1 0x1e32fc8555ad7e58/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_2 initial value 0x5ba98324ec915f67
[SimApiHANDCAR::WriteRegister] v15_2 0x5ba98324ec915f67/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_3 initial value 0xbea52ed2cc05874e
[SimApiHANDCAR::WriteRegister] v15_3 0xbea52ed2cc05874e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_4 initial value 0x6586423b96f38b4d
[SimApiHANDCAR::WriteRegister] v15_4 0x6586423b96f38b4d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_5 initial value 0x247b8a922addc252
[SimApiHANDCAR::WriteRegister] v15_5 0x247b8a922addc252/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_6 initial value 0xa18b1aa05e8d31e0
[SimApiHANDCAR::WriteRegister] v15_6 0xa18b1aa05e8d31e0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v15_7 initial value 0x44e48fe13cbdefc4
[SimApiHANDCAR::WriteRegister] v15_7 0x44e48fe13cbdefc4/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011584
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0xd150570c12ea3316, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0x5ba98324f011afa0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0x64e84a54cc05874e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VLOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5d2 value 0x5d2
[info] opname=rd
[notice]Committing instruction "LUI x15, 1490" at 0x80011584=>[0]0x80011584 (0x5d27b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011584 mem-ID=0 size=4 element-size=4 type=Instruction data=b7275d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011584 end_addr=0x80011587
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x5d2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011588
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x781 value 0x781
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 1921" at 0x80011588=>[0]0x80011588 (0x7817879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011588 mem-ID=0 size=4 element-size=4 type=Instruction data=9b871778
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011588 end_addr=0x8001158b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x5d2781, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001158c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xd" at 0x8001158c=>[0]0x8001158c (0xd79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001158c mem-ID=0 size=4 element-size=4 type=Instruction data=9397d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001158c end_addr=0x8001158f
[notice]retire source stage: f, access: 0x1f, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0xba4f02000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011590
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbb0 value 0xbb0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -1104" at 0x80011590=>[0]0x80011590 (0xbb078793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011590 mem-ID=0 size=4 element-size=4 type=Instruction data=938707bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011590 end_addr=0x80011593
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0xba4f01bb0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011594
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7eee value 0x7eee
[info] opname=rd
[notice]Committing instruction "LUI x22, 32494" at 0x80011594=>[0]0x80011594 (0x7eeeb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011594 mem-ID=0 size=4 element-size=4 type=Instruction data=37ebee07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011594 end_addr=0x80011597
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7eee000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011598
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe37 value 0xe37
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, -457" at 0x80011598=>[0]0x80011598 (0xe37b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011598 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b7be3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011598 end_addr=0x8001159b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7eede37, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001159c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x8001159c=>[0]0x8001159c (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001159c mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001159c end_addr=0x8001159f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7eede37000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2d0 value 0x2d0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 720" at 0x800115a0=>[0]0x800115a0 (0x2d0b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a0 mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a0 end_addr=0x800115a3
[notice]retire source stage: 14, access: 0x1e, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7eede372d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1dd6 value 0x1dd6
[info] opname=rd
[notice]Committing instruction "LUI x10, 7638" at 0x800115a4=>[0]0x800115a4 (0x1dd6537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a4 mem-ID=0 size=4 element-size=4 type=Instruction data=3765dd01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a4 end_addr=0x800115a7
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x1dd6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115a8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc5 value 0xc5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 197" at 0x800115a8=>[0]0x800115a8 (0xc55051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115a8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05550c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115a8 end_addr=0x800115ab
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x1dd60c5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115ac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x800115ac=>[0]0x800115ac (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115ac mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115ac end_addr=0x800115af
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x3bac18a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3dc value 0x3dc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 988" at 0x800115b0=>[0]0x800115b0 (0x3dc50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1305c53d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b0 end_addr=0x800115b3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x3bac18a3dc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b4
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3226 value 0x3226
[info] opname=rd
[notice]Committing instruction "LUI x16, 12838" at 0x800115b4=>[0]0x800115b4 (0x3226837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b4 mem-ID=0 size=4 element-size=4 type=Instruction data=37682203
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b4 end_addr=0x800115b7
[notice]retire source stage: 19, access: 0x10, size: 1, type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x3226000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115b8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80d value 0x80d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -2035" at 0x800115b8=>[0]0x800115b8 (0x80d8081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08d880
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115b8 end_addr=0x800115bb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x322580d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115bc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x800115bc=>[0]0x800115bc (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115bc mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115bc end_addr=0x800115bf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x322580d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x104 value 0x104
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 260" at 0x800115c0=>[0]0x800115c0 (0x10480813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c0 mem-ID=0 size=4 element-size=4 type=Instruction data=13084810
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c0 end_addr=0x800115c3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x322580d104, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1572 value 0x1572
[info] opname=rd
[notice]Committing instruction "LUI x18, 5490" at 0x800115c4=>[0]0x800115c4 (0x1572937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c4 mem-ID=0 size=4 element-size=4 type=Instruction data=37295701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c4 end_addr=0x800115c7
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x1572000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b5 value 0x3b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 949" at 0x800115c8=>[0]0x800115c8 (0x3b59091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09593b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115c8 end_addr=0x800115cb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x15723b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xe" at 0x800115cc=>[0]0x800115cc (0xe91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115cc mem-ID=0 size=4 element-size=4 type=Instruction data=1319e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115cc end_addr=0x800115cf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x55c8ed4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x590 value 0x590
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1424" at 0x800115d0=>[0]0x800115d0 (0x59090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d0 mem-ID=0 size=4 element-size=4 type=Instruction data=13090959
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d0 end_addr=0x800115d3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x55c8ed4590, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d4
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1a3b value 0x1a3b
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x5
[notice]Committing instruction "LUI x5, 6715" at 0x800115d4=>[0]0x800115d4 (0x1a3b2b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b2a301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d4 end_addr=0x800115d7
[info]current dest entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x5 initial value 0x1896c97a3a66bf1a
[SimApiHANDCAR::WriteRegister] x5 0x1896c97a3a66bf1a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x1a3b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115d8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd9f value 0xd9f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -609" at 0x800115d8=>[0]0x800115d8 (0xd9f2829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b82f2d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115d8 end_addr=0x800115db
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x1a3ad9f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115dc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x800115dc=>[0]0x800115dc (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115dc mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115dc end_addr=0x800115df
[notice]retire source stage: 3, access: 0x4, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3475b3e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 16" at 0x800115e0=>[0]0x800115e0 (0x1028293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e0 mem-ID=0 size=4 element-size=4 type=Instruction data=93820201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e0 end_addr=0x800115e3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3475b3e010, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3173 value 0x3173
[info] opname=rd
[notice]Committing instruction "LUI x24, 12659" at 0x800115e4=>[0]0x800115e4 (0x3173c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e4 mem-ID=0 size=4 element-size=4 type=Instruction data=373c1703
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e4 end_addr=0x800115e7
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x3173000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115e8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdd value 0xdd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 221" at 0x800115e8=>[0]0x800115e8 (0xddc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115e8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cdc0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115e8 end_addr=0x800115eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x31730dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115ec
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x800115ec=>[0]0x800115ec (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115ec mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115ec end_addr=0x800115ef
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x62e61ba000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfb4 value 0xfb4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -76" at 0x800115f0=>[0]0x800115f0 (0xfb4c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f0 mem-ID=0 size=4 element-size=4 type=Instruction data=130c4cfb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f0 end_addr=0x800115f3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x62e61b9fb4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f4
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x507 value 0x507
[info] opname=rd
[notice]Committing instruction "LUI x25, 1287" at 0x800115f4=>[0]0x800115f4 (0x507cb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f4 mem-ID=0 size=4 element-size=4 type=Instruction data=b77c5000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f4 end_addr=0x800115f7
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x507000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x493 value 0x493
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, 1171" at 0x800115f8=>[0]0x800115f8 (0x493c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c3c49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115f8 end_addr=0x800115fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x507493, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800115fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xd" at 0x800115fc=>[0]0x800115fc (0xdc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800115fc mem-ID=0 size=4 element-size=4 type=Instruction data=939cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800115fc end_addr=0x800115ff
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0xa0e926000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011600
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x170 value 0x170
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 368" at 0x80011600=>[0]0x80011600 (0x170c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011600 mem-ID=0 size=4 element-size=4 type=Instruction data=938c0c17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011600 end_addr=0x80011603
[notice]retire source stage: c, access: 0x2, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0xa0e926170, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011604
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd6d value 0xd6d
[info] opname=rd
[notice]Committing instruction "LUI x1, 3437" at 0x80011604=>[0]0x80011604 (0xd6d0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011604 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d0d600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011604 end_addr=0x80011607
[info]current dest entropy:9, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned ON from WarmUp
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xd6d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011608
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ad value 0x1ad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 429" at 0x80011608=>[0]0x80011608 (0x1ad0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011608 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80d01a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011608 end_addr=0x8001160b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xd6d1ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001160c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x8001160c=>[0]0x8001160c (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001160c mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001160c end_addr=0x8001160f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x1ada35a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011610
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 896" at 0x80011610=>[0]0x80011610 (0x38008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011610 mem-ID=0 size=4 element-size=4 type=Instruction data=93800038
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011610 end_addr=0x80011613
[notice]retire dest stage: 10, access: 0xf, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x1ada35a380, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011614
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3c47 value 0x3c47
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x7
[notice]Committing instruction "LUI x7, 15431" at 0x80011614=>[0]0x80011614 (0x3c473b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011614 mem-ID=0 size=4 element-size=4 type=Instruction data=b773c403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011614 end_addr=0x80011617
[info]current dest entropy:9, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x7 initial value 0x4d2731395c4cee0f
[SimApiHANDCAR::WriteRegister] x7 0x4d2731395c4cee0f/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x3c47000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011618
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfa7 value 0xfa7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -89" at 0x80011618=>[0]0x80011618 (0xfa73839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011618 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8373fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011618 end_addr=0x8001161b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x3c46fa7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001161c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x8001161c=>[0]0x8001161c (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001161c mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001161c end_addr=0x8001161f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x3c46fa7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011620
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc0 value 0xfc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -64" at 0x80011620=>[0]0x80011620 (0xfc038393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011620 mem-ID=0 size=4 element-size=4 type=Instruction data=938303fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011620 end_addr=0x80011623
[notice]retire dest stage: 14, access: 0x16, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x3c46fa6fc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011624
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x57cf value 0x57cf
[info] opname=rd
[notice]Committing instruction "LUI x17, 22479" at 0x80011624=>[0]0x80011624 (0x57cf8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011624 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f87c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011624 end_addr=0x80011627
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x57cf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011628
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x217 value 0x217
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 535" at 0x80011628=>[0]0x80011628 (0x2178889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011628 mem-ID=0 size=4 element-size=4 type=Instruction data=9b887821
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011628 end_addr=0x8001162b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x57cf217, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001162c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x8001162c=>[0]0x8001162c (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001162c mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001162c end_addr=0x8001162f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x57cf217000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011630
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x190 value 0x190
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 400" at 0x80011630=>[0]0x80011630 (0x19088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011630 mem-ID=0 size=4 element-size=4 type=Instruction data=93880819
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011630 end_addr=0x80011633
[notice]retire dest stage: 18, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x57cf217190, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011634
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1312f value 0x1312f
[info] opname=rd
[notice]Committing instruction "LUI x6, 78127" at 0x80011634=>[0]0x80011634 (0x1312f337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011634 mem-ID=0 size=4 element-size=4 type=Instruction data=37f31213
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011634 end_addr=0x80011637
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1312f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011638
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc90 value 0xc90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -880" at 0x80011638=>[0]0x80011638 (0xc903031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011638 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0303c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011638 end_addr=0x8001163b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x1312ec90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001163c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x78bd value 0x78bd
[info] opname=rd
[notice]Committing instruction "LUI x14, 30909" at 0x8001163c=>[0]0x8001163c (0x78bd737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001163c mem-ID=0 size=4 element-size=4 type=Instruction data=37d78b07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001163c end_addr=0x8001163f
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x78bd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011640
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x83 value 0x83
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, 131" at 0x80011640=>[0]0x80011640 (0x837071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011640 mem-ID=0 size=4 element-size=4 type=Instruction data=1b073708
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011640 end_addr=0x80011643
[notice]retire dest stage: 1c, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x78bd083, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011644
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x80011644=>[0]0x80011644 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011644 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011644 end_addr=0x80011647
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x78bd083000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011648
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa74 value 0xa74
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1420" at 0x80011648=>[0]0x80011648 (0xa7470713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011648 mem-ID=0 size=4 element-size=4 type=Instruction data=130747a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011648 end_addr=0x8001164b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x78bd082a74, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001164c
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3e0c value 0x3e0c
[info] opname=rd
[notice]Committing instruction "LUI x8, 15884" at 0x8001164c=>[0]0x8001164c (0x3e0c437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001164c mem-ID=0 size=4 element-size=4 type=Instruction data=37c4e003
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001164c end_addr=0x8001164f
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3e0c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011650
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2bd value 0x2bd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, 701" at 0x80011650=>[0]0x80011650 (0x2bd4041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011650 mem-ID=0 size=4 element-size=4 type=Instruction data=1b04d42b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011650 end_addr=0x80011653
[notice]retire dest stage: 0, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3e0c2bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011654
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80011654=>[0]0x80011654 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011654 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011654 end_addr=0x80011657
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3e0c2bd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011658
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x610 value 0x610
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1552" at 0x80011658=>[0]0x80011658 (0x61040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011658 mem-ID=0 size=4 element-size=4 type=Instruction data=13040461
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011658 end_addr=0x8001165b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x3e0c2bd610, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001165c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x153c value 0x153c
[info] opname=rd
[notice]Committing instruction "LUI x20, 5436" at 0x8001165c=>[0]0x8001165c (0x153ca37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001165c mem-ID=0 size=4 element-size=4 type=Instruction data=37ca5301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001165c end_addr=0x8001165f
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x153c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011660
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbd value 0xbd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 189" at 0x80011660=>[0]0x80011660 (0xbda0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011660 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011660 end_addr=0x80011663
[notice]retire dest stage: 4, access: 0x5, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x153c0bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011664
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011664=>[0]0x80011664 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011664 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011664 end_addr=0x80011667
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x153c0bd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011668
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa20 value 0xa20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1504" at 0x80011668=>[0]0x80011668 (0xa20a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011668 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0aa2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011668 end_addr=0x8001166b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x153c0bca20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001166c
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x45ea9b3518 alignment 4 data size 4 base value 0x45ea9b3488
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x103f6846c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x103f6846c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c0 mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c0 end_addr=0x103f6846c0
[notice]{DataBlock::Setup} allocate memory for value:0x80 size:0x1 Big endian:0x0 to memory:0x103f6846c1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c1 mem-ID=0 size=1 element-size=1 type=Data data=80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c1 end_addr=0x103f6846c1
[notice]{DataBlock::Setup} allocate memory for value:0x80 size:0x1 Big endian:0x0 to memory:0x103f6846c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c2 mem-ID=0 size=1 element-size=1 type=Data data=80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c2 end_addr=0x103f6846c2
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x103f6846c3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c3 mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c3 end_addr=0x103f6846c3
[notice]{DataBlock::Setup} allocate memory for value:0xa4 size:0x1 Big endian:0x0 to memory:0x103f6846c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c4 mem-ID=0 size=1 element-size=1 type=Data data=a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c4 end_addr=0x103f6846c4
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x103f6846c5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c5 mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c5 end_addr=0x103f6846c5
[notice]{DataBlock::Setup} allocate memory for value:0x18 size:0x1 Big endian:0x0 to memory:0x103f6846c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c6 mem-ID=0 size=1 element-size=1 type=Data data=18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c6 end_addr=0x103f6846c6
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x103f6846c7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c7 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c7 end_addr=0x103f6846c7
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x103f6846c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c8 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c8 end_addr=0x103f6846c8
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x103f6846c9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846c9 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846c9 end_addr=0x103f6846c9
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x103f6846ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ca mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ca end_addr=0x103f6846ca
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x103f6846cb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846cb mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846cb end_addr=0x103f6846cb
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x103f6846cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846cc mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846cc end_addr=0x103f6846cc
[notice]{DataBlock::Setup} allocate memory for value:0x8e size:0x1 Big endian:0x0 to memory:0x103f6846cd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846cd mem-ID=0 size=1 element-size=1 type=Data data=8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846cd end_addr=0x103f6846cd
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x103f6846ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ce mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ce end_addr=0x103f6846ce
[notice]{DataBlock::Setup} allocate memory for value:0x5b size:0x1 Big endian:0x0 to memory:0x103f6846cf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846cf mem-ID=0 size=1 element-size=1 type=Data data=5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846cf end_addr=0x103f6846cf
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x103f6846d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d0 mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d0 end_addr=0x103f6846d0
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x103f6846d1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d1 mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d1 end_addr=0x103f6846d1
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x103f6846d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d2 mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d2 end_addr=0x103f6846d2
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x103f6846d3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d3 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d3 end_addr=0x103f6846d3
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x103f6846d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d4 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d4 end_addr=0x103f6846d4
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x103f6846d5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d5 mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d5 end_addr=0x103f6846d5
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x103f6846d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d6 mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d6 end_addr=0x103f6846d6
[notice]{DataBlock::Setup} allocate memory for value:0x9e size:0x1 Big endian:0x0 to memory:0x103f6846d7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d7 mem-ID=0 size=1 element-size=1 type=Data data=9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d7 end_addr=0x103f6846d7
[notice]{DataBlock::Setup} allocate memory for value:0x71 size:0x1 Big endian:0x0 to memory:0x103f6846d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d8 mem-ID=0 size=1 element-size=1 type=Data data=71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d8 end_addr=0x103f6846d8
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x103f6846d9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846d9 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846d9 end_addr=0x103f6846d9
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x103f6846da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846da mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846da end_addr=0x103f6846da
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x103f6846db bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846db mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846db end_addr=0x103f6846db
[notice]{DataBlock::Setup} allocate memory for value:0xf0 size:0x1 Big endian:0x0 to memory:0x103f6846dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846dc mem-ID=0 size=1 element-size=1 type=Data data=f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846dc end_addr=0x103f6846dc
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x103f6846dd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846dd mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846dd end_addr=0x103f6846dd
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x103f6846de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846de mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846de end_addr=0x103f6846de
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x103f6846df bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846df mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846df end_addr=0x103f6846df
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x103f6846e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e0 mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e0 end_addr=0x103f6846e0
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x103f6846e1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e1 mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e1 end_addr=0x103f6846e1
[notice]{DataBlock::Setup} allocate memory for value:0x4 size:0x1 Big endian:0x0 to memory:0x103f6846e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e2 mem-ID=0 size=1 element-size=1 type=Data data=04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e2 end_addr=0x103f6846e2
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x103f6846e3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e3 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e3 end_addr=0x103f6846e3
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x103f6846e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e4 mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e4 end_addr=0x103f6846e4
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x103f6846e5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e5 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e5 end_addr=0x103f6846e5
[notice]{DataBlock::Setup} allocate memory for value:0x20 size:0x1 Big endian:0x0 to memory:0x103f6846e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e6 mem-ID=0 size=1 element-size=1 type=Data data=20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e6 end_addr=0x103f6846e6
[notice]{DataBlock::Setup} allocate memory for value:0xae size:0x1 Big endian:0x0 to memory:0x103f6846e7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e7 mem-ID=0 size=1 element-size=1 type=Data data=ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e7 end_addr=0x103f6846e7
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x103f6846e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e8 mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e8 end_addr=0x103f6846e8
[notice]{DataBlock::Setup} allocate memory for value:0x3 size:0x1 Big endian:0x0 to memory:0x103f6846e9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846e9 mem-ID=0 size=1 element-size=1 type=Data data=03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846e9 end_addr=0x103f6846e9
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x103f6846ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ea mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ea end_addr=0x103f6846ea
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x103f6846eb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846eb mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846eb end_addr=0x103f6846eb
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x103f6846ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ec mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ec end_addr=0x103f6846ec
[notice]{DataBlock::Setup} allocate memory for value:0x7d size:0x1 Big endian:0x0 to memory:0x103f6846ed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ed mem-ID=0 size=1 element-size=1 type=Data data=7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ed end_addr=0x103f6846ed
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x103f6846ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ee mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ee end_addr=0x103f6846ee
[notice]{DataBlock::Setup} allocate memory for value:0xe3 size:0x1 Big endian:0x0 to memory:0x103f6846ef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ef mem-ID=0 size=1 element-size=1 type=Data data=e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ef end_addr=0x103f6846ef
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x103f6846f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f0 mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f0 end_addr=0x103f6846f0
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x103f6846f1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f1 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f1 end_addr=0x103f6846f1
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x103f6846f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f2 mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f2 end_addr=0x103f6846f2
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x103f6846f3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f3 mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f3 end_addr=0x103f6846f3
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x103f6846f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f4 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f4 end_addr=0x103f6846f4
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x103f6846f5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f5 mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f5 end_addr=0x103f6846f5
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x103f6846f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f6 mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f6 end_addr=0x103f6846f6
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x103f6846f7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f7 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f7 end_addr=0x103f6846f7
[notice]{DataBlock::Setup} allocate memory for value:0xc9 size:0x1 Big endian:0x0 to memory:0x103f6846f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f8 mem-ID=0 size=1 element-size=1 type=Data data=c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f8 end_addr=0x103f6846f8
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x103f6846f9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846f9 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846f9 end_addr=0x103f6846f9
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x103f6846fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846fa mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846fa end_addr=0x103f6846fa
[notice]{DataBlock::Setup} allocate memory for value:0xf5 size:0x1 Big endian:0x0 to memory:0x103f6846fb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846fb mem-ID=0 size=1 element-size=1 type=Data data=f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846fb end_addr=0x103f6846fb
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x103f6846fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846fc mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846fc end_addr=0x103f6846fc
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x103f6846fd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846fd mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846fd end_addr=0x103f6846fd
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x103f6846fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846fe mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846fe end_addr=0x103f6846fe
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x103f6846ff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000103f6846ff mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x103f6846ff end_addr=0x103f6846ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v27, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v27 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x7 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x410 value 0x410
[info] opname=rd
[notice]Committing instruction "LUI x8, 1040" at 0x8001166c=>[0]0x8001166c (0x410437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001166c mem-ID=0 size=4 element-size=4 type=Instruction data=37044100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001166c end_addr=0x8001166f
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x410000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011670
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xda1 value 0xda1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -607" at 0x80011670=>[0]0x80011670 (0xda14041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011670 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0414da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011670 end_addr=0x80011673
[notice]retire dest stage: 8, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x40fda1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011674
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xe" at 0x80011674=>[0]0x80011674 (0xe41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011674 mem-ID=0 size=4 element-size=4 type=Instruction data=1314e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011674 end_addr=0x80011677
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x103f684000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011678
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6c0 value 0x6c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1728" at 0x80011678=>[0]0x80011678 (0x6c040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011678 mem-ID=0 size=4 element-size=4 type=Instruction data=1304046c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011678 end_addr=0x8001167b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x103f6846c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001167c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x8" at 0x8001167c=>[0]0x8001167c (0x2840d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001167c mem-ID=0 size=4 element-size=4 type=Instruction data=870d8402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001167c end_addr=0x8001167f
[info]current source entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011680
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_0 value 0x30189ca428808090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_1 value 0x5b0d8e3d44e1d974, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_2 value 0x9ec67e136c67f9a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_3 value 0x409407f0b375ce71, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_4 value 0xae20e4903904bea5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_5 value 0xe3897d34dca303cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_6 value 0x2d4cead25697a6ec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v27_7 value 0x1433c2e9f537abc9, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x45eb value 0x45eb
[info] opname=rd
[notice]Committing instruction "LUI x7, 17899" at 0x80011680=>[0]0x80011680 (0x45eb3b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011680 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b35e04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011680 end_addr=0x80011683
[notice]retire dest stage: c, access: 0x19, size: 1, type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x45eb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011684
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b3 value 0x9b3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -1613" at 0x80011684=>[0]0x80011684 (0x9b33839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011684 mem-ID=0 size=4 element-size=4 type=Instruction data=9b83339b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011684 end_addr=0x80011687
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x45ea9b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011688
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x80011688=>[0]0x80011688 (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011688 mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011688 end_addr=0x8001168b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x45ea9b3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001168c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x488 value 0x488
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 1160" at 0x8001168c=>[0]0x8001168c (0x48838393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001168c mem-ID=0 size=4 element-size=4 type=Instruction data=93838348
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001168c end_addr=0x8001168f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x7 value 0x45ea9b3488, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011690
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3518=>part 1 PA [0]0x45ea9b3518 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3518=>part 1 PA [0]0x45ea9b3518 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3518=>part 1 PA [0]0x45ea9b3518 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xeb1b48e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3518=>part 1 PA [0]0x45ea9b3518 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b3518 mem-ID=0 size=4 element-size=4 type=Data data=e0481beb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b3518 end_addr=0x45ea9b351b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3508=>part 1 PA [0]0x45ea9b3508 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3508=>part 1 PA [0]0x45ea9b3508 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3508=>part 1 PA [0]0x45ea9b3508 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8b36192c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3508=>part 1 PA [0]0x45ea9b3508 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b3508 mem-ID=0 size=4 element-size=4 type=Data data=2c19368b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b3508 end_addr=0x45ea9b350b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3508=>part 1 PA [0]0x45ea9b3508 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b0=>part 1 PA [0]0x45ea9b34b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b0=>part 1 PA [0]0x45ea9b34b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b0=>part 1 PA [0]0x45ea9b34b0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x75577764
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b0=>part 1 PA [0]0x45ea9b34b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b34b0 mem-ID=0 size=4 element-size=4 type=Data data=64775775
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b34b0 end_addr=0x45ea9b34b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b352c=>part 1 PA [0]0x45ea9b352c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b352c=>part 1 PA [0]0x45ea9b352c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b352c=>part 1 PA [0]0x45ea9b352c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5b0f1e84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b352c=>part 1 PA [0]0x45ea9b352c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b352c mem-ID=0 size=4 element-size=4 type=Data data=841e0f5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b352c end_addr=0x45ea9b352f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3524=>part 1 PA [0]0x45ea9b3524 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3524=>part 1 PA [0]0x45ea9b3524 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3524=>part 1 PA [0]0x45ea9b3524 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1eab39a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b3524=>part 1 PA [0]0x45ea9b3524 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b3524 mem-ID=0 size=4 element-size=4 type=Data data=a439ab1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b3524 end_addr=0x45ea9b3527
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34a0=>part 1 PA [0]0x45ea9b34a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34a0=>part 1 PA [0]0x45ea9b34a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34a0=>part 1 PA [0]0x45ea9b34a0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc766cffc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34a0=>part 1 PA [0]0x45ea9b34a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b34a0 mem-ID=0 size=4 element-size=4 type=Data data=fccf66c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b34a0 end_addr=0x45ea9b34a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b8=>part 1 PA [0]0x45ea9b34b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b8=>part 1 PA [0]0x45ea9b34b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b8=>part 1 PA [0]0x45ea9b34b8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x917f9e80
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x45ea9b34b8=>part 1 PA [0]0x45ea9b34b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045ea9b34b8 mem-ID=0 size=4 element-size=4 type=Data data=809e7f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45ea9b34b8 end_addr=0x45ea9b34bb
[notice]Committing instruction "VLUXEI8.V v15, x7, v27, Vector result" at 0x80011690=>[0]0x80011690 (0x5b38787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011690 mem-ID=0 size=4 element-size=4 type=Instruction data=8787b305
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011690 end_addr=0x80011693
[notice]retire dest stage: 10, access: 0x1, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011694
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x755777648b36192c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0x5ba983245b0f1e84, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0x917f9e80cc05874e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v27, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v27 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x7 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x416ec5d768 alignment 4 data size 4 base value 0x49d97c1ac5c7931f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0xba27fa580 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xb6268426a8fe4449 size:0x8 Big endian:0x0 to memory:0xba27fa580 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa580 mem-ID=0 size=8 element-size=8 type=Data data=4944fea8268426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa580 end_addr=0xba27fa587
[notice]{DataBlock::Setup} allocate memory for value:0xb6268403576292a1 size:0x8 Big endian:0x0 to memory:0xba27fa588 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa588 mem-ID=0 size=8 element-size=8 type=Data data=a1926257038426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa588 end_addr=0xba27fa58f
[notice]{DataBlock::Setup} allocate memory for value:0xb62683fef9f5b619 size:0x8 Big endian:0x0 to memory:0xba27fa590 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa590 mem-ID=0 size=8 element-size=8 type=Data data=19b6f5f9fe8326b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa590 end_addr=0xba27fa597
[notice]{DataBlock::Setup} allocate memory for value:0xb626842899a02525 size:0x8 Big endian:0x0 to memory:0xba27fa598 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa598 mem-ID=0 size=8 element-size=8 type=Data data=2525a099288426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa598 end_addr=0xba27fa59f
[notice]{DataBlock::Setup} allocate memory for value:0xb6268464763c4ac5 size:0x8 Big endian:0x0 to memory:0xba27fa5a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa5a0 mem-ID=0 size=8 element-size=8 type=Data data=c54a3c76648426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa5a0 end_addr=0xba27fa5a7
[notice]{DataBlock::Setup} allocate memory for value:0xb626845e307a024d size:0x8 Big endian:0x0 to memory:0xba27fa5a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa5a8 mem-ID=0 size=8 element-size=8 type=Data data=4d027a305e8426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa5a8 end_addr=0xba27fa5af
[notice]{DataBlock::Setup} allocate memory for value:0xb626842cbb654801 size:0x8 Big endian:0x0 to memory:0xba27fa5b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa5b0 mem-ID=0 size=8 element-size=8 type=Data data=014865bb2c8426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa5b0 end_addr=0xba27fa5b7
[notice]{DataBlock::Setup} allocate memory for value:0xb626844399dce181 size:0x8 Big endian:0x0 to memory:0xba27fa5b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ba27fa5b8 mem-ID=0 size=8 element-size=8 type=Data data=81e1dc99438426b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xba27fa5b8 end_addr=0xba27fa5bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5d1 value 0x5d1
[info] opname=rd
[notice]Committing instruction "LUI x1, 1489" at 0x80011694=>[0]0x80011694 (0x5d10b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011694 mem-ID=0 size=4 element-size=4 type=Instruction data=b7105d00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011694 end_addr=0x80011697
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x5d1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011698
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3fd value 0x3fd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1021" at 0x80011698=>[0]0x80011698 (0x3fd0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011698 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80d03f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011698 end_addr=0x8001169b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x5d13fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001169c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x8001169c=>[0]0x8001169c (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001169c mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001169c end_addr=0x8001169f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xba27fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x580 value 0x580
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1408" at 0x800116a0=>[0]0x800116a0 (0x58008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a0 mem-ID=0 size=4 element-size=4 type=Instruction data=93800058
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a0 end_addr=0x800116a3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0xba27fa580, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x1" at 0x800116a4=>[0]0x800116a4 (0x2808787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a4 mem-ID=0 size=4 element-size=4 type=Instruction data=87878002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a4 end_addr=0x800116a7
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116a8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0xb6268426a8fe4449, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0xb6268403576292a1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0xb62683fef9f5b619, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xb626842899a02525, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0xb6268464763c4ac5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0xb626845e307a024d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0xb626842cbb654801, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0xb626844399dce181, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24ed value 0x24ed
[info] opname=rd
[notice]Committing instruction "LUI x31, 9453" at 0x800116a8=>[0]0x800116a8 (0x24edfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7df4e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116a8 end_addr=0x800116ab
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24ed000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116ac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe1 value 0xbe1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1055" at 0x800116ac=>[0]0x800116ac (0xbe1f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1fbe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116ac end_addr=0x800116af
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24ecbe1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800116b0=>[0]0x800116b0 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b0 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b0 end_addr=0x800116b3
[notice]retire dest stage: 18, access: 0x11, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24ecbe1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd63 value 0xd63
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -669" at 0x800116b4=>[0]0x800116b4 (0xd63f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b4 mem-ID=0 size=4 element-size=4 type=Instruction data=938f3fd6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b4 end_addr=0x800116b7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x24ecbe0d63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x800116b8=>[0]0x800116b8 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116b8 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116b8 end_addr=0x800116bb
[notice]retire dest stage: 1a, access: 0x6, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49d97c1ac6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc79 value 0xc79
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -903" at 0x800116bc=>[0]0x800116bc (0xc79f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116bc mem-ID=0 size=4 element-size=4 type=Instruction data=938f9fc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116bc end_addr=0x800116bf
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49d97c1ac5c79, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800116c0=>[0]0x800116c0 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c0 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c0 end_addr=0x800116c3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49d97c1ac5c79000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x31f value 0x31f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 799" at 0x800116c4=>[0]0x800116c4 (0x31ff8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938fff31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c4 end_addr=0x800116c7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x49d97c1ac5c7931f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116c8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x416ec5d768=>part 1 PA [0]0x416ec5d768 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x416ec5d768=>part 1 PA [0]0x416ec5d768 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x416ec5d768=>part 1 PA [0]0x416ec5d768 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1ac6b14
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x416ec5d768=>part 1 PA [0]0x416ec5d768 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000416ec5d768 mem-ID=0 size=4 element-size=4 type=Data data=146bac01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x416ec5d768 end_addr=0x416ec5d76b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e1d2a25c0=>part 1 PA [0]0x1e1d2a25c0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e1d2a25c0=>part 1 PA [0]0x1e1d2a25c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e1d2a25c0=>part 1 PA [0]0x1e1d2a25c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1e1d2a25c0=>part 1 PA [0]0x1e1d2a25c0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e1d2a25c0 mem-ID=0 size=4 element-size=4 type=Data data=405bfdd2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e1d2a25c0 end_addr=0x1e1d2a25c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19bfbd4938=>part 1 PA [0]0x19bfbd4938 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19bfbd4938=>part 1 PA [0]0x19bfbd4938 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19bfbd4938=>part 1 PA [0]0x19bfbd4938 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xde6860e4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x19bfbd4938=>part 1 PA [0]0x19bfbd4938 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000019bfbd4938 mem-ID=0 size=4 element-size=4 type=Data data=e46068de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19bfbd4938 end_addr=0x19bfbd493b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x435f67b844=>part 1 PA [0]0x435f67b844 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x435f67b844=>part 1 PA [0]0x435f67b844 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x435f67b844=>part 1 PA [0]0x435f67b844 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x716226a8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x435f67b844=>part 1 PA [0]0x435f67b844 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000435f67b844 mem-ID=0 size=4 element-size=4 type=Data data=a8266271
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x435f67b844 end_addr=0x435f67b847
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f3c03dde4=>part 1 PA [0]0x7f3c03dde4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f3c03dde4=>part 1 PA [0]0x7f3c03dde4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f3c03dde4=>part 1 PA [0]0x7f3c03dde4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x14134d1c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7f3c03dde4=>part 1 PA [0]0x7f3c03dde4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f3c03dde4 mem-ID=0 size=4 element-size=4 type=Data data=1c4d1314
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f3c03dde4 end_addr=0x7f3c03dde7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x78f641956c=>part 1 PA [0]0x78f641956c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x78f641956c=>part 1 PA [0]0x78f641956c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x78f641956c=>part 1 PA [0]0x78f641956c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc0c9afb8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x78f641956c=>part 1 PA [0]0x78f641956c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000078f641956c mem-ID=0 size=4 element-size=4 type=Data data=b8afc9c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x78f641956c end_addr=0x78f641956f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47812cdb20=>part 1 PA [0]0x47812cdb20 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47812cdb20=>part 1 PA [0]0x47812cdb20 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47812cdb20=>part 1 PA [0]0x47812cdb20 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x55b0fc70
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47812cdb20=>part 1 PA [0]0x47812cdb20 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047812cdb20 mem-ID=0 size=4 element-size=4 type=Data data=70fcb055
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47812cdb20 end_addr=0x47812cdb23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5fa474a0=>part 1 PA [0]0x5e5fa474a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5fa474a0=>part 1 PA [0]0x5e5fa474a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5fa474a0=>part 1 PA [0]0x5e5fa474a0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1e1c8ce8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e5fa474a0=>part 1 PA [0]0x5e5fa474a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e5fa474a0 mem-ID=0 size=4 element-size=4 type=Data data=e88c1c1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e5fa474a0 end_addr=0x5e5fa474a3
[notice]Committing instruction "VLUXEI64.V v29, x31, v15, Unmasked" at 0x800116c8=>[0]0x800116c8 (0x6fffe87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116c8 mem-ID=0 size=4 element-size=4 type=Instruction data=87feff06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116c8 end_addr=0x800116cb
[notice]retire dest stage: 1e, access: 0xe, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned OFF from Stable
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116cc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0xd2fd5b4001ac6b14, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x716226a8de6860e4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xc0c9afb814134d1c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0x1e1c8ce855b0fc70, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3a31302b10 alignment 4 data size 4 base value 0x3a312f8073
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x63660a5d00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xaa9d size:0x2 Big endian:0x0 to memory:0x63660a5d00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d00 mem-ID=0 size=2 element-size=2 type=Data data=9daa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d00 end_addr=0x63660a5d01
[notice]{DataBlock::Setup} allocate memory for value:0x1d9d size:0x2 Big endian:0x0 to memory:0x63660a5d02 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d02 mem-ID=0 size=2 element-size=2 type=Data data=9d1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d02 end_addr=0x63660a5d03
[notice]{DataBlock::Setup} allocate memory for value:0x9ba9 size:0x2 Big endian:0x0 to memory:0x63660a5d04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d04 mem-ID=0 size=2 element-size=2 type=Data data=a99b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d04 end_addr=0x63660a5d05
[notice]{DataBlock::Setup} allocate memory for value:0x6155 size:0x2 Big endian:0x0 to memory:0x63660a5d06 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d06 mem-ID=0 size=2 element-size=2 type=Data data=5561
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d06 end_addr=0x63660a5d07
[notice]{DataBlock::Setup} allocate memory for value:0x288d size:0x2 Big endian:0x0 to memory:0x63660a5d08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d08 mem-ID=0 size=2 element-size=2 type=Data data=8d28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d08 end_addr=0x63660a5d09
[notice]{DataBlock::Setup} allocate memory for value:0x55cd size:0x2 Big endian:0x0 to memory:0x63660a5d0a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d0a mem-ID=0 size=2 element-size=2 type=Data data=cd55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d0a end_addr=0x63660a5d0b
[notice]{DataBlock::Setup} allocate memory for value:0x3bd size:0x2 Big endian:0x0 to memory:0x63660a5d0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d0c mem-ID=0 size=2 element-size=2 type=Data data=bd03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d0c end_addr=0x63660a5d0d
[notice]{DataBlock::Setup} allocate memory for value:0x15f9 size:0x2 Big endian:0x0 to memory:0x63660a5d0e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d0e mem-ID=0 size=2 element-size=2 type=Data data=f915
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d0e end_addr=0x63660a5d0f
[notice]{DataBlock::Setup} allocate memory for value:0x9713 size:0x2 Big endian:0x0 to memory:0x63660a5d10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d10 mem-ID=0 size=2 element-size=2 type=Data data=1397
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d10 end_addr=0x63660a5d11
[notice]{DataBlock::Setup} allocate memory for value:0x2f34 size:0x2 Big endian:0x0 to memory:0x63660a5d12 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d12 mem-ID=0 size=2 element-size=2 type=Data data=342f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d12 end_addr=0x63660a5d13
[notice]{DataBlock::Setup} allocate memory for value:0xa47f size:0x2 Big endian:0x0 to memory:0x63660a5d14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d14 mem-ID=0 size=2 element-size=2 type=Data data=7fa4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d14 end_addr=0x63660a5d15
[notice]{DataBlock::Setup} allocate memory for value:0xe23b size:0x2 Big endian:0x0 to memory:0x63660a5d16 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d16 mem-ID=0 size=2 element-size=2 type=Data data=3be2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d16 end_addr=0x63660a5d17
[notice]{DataBlock::Setup} allocate memory for value:0xc414 size:0x2 Big endian:0x0 to memory:0x63660a5d18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d18 mem-ID=0 size=2 element-size=2 type=Data data=14c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d18 end_addr=0x63660a5d19
[notice]{DataBlock::Setup} allocate memory for value:0x1fdb size:0x2 Big endian:0x0 to memory:0x63660a5d1a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d1a mem-ID=0 size=2 element-size=2 type=Data data=db1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d1a end_addr=0x63660a5d1b
[notice]{DataBlock::Setup} allocate memory for value:0x8a54 size:0x2 Big endian:0x0 to memory:0x63660a5d1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d1c mem-ID=0 size=2 element-size=2 type=Data data=548a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d1c end_addr=0x63660a5d1d
[notice]{DataBlock::Setup} allocate memory for value:0xd30c size:0x2 Big endian:0x0 to memory:0x63660a5d1e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d1e mem-ID=0 size=2 element-size=2 type=Data data=0cd3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d1e end_addr=0x63660a5d1f
[notice]{DataBlock::Setup} allocate memory for value:0xe04e size:0x2 Big endian:0x0 to memory:0x63660a5d20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d20 mem-ID=0 size=2 element-size=2 type=Data data=4ee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d20 end_addr=0x63660a5d21
[notice]{DataBlock::Setup} allocate memory for value:0xd6c8 size:0x2 Big endian:0x0 to memory:0x63660a5d22 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d22 mem-ID=0 size=2 element-size=2 type=Data data=c8d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d22 end_addr=0x63660a5d23
[notice]{DataBlock::Setup} allocate memory for value:0x8da8 size:0x2 Big endian:0x0 to memory:0x63660a5d24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d24 mem-ID=0 size=2 element-size=2 type=Data data=a88d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d24 end_addr=0x63660a5d25
[notice]{DataBlock::Setup} allocate memory for value:0x5a34 size:0x2 Big endian:0x0 to memory:0x63660a5d26 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d26 mem-ID=0 size=2 element-size=2 type=Data data=345a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d26 end_addr=0x63660a5d27
[notice]{DataBlock::Setup} allocate memory for value:0xd7fc size:0x2 Big endian:0x0 to memory:0x63660a5d28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d28 mem-ID=0 size=2 element-size=2 type=Data data=fcd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d28 end_addr=0x63660a5d29
[notice]{DataBlock::Setup} allocate memory for value:0x1d5f size:0x2 Big endian:0x0 to memory:0x63660a5d2a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d2a mem-ID=0 size=2 element-size=2 type=Data data=5f1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d2a end_addr=0x63660a5d2b
[notice]{DataBlock::Setup} allocate memory for value:0x8fb1 size:0x2 Big endian:0x0 to memory:0x63660a5d2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d2c mem-ID=0 size=2 element-size=2 type=Data data=b18f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d2c end_addr=0x63660a5d2d
[notice]{DataBlock::Setup} allocate memory for value:0x11af size:0x2 Big endian:0x0 to memory:0x63660a5d2e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d2e mem-ID=0 size=2 element-size=2 type=Data data=af11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d2e end_addr=0x63660a5d2f
[notice]{DataBlock::Setup} allocate memory for value:0xfff3 size:0x2 Big endian:0x0 to memory:0x63660a5d30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d30 mem-ID=0 size=2 element-size=2 type=Data data=f3ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d30 end_addr=0x63660a5d31
[notice]{DataBlock::Setup} allocate memory for value:0xf4e0 size:0x2 Big endian:0x0 to memory:0x63660a5d32 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d32 mem-ID=0 size=2 element-size=2 type=Data data=e0f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d32 end_addr=0x63660a5d33
[notice]{DataBlock::Setup} allocate memory for value:0xc00b size:0x2 Big endian:0x0 to memory:0x63660a5d34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d34 mem-ID=0 size=2 element-size=2 type=Data data=0bc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d34 end_addr=0x63660a5d35
[notice]{DataBlock::Setup} allocate memory for value:0x6e29 size:0x2 Big endian:0x0 to memory:0x63660a5d36 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d36 mem-ID=0 size=2 element-size=2 type=Data data=296e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d36 end_addr=0x63660a5d37
[notice]{DataBlock::Setup} allocate memory for value:0x8bd2 size:0x2 Big endian:0x0 to memory:0x63660a5d38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d38 mem-ID=0 size=2 element-size=2 type=Data data=d28b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d38 end_addr=0x63660a5d39
[notice]{DataBlock::Setup} allocate memory for value:0x8f09 size:0x2 Big endian:0x0 to memory:0x63660a5d3a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d3a mem-ID=0 size=2 element-size=2 type=Data data=098f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d3a end_addr=0x63660a5d3b
[notice]{DataBlock::Setup} allocate memory for value:0xd448 size:0x2 Big endian:0x0 to memory:0x63660a5d3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d3c mem-ID=0 size=2 element-size=2 type=Data data=48d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d3c end_addr=0x63660a5d3d
[notice]{DataBlock::Setup} allocate memory for value:0x608c size:0x2 Big endian:0x0 to memory:0x63660a5d3e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000063660a5d3e mem-ID=0 size=2 element-size=2 type=Data data=8c60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x63660a5d3e end_addr=0x63660a5d3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x22 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x31b3 value 0x31b3
[info] opname=rd
[notice]Committing instruction "LUI x1, 12723" at 0x800116cc=>[0]0x800116cc (0x31b30b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116cc mem-ID=0 size=4 element-size=4 type=Instruction data=b7301b03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116cc end_addr=0x800116cf
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x31b3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x53 value 0x53
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 83" at 0x800116d0=>[0]0x800116d0 (0x530809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b803005
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d0 end_addr=0x800116d3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x31b3053, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xd" at 0x800116d4=>[0]0x800116d4 (0xd09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d4 mem-ID=0 size=4 element-size=4 type=Instruction data=9390d000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d4 end_addr=0x800116d7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x63660a6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116d8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -768" at 0x800116d8=>[0]0x800116d8 (0xd0008093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116d8 mem-ID=0 size=4 element-size=4 type=Instruction data=938000d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116d8 end_addr=0x800116db
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x63660a5d00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116dc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x1" at 0x800116dc=>[0]0x800116dc (0x2808787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116dc mem-ID=0 size=4 element-size=4 type=Instruction data=87878002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116dc end_addr=0x800116df
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0x61559ba91d9daa9d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x15f903bd55cd288d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0xe23ba47f2f349713, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xd30c8a541fdbc414, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0x5a348da8d6c8e04e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0x11af8fb11d5fd7fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0x6e29c00bf4e0fff3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0x608cd4488f098bd2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x746 value 0x746
[info] opname=rd
[notice]Committing instruction "LUI x22, 1862" at 0x800116e0=>[0]0x800116e0 (0x746b37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e0 mem-ID=0 size=4 element-size=4 type=Instruction data=376b7400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e0 end_addr=0x800116e3
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x746000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x25f value 0x25f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 607" at 0x800116e4=>[0]0x800116e4 (0x25fb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bfb25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e4 end_addr=0x800116e7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x74625f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xf" at 0x800116e8=>[0]0x800116e8 (0xfb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116e8 mem-ID=0 size=4 element-size=4 type=Instruction data=131bfb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116e8 end_addr=0x800116eb
[notice]retire dest stage: 6, access: 0x14, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3a312f8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x73 value 0x73
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 115" at 0x800116ec=>[0]0x800116ec (0x73b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116ec mem-ID=0 size=4 element-size=4 type=Instruction data=130b3b07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116ec end_addr=0x800116ef
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x3a312f8073, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31302b10=>part 1 PA [0]0x3a31302b10 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31302b10=>part 1 PA [0]0x3a31302b10 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31302b10=>part 1 PA [0]0x3a31302b10 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31302b10=>part 1 PA [0]0x3a31302b10 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31302b10 mem-ID=0 size=4 element-size=4 type=Data data=33d7a76e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31302b10 end_addr=0x3a31302b13
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f9e10=>part 1 PA [0]0x3a312f9e10 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f9e10=>part 1 PA [0]0x3a312f9e10 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f9e10=>part 1 PA [0]0x3a312f9e10 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f9e10=>part 1 PA [0]0x3a312f9e10 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312f9e10 mem-ID=0 size=4 element-size=4 type=Data data=7e80ee0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312f9e10 end_addr=0x3a312f9e13
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31301c1c=>part 1 PA [0]0x3a31301c1c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31301c1c=>part 1 PA [0]0x3a31301c1c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31301c1c=>part 1 PA [0]0x3a31301c1c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a31301c1c=>part 1 PA [0]0x3a31301c1c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31301c1c mem-ID=0 size=4 element-size=4 type=Data data=9dee4a4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31301c1c end_addr=0x3a31301c1f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fe1c8=>part 1 PA [0]0x3a312fe1c8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fe1c8=>part 1 PA [0]0x3a312fe1c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fe1c8=>part 1 PA [0]0x3a312fe1c8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fe1c8=>part 1 PA [0]0x3a312fe1c8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312fe1c8 mem-ID=0 size=4 element-size=4 type=Data data=c6dc3e2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312fe1c8 end_addr=0x3a312fe1cb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fa900=>part 1 PA [0]0x3a312fa900 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fa900=>part 1 PA [0]0x3a312fa900 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fa900=>part 1 PA [0]0x3a312fa900 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fa900=>part 1 PA [0]0x3a312fa900 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312fa900 mem-ID=0 size=4 element-size=4 type=Data data=b0467fbd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312fa900 end_addr=0x3a312fa903
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fd640=>part 1 PA [0]0x3a312fd640 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fd640=>part 1 PA [0]0x3a312fd640 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fd640=>part 1 PA [0]0x3a312fd640 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312fd640=>part 1 PA [0]0x3a312fd640 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312fd640 mem-ID=0 size=4 element-size=4 type=Data data=89fb7757
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312fd640 end_addr=0x3a312fd643
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f8430=>part 1 PA [0]0x3a312f8430 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f8430=>part 1 PA [0]0x3a312f8430 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f8430=>part 1 PA [0]0x3a312f8430 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f8430=>part 1 PA [0]0x3a312f8430 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312f8430 mem-ID=0 size=4 element-size=4 type=Data data=c792882d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312f8430 end_addr=0x3a312f8433
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f966c=>part 1 PA [0]0x3a312f966c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f966c=>part 1 PA [0]0x3a312f966c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f966c=>part 1 PA [0]0x3a312f966c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a312f966c=>part 1 PA [0]0x3a312f966c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a312f966c mem-ID=0 size=4 element-size=4 type=Data data=cc948c30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a312f966c end_addr=0x3a312f966f
[notice]Committing instruction "VSOXEI16.V v27, x22, v15, Unmasked" at 0x800116f0=>[0]0x800116f0 (0xefb5da7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f0 mem-ID=0 size=4 element-size=4 type=Instruction data=a75dfb0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f0 end_addr=0x800116f3
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a31302b10
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312f9e10
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a31301c1c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312fe1c8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312fa900
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312fd640
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312f8430
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3a312f966c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x22 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4c51485d2c alignment 4 data size 4 base value 0x549b355a04b0a5ca
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x15a4af6cc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xab64caf24c97b762 size:0x8 Big endian:0x0 to memory:0x15a4af6cc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cc0 mem-ID=0 size=8 element-size=8 type=Data data=62b7974cf2ca64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cc0 end_addr=0x15a4af6cc7
[notice]{DataBlock::Setup} allocate memory for value:0xab64cadb8139f502 size:0x8 Big endian:0x0 to memory:0x15a4af6cc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cc8 mem-ID=0 size=8 element-size=8 type=Data data=02f53981dbca64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cc8 end_addr=0x15a4af6ccf
[notice]{DataBlock::Setup} allocate memory for value:0xab64cb22b722f226 size:0x8 Big endian:0x0 to memory:0x15a4af6cd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cd0 mem-ID=0 size=8 element-size=8 type=Data data=26f222b722cb64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cd0 end_addr=0x15a4af6cd7
[notice]{DataBlock::Setup} allocate memory for value:0xab64cb1d32570992 size:0x8 Big endian:0x0 to memory:0x15a4af6cd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cd8 mem-ID=0 size=8 element-size=8 type=Data data=920957321dcb64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cd8 end_addr=0x15a4af6cdf
[notice]{DataBlock::Setup} allocate memory for value:0xab64cad3f06bd76e size:0x8 Big endian:0x0 to memory:0x15a4af6ce0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6ce0 mem-ID=0 size=8 element-size=8 type=Data data=6ed76bf0d3ca64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6ce0 end_addr=0x15a4af6ce7
[notice]{DataBlock::Setup} allocate memory for value:0xab64cb21cd8dfa2a size:0x8 Big endian:0x0 to memory:0x15a4af6ce8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6ce8 mem-ID=0 size=8 element-size=8 type=Data data=2afa8dcd21cb64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6ce8 end_addr=0x15a4af6cef
[notice]{DataBlock::Setup} allocate memory for value:0xab64cb142c8cba3a size:0x8 Big endian:0x0 to memory:0x15a4af6cf0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cf0 mem-ID=0 size=8 element-size=8 type=Data data=3aba8c2c14cb64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cf0 end_addr=0x15a4af6cf7
[notice]{DataBlock::Setup} allocate memory for value:0xab64cace17ac5f76 size:0x8 Big endian:0x0 to memory:0x15a4af6cf8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000015a4af6cf8 mem-ID=0 size=8 element-size=8 type=Data data=765fac17ceca64ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x15a4af6cf8 end_addr=0x15a4af6cff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15a5 value 0x15a5
[info] opname=rd
[notice]Committing instruction "LUI x17, 5541" at 0x800116f4=>[0]0x800116f4 (0x15a58b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7585a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f4 end_addr=0x800116f7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x15a5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf7 value 0xaf7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1289" at 0x800116f8=>[0]0x800116f8 (0xaf78889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8878af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116f8 end_addr=0x800116fb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x15a4af7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800116fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x800116fc=>[0]0x800116fc (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800116fc mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800116fc end_addr=0x800116ff
[notice]retire source stage: b, access: 0x8, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x15a4af7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011700
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -832" at 0x80011700=>[0]0x80011700 (0xcc088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011700 mem-ID=0 size=4 element-size=4 type=Instruction data=938808cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011700 end_addr=0x80011703
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x15a4af6cc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011704
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v10
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x17" at 0x80011704=>[0]0x80011704 (0x2888507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011704 mem-ID=0 size=4 element-size=4 type=Instruction data=07858802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011704 end_addr=0x80011707
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_0 initial value 0x7ff0000000000000
[SimApiHANDCAR::WriteRegister] v10_0 0x7ff0000000000000/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_1 initial value 0xb8ec73159a5ae3a4
[SimApiHANDCAR::WriteRegister] v10_1 0xb8ec73159a5ae3a4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_2 initial value 0x2cfc9990b412e4be
[SimApiHANDCAR::WriteRegister] v10_2 0x2cfc9990b412e4be/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_3 initial value 0x4e9afdff44721348
[SimApiHANDCAR::WriteRegister] v10_3 0x4e9afdff44721348/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_4 initial value 0xb8973843f16c7d90
[SimApiHANDCAR::WriteRegister] v10_4 0xb8973843f16c7d90/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_5 initial value 0x3deab2efdd8fdfa4
[SimApiHANDCAR::WriteRegister] v10_5 0x3deab2efdd8fdfa4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_6 initial value 0xffecc68277721844
[SimApiHANDCAR::WriteRegister] v10_6 0xffecc68277721844/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v10_7 initial value 0x27ed7782a44f908
[SimApiHANDCAR::WriteRegister] v10_7 0x27ed7782a44f908/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011708
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0xab64caf24c97b762, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0xab64cadb8139f502, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0xab64cb22b722f226, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0xab64cb1d32570992, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0xab64cad3f06bd76e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0xab64cb21cd8dfa2a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0xab64cb142c8cba3a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0xab64cace17ac5f76, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1527 value 0x1527
[info] opname=rd
[notice]Committing instruction "LUI x23, 5415" at 0x80011708=>[0]0x80011708 (0x1527bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011708 mem-ID=0 size=4 element-size=4 type=Instruction data=b77b5201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011708 end_addr=0x8001170b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x1527000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001170c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcd5 value 0xcd5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -811" at 0x8001170c=>[0]0x8001170c (0xcd5b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001170c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b5bcd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001170c end_addr=0x8001170f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x1526cd5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011710
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80011710=>[0]0x80011710 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011710 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011710 end_addr=0x80011713
[notice]retire source stage: 10, access: 0x7, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x1526cd5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011714
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x681 value 0x681
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1665" at 0x80011714=>[0]0x80011714 (0x681b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011714 mem-ID=0 size=4 element-size=4 type=Instruction data=938b1b68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011714 end_addr=0x80011717
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x1526cd5681, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011718
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xd" at 0x80011718=>[0]0x80011718 (0xdb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011718 mem-ID=0 size=4 element-size=4 type=Instruction data=939bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011718 end_addr=0x8001171b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x2a4d9aad02000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001171c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x585 value 0x585
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1413" at 0x8001171c=>[0]0x8001171c (0x585b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001171c mem-ID=0 size=4 element-size=4 type=Instruction data=938b5b58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001171c end_addr=0x8001171f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x2a4d9aad02585, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011720
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xd" at 0x80011720=>[0]0x80011720 (0xdb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011720 mem-ID=0 size=4 element-size=4 type=Instruction data=939bdb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011720 end_addr=0x80011723
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x549b355a04b0a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011724
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5ca value 0x5ca
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1482" at 0x80011724=>[0]0x80011724 (0x5cab8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011724 mem-ID=0 size=4 element-size=4 type=Instruction data=938bab5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011724 end_addr=0x80011727
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x549b355a04b0a5ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011728
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c51485d2c=>part 1 PA [0]0x4c51485d2c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c51485d2c=>part 1 PA [0]0x4c51485d2c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c51485d2c=>part 1 PA [0]0x4c51485d2c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c51485d2c=>part 1 PA [0]0x4c51485d2c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c51485d2c mem-ID=0 size=4 element-size=4 type=Data data=cf952d3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c51485d2c end_addr=0x4c51485d2f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3585ea9acc=>part 1 PA [0]0x3585ea9acc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3585ea9acc=>part 1 PA [0]0x3585ea9acc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3585ea9acc=>part 1 PA [0]0x3585ea9acc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3585ea9acc=>part 1 PA [0]0x3585ea9acc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003585ea9acc mem-ID=0 size=4 element-size=4 type=Data data=5915cfac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3585ea9acc end_addr=0x3585ea9acf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cbbd397f0=>part 1 PA [0]0x7cbbd397f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cbbd397f0=>part 1 PA [0]0x7cbbd397f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cbbd397f0=>part 1 PA [0]0x7cbbd397f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cbbd397f0=>part 1 PA [0]0x7cbbd397f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007cbbd397f0 mem-ID=0 size=4 element-size=4 type=Data data=e5759f3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7cbbd397f0 end_addr=0x7cbbd397f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x773707af5c=>part 1 PA [0]0x773707af5c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x773707af5c=>part 1 PA [0]0x773707af5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x773707af5c=>part 1 PA [0]0x773707af5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x773707af5c=>part 1 PA [0]0x773707af5c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000773707af5c mem-ID=0 size=4 element-size=4 type=Data data=7cb4a2f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x773707af5c end_addr=0x773707af5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2df51c7d38=>part 1 PA [0]0x2df51c7d38 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2df51c7d38=>part 1 PA [0]0x2df51c7d38 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2df51c7d38=>part 1 PA [0]0x2df51c7d38 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2df51c7d38=>part 1 PA [0]0x2df51c7d38 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002df51c7d38 mem-ID=0 size=4 element-size=4 type=Data data=01aa8d51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2df51c7d38 end_addr=0x2df51c7d3b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd23e9ff4=>part 1 PA [0]0x7bd23e9ff4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd23e9ff4=>part 1 PA [0]0x7bd23e9ff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd23e9ff4=>part 1 PA [0]0x7bd23e9ff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd23e9ff4=>part 1 PA [0]0x7bd23e9ff4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bd23e9ff4 mem-ID=0 size=4 element-size=4 type=Data data=4498b62f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bd23e9ff4 end_addr=0x7bd23e9ff7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e313d6004=>part 1 PA [0]0x6e313d6004 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e313d6004=>part 1 PA [0]0x6e313d6004 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e313d6004=>part 1 PA [0]0x6e313d6004 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e313d6004=>part 1 PA [0]0x6e313d6004 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e313d6004 mem-ID=0 size=4 element-size=4 type=Data data=1476c9e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e313d6004 end_addr=0x6e313d6007
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x281c5d0540=>part 1 PA [0]0x281c5d0540 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x281c5d0540=>part 1 PA [0]0x281c5d0540 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x281c5d0540=>part 1 PA [0]0x281c5d0540 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x281c5d0540=>part 1 PA [0]0x281c5d0540 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000281c5d0540 mem-ID=0 size=4 element-size=4 type=Data data=33431857
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x281c5d0540 end_addr=0x281c5d0543
[notice]Committing instruction "VSUXEI64.V v15, x23, v10, Vector result" at 0x80011728=>[0]0x80011728 (0x4abf7a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011728 mem-ID=0 size=4 element-size=4 type=Instruction data=a7f7ab04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011728 end_addr=0x8001172b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001172c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7cbbd397f0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x773707af5c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2df51c7d38
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x281c5d0540
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7498c05e40 alignment 4 data size 4 base value 0xd08f0e9ac33bbe98
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1c77fff740 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f1d9d5849fa8 size:0x8 Big endian:0x0 to memory:0x1c77fff740 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff740 mem-ID=0 size=8 element-size=8 type=Data data=a89f84d5d9f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff740 end_addr=0x1c77fff747
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f16acfb8a318 size:0x8 Big endian:0x0 to memory:0x1c77fff748 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff748 mem-ID=0 size=8 element-size=8 type=Data data=18a3b8cf6af1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff748 end_addr=0x1c77fff74f
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f188c910fe08 size:0x8 Big endian:0x0 to memory:0x1c77fff750 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff750 mem-ID=0 size=8 element-size=8 type=Data data=08fe10c988f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff750 end_addr=0x1c77fff757
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f1983b588d20 size:0x8 Big endian:0x0 to memory:0x1c77fff758 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff758 mem-ID=0 size=8 element-size=8 type=Data data=208d583b98f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff758 end_addr=0x1c77fff75f
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f1c2a1c97400 size:0x8 Big endian:0x0 to memory:0x1c77fff760 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff760 mem-ID=0 size=8 element-size=8 type=Data data=0074c9a1c2f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff760 end_addr=0x1c77fff767
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f1cdfdcb9b78 size:0x8 Big endian:0x0 to memory:0x1c77fff768 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff768 mem-ID=0 size=8 element-size=8 type=Data data=789bcbfdcdf1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff768 end_addr=0x1c77fff76f
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f19179e48b98 size:0x8 Big endian:0x0 to memory:0x1c77fff770 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff770 mem-ID=0 size=8 element-size=8 type=Data data=988be47991f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff770 end_addr=0x1c77fff777
[notice]{DataBlock::Setup} allocate memory for value:0x2f70f1c963ea64b8 size:0x8 Big endian:0x0 to memory:0x1c77fff778 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001c77fff778 mem-ID=0 size=8 element-size=8 type=Data data=b864ea63c9f1702f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1c77fff778 end_addr=0x1c77fff77f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x5 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c78 value 0x1c78
[info] opname=rd
[notice]Committing instruction "LUI x13, 7288" at 0x8001172c=>[0]0x8001172c (0x1c786b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001172c mem-ID=0 size=4 element-size=4 type=Instruction data=b786c701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001172c end_addr=0x8001172f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c78000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011730
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfff value 0xfff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1" at 0x80011730=>[0]0x80011730 (0xfff6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011730 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f6ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011730 end_addr=0x80011733
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c77fff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011734
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011734=>[0]0x80011734 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011734 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011734 end_addr=0x80011737
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c77fff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011738
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1856" at 0x80011738=>[0]0x80011738 (0x74068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011738 mem-ID=0 size=4 element-size=4 type=Instruction data=93860674
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011738 end_addr=0x8001173b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x1c77fff740, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001173c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v9
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x13" at 0x8001173c=>[0]0x8001173c (0x2868487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001173c mem-ID=0 size=4 element-size=4 type=Instruction data=87848602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001173c end_addr=0x8001173f
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_0 initial value 0x213af1d6ebfbbc54
[SimApiHANDCAR::WriteRegister] v9_0 0x213af1d6ebfbbc54/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_1 initial value 0x5f808016a24440c3
[SimApiHANDCAR::WriteRegister] v9_1 0x5f808016a24440c3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_2 initial value 0x3b5c97c4377b1667
[SimApiHANDCAR::WriteRegister] v9_2 0x3b5c97c4377b1667/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_3 initial value 0x142a3d4f1709ae67
[SimApiHANDCAR::WriteRegister] v9_3 0x142a3d4f1709ae67/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_4 initial value 0xb57e1b9f40c9862f
[SimApiHANDCAR::WriteRegister] v9_4 0xb57e1b9f40c9862f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_5 initial value 0xe4da2fb52b52978f
[SimApiHANDCAR::WriteRegister] v9_5 0xe4da2fb52b52978f/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_6 initial value 0x16ddadf22da02d05
[SimApiHANDCAR::WriteRegister] v9_6 0x16ddadf22da02d05/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v9_7 initial value 0x2272bb2935b6a07c
[SimApiHANDCAR::WriteRegister] v9_7 0x2272bb2935b6a07c/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011740
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0x2f70f1d9d5849fa8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x2f70f16acfb8a318, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x2f70f188c910fe08, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0x2f70f1983b588d20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0x2f70f1c2a1c97400, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0x2f70f1cdfdcb9b78, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x2f70f19179e48b98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x2f70f1c963ea64b8, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1a12 value 0x1a12
[info] opname=rd
[notice]Committing instruction "LUI x5, 6674" at 0x80011740=>[0]0x80011740 (0x1a122b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011740 mem-ID=0 size=4 element-size=4 type=Instruction data=b722a101
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011740 end_addr=0x80011743
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x1a12000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011744
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe1d value 0xe1d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -483" at 0x80011744=>[0]0x80011744 (0xe1d2829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011744 mem-ID=0 size=4 element-size=4 type=Instruction data=9b82d2e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011744 end_addr=0x80011747
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x1a11e1d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011748
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x80011748=>[0]0x80011748 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011748 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011748 end_addr=0x8001174b
[notice]retire source stage: 1e, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3423c3a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001174c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6b1 value 0x6b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 1713" at 0x8001174c=>[0]0x8001174c (0x6b128293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001174c mem-ID=0 size=4 element-size=4 type=Instruction data=9382126b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001174c end_addr=0x8001174f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3423c3a6b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011750
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80011750=>[0]0x80011750 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011750 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011750 end_addr=0x80011753
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3423c3a6b1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011754
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcef value 0xcef
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -785" at 0x80011754=>[0]0x80011754 (0xcef28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011754 mem-ID=0 size=4 element-size=4 type=Instruction data=9382f2ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011754 end_addr=0x80011757
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3423c3a6b0cef, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011758
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xe" at 0x80011758=>[0]0x80011758 (0xe29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011758 mem-ID=0 size=4 element-size=4 type=Instruction data=9392e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011758 end_addr=0x8001175b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xd08f0e9ac33bc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001175c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe98 value 0xe98
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -360" at 0x8001175c=>[0]0x8001175c (0xe9828293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001175c mem-ID=0 size=4 element-size=4 type=Instruction data=938282e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001175c end_addr=0x8001175f
[notice]retire source stage: 3, access: 0x1, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xd08f0e9ac33bbe98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011760
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7498c05e40=>part 1 PA [0]0x7498c05e40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7498c05e40=>part 1 PA [0]0x7498c05e40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7498c05e40=>part 1 PA [0]0x7498c05e40 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x11f02d18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7498c05e40=>part 1 PA [0]0x7498c05e40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007498c05e40 mem-ID=0 size=4 element-size=4 type=Data data=182df011
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7498c05e40 end_addr=0x7498c05e43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x592f461b0=>part 1 PA [0]0x592f461b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x592f461b0=>part 1 PA [0]0x592f461b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x592f461b0=>part 1 PA [0]0x592f461b0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4a6aee18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x592f461b0=>part 1 PA [0]0x592f461b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000592f461b0 mem-ID=0 size=4 element-size=4 type=Data data=18ee6a4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x592f461b0 end_addr=0x592f461b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x238c4cbca0=>part 1 PA [0]0x238c4cbca0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x238c4cbca0=>part 1 PA [0]0x238c4cbca0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x238c4cbca0=>part 1 PA [0]0x238c4cbca0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8a4cb1d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x238c4cbca0=>part 1 PA [0]0x238c4cbca0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000238c4cbca0 mem-ID=0 size=4 element-size=4 type=Data data=d8b14c8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x238c4cbca0 end_addr=0x238c4cbca3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fe944bb8=>part 1 PA [0]0x32fe944bb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fe944bb8=>part 1 PA [0]0x32fe944bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fe944bb8=>part 1 PA [0]0x32fe944bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x48404984
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x32fe944bb8=>part 1 PA [0]0x32fe944bb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000032fe944bb8 mem-ID=0 size=4 element-size=4 type=Data data=84494048
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x32fe944bb8 end_addr=0x32fe944bbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d65053298=>part 1 PA [0]0x5d65053298 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d65053298=>part 1 PA [0]0x5d65053298 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d65053298=>part 1 PA [0]0x5d65053298 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x334a9a04
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d65053298=>part 1 PA [0]0x5d65053298 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d65053298 mem-ID=0 size=4 element-size=4 type=Data data=049a4a33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d65053298 end_addr=0x5d6505329b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c1075a10=>part 1 PA [0]0x68c1075a10 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c1075a10=>part 1 PA [0]0x68c1075a10 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c1075a10=>part 1 PA [0]0x68c1075a10 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x41a51c34
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x68c1075a10=>part 1 PA [0]0x68c1075a10 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000068c1075a10 mem-ID=0 size=4 element-size=4 type=Data data=341ca541
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x68c1075a10 end_addr=0x68c1075a13
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c3d204a30=>part 1 PA [0]0x2c3d204a30 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c3d204a30=>part 1 PA [0]0x2c3d204a30 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c3d204a30=>part 1 PA [0]0x2c3d204a30 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x402e5368
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c3d204a30=>part 1 PA [0]0x2c3d204a30 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c3d204a30 mem-ID=0 size=4 element-size=4 type=Data data=68532e40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c3d204a30 end_addr=0x2c3d204a33
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6427262350=>part 1 PA [0]0x6427262350 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6427262350=>part 1 PA [0]0x6427262350 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6427262350=>part 1 PA [0]0x6427262350 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9e3330e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6427262350=>part 1 PA [0]0x6427262350 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006427262350 mem-ID=0 size=4 element-size=4 type=Data data=e830339e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6427262350 end_addr=0x6427262353
[notice]Committing instruction "VLUXEI64.V v1, x5, v9, Vector result" at 0x80011760=>[0]0x80011760 (0x492f087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011760 mem-ID=0 size=4 element-size=4 type=Instruction data=87f09204
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011760 end_addr=0x80011763
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011764
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_1 value 0x484049848a4cb1d8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_2 value 0x666b206a334a9a04, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v1_3 value 0x9e3330e813875cb0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x5 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2e74b2ab68 alignment 4 data size 4 base value 0x302b8d6f6dcfbbb5
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x51d9523680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472bf06e2efb3 size:0x8 Big endian:0x0 to memory:0x51d9523680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d9523680 mem-ID=0 size=8 element-size=8 type=Data data=b3efe206bf72d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d9523680 end_addr=0x51d9523687
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472ab5fda131b size:0x8 Big endian:0x0 to memory:0x51d9523688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d9523688 mem-ID=0 size=8 element-size=8 type=Data data=1b13da5fab72d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d9523688 end_addr=0x51d952368f
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472d63018eb17 size:0x8 Big endian:0x0 to memory:0x51d9523690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d9523690 mem-ID=0 size=8 element-size=8 type=Data data=17eb1830d672d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d9523690 end_addr=0x51d9523697
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472c3ff31c44b size:0x8 Big endian:0x0 to memory:0x51d9523698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d9523698 mem-ID=0 size=8 element-size=8 type=Data data=4bc431ffc372d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d9523698 end_addr=0x51d952369f
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472aa0d54270f size:0x8 Big endian:0x0 to memory:0x51d95236a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d95236a0 mem-ID=0 size=8 element-size=8 type=Data data=0f27540daa72d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d95236a0 end_addr=0x51d95236a7
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472ec7560697f size:0x8 Big endian:0x0 to memory:0x51d95236a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d95236a8 mem-ID=0 size=8 element-size=8 type=Data data=7f696075ec72d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d95236a8 end_addr=0x51d95236af
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472a3eb7f0ae3 size:0x8 Big endian:0x0 to memory:0x51d95236b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d95236b0 mem-ID=0 size=8 element-size=8 type=Data data=e30a7feba372d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d95236b0 end_addr=0x51d95236b7
[notice]{DataBlock::Setup} allocate memory for value:0xcfd472fced38d903 size:0x8 Big endian:0x0 to memory:0x51d95236b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051d95236b8 mem-ID=0 size=8 element-size=8 type=Data data=03d938edfc72d4cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51d95236b8 end_addr=0x51d95236bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v8 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x5 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x51d9 value 0x51d9
[info] opname=rd
[notice]Committing instruction "LUI x22, 20953" at 0x80011764=>[0]0x80011764 (0x51d9b37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011764 mem-ID=0 size=4 element-size=4 type=Instruction data=379b1d05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011764 end_addr=0x80011767
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x51d9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011768
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x523 value 0x523
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 1315" at 0x80011768=>[0]0x80011768 (0x523b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011768 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b3b52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011768 end_addr=0x8001176b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x51d9523, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001176c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x8001176c=>[0]0x8001176c (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001176c mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001176c end_addr=0x8001176f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x51d9523000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011770
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1664" at 0x80011770=>[0]0x80011770 (0x680b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011770 mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011770 end_addr=0x80011773
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x51d9523680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011774
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x22" at 0x80011774=>[0]0x80011774 (0x28b0407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011774 mem-ID=0 size=4 element-size=4 type=Instruction data=07048b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011774 end_addr=0x80011777
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_0 initial value 0x33e45d46380ec026
[SimApiHANDCAR::WriteRegister] v8_0 0x33e45d46380ec026/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_1 initial value 0x404a97a54b3a13d4
[SimApiHANDCAR::WriteRegister] v8_1 0x404a97a54b3a13d4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_2 initial value 0x7981345dd8e558eb
[SimApiHANDCAR::WriteRegister] v8_2 0x7981345dd8e558eb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_3 initial value 0x89dbe5b2d6a95bf9
[SimApiHANDCAR::WriteRegister] v8_3 0x89dbe5b2d6a95bf9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_4 initial value 0x8e7cfd0eb108e203
[SimApiHANDCAR::WriteRegister] v8_4 0x8e7cfd0eb108e203/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_5 initial value 0xacfa26be37dd4cfb
[SimApiHANDCAR::WriteRegister] v8_5 0xacfa26be37dd4cfb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_6 initial value 0xfcf9607cd366287b
[SimApiHANDCAR::WriteRegister] v8_6 0xfcf9607cd366287b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v8_7 initial value 0x5b5ab84338522af1
[SimApiHANDCAR::WriteRegister] v8_7 0x5b5ab84338522af1/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011778
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_0 value 0xcfd472bf06e2efb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_1 value 0xcfd472ab5fda131b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_2 value 0xcfd472d63018eb17, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_3 value 0xcfd472c3ff31c44b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_4 value 0xcfd472aa0d54270f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_5 value 0xcfd472ec7560697f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_6 value 0xcfd472a3eb7f0ae3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_7 value 0xcfd472fced38d903, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x605 value 0x605
[info] opname=rd
[notice]Committing instruction "LUI x5, 1541" at 0x80011778=>[0]0x80011778 (0x6052b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011778 mem-ID=0 size=4 element-size=4 type=Instruction data=b7526000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011778 end_addr=0x8001177b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x605000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001177c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x71b value 0x71b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, 1819" at 0x8001177c=>[0]0x8001177c (0x71b2829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001177c mem-ID=0 size=4 element-size=4 type=Instruction data=9b82b271
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001177c end_addr=0x8001177f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x60571b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011780
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x80011780=>[0]0x80011780 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011780 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011780 end_addr=0x80011783
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xc0ae36000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011784
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbdb value 0xbdb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -1061" at 0x80011784=>[0]0x80011784 (0xbdb28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011784 mem-ID=0 size=4 element-size=4 type=Instruction data=9382b2bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011784 end_addr=0x80011787
[notice]retire source stage: d, access: 0x11, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xc0ae35bdb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011788
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80011788=>[0]0x80011788 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011788 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011788 end_addr=0x8001178b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xc0ae35bdb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001178c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x73f value 0x73f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 1855" at 0x8001178c=>[0]0x8001178c (0x73f28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001178c mem-ID=0 size=4 element-size=4 type=Instruction data=9382f273
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001178c end_addr=0x8001178f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xc0ae35bdb73f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011790
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xe" at 0x80011790=>[0]0x80011790 (0xe29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011790 mem-ID=0 size=4 element-size=4 type=Instruction data=9392e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011790 end_addr=0x80011793
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x302b8d6f6dcfc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011794
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbb5 value 0xbb5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -1099" at 0x80011794=>[0]0x80011794 (0xbb528293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011794 mem-ID=0 size=4 element-size=4 type=Instruction data=938252bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011794 end_addr=0x80011797
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x302b8d6f6dcfbbb5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011798
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e74b2ab68=>part 1 PA [0]0x2e74b2ab68 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e74b2ab68=>part 1 PA [0]0x2e74b2ab68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e74b2ab68=>part 1 PA [0]0x2e74b2ab68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2e74b2ab68=>part 1 PA [0]0x2e74b2ab68 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002e74b2ab68 mem-ID=0 size=4 element-size=4 type=Data data=d2c0b2c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2e74b2ab68 end_addr=0x2e74b2ab6b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1acda9ced0=>part 1 PA [0]0x1acda9ced0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1acda9ced0=>part 1 PA [0]0x1acda9ced0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1acda9ced0=>part 1 PA [0]0x1acda9ced0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1acda9ced0=>part 1 PA [0]0x1acda9ced0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001acda9ced0 mem-ID=0 size=4 element-size=4 type=Data data=d2c8892b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1acda9ced0 end_addr=0x1acda9ced3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x459de8a6cc=>part 1 PA [0]0x459de8a6cc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x459de8a6cc=>part 1 PA [0]0x459de8a6cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x459de8a6cc=>part 1 PA [0]0x459de8a6cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x459de8a6cc=>part 1 PA [0]0x459de8a6cc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000459de8a6cc mem-ID=0 size=4 element-size=4 type=Data data=503e76b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x459de8a6cc end_addr=0x459de8a6cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336d018000=>part 1 PA [0]0x336d018000 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336d018000=>part 1 PA [0]0x336d018000 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336d018000=>part 1 PA [0]0x336d018000 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x336d018000=>part 1 PA [0]0x336d018000 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000336d018000 mem-ID=0 size=4 element-size=4 type=Data data=552cc32c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x336d018000 end_addr=0x336d018003
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b23e2c4=>part 1 PA [0]0x197b23e2c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b23e2c4=>part 1 PA [0]0x197b23e2c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b23e2c4=>part 1 PA [0]0x197b23e2c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x197b23e2c4=>part 1 PA [0]0x197b23e2c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000197b23e2c4 mem-ID=0 size=4 element-size=4 type=Data data=a1a6f0f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x197b23e2c4 end_addr=0x197b23e2c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5be3302534=>part 1 PA [0]0x5be3302534 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5be3302534=>part 1 PA [0]0x5be3302534 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5be3302534=>part 1 PA [0]0x5be3302534 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5be3302534=>part 1 PA [0]0x5be3302534 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005be3302534 mem-ID=0 size=4 element-size=4 type=Data data=b6b1808b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5be3302534 end_addr=0x5be3302537
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13594ec698=>part 1 PA [0]0x13594ec698 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13594ec698=>part 1 PA [0]0x13594ec698 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13594ec698=>part 1 PA [0]0x13594ec698 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x13594ec698=>part 1 PA [0]0x13594ec698 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000013594ec698 mem-ID=0 size=4 element-size=4 type=Data data=e49ce926
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x13594ec698 end_addr=0x13594ec69b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c5b0894b8=>part 1 PA [0]0x6c5b0894b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c5b0894b8=>part 1 PA [0]0x6c5b0894b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c5b0894b8=>part 1 PA [0]0x6c5b0894b8 size=4, part 2 PA [32737]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6c5b0894b8=>part 1 PA [0]0x6c5b0894b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006c5b0894b8 mem-ID=0 size=4 element-size=4 type=Data data=50c21d2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6c5b0894b8 end_addr=0x6c5b0894bb
[notice]Committing instruction "VSOXEI64.V v2, x5, v8, Vector result" at 0x80011798=>[0]0x80011798 (0xc82f127) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011798 mem-ID=0 size=4 element-size=4 type=Instruction data=27f1820c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011798 end_addr=0x8001179b
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001179c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x459de8a6cc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x336d018000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x197b23e2c4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6c5b0894b8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v8 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x5 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x40a53e6acc alignment 4 data size 4 base value 0x40a53e6a89
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x173f978040 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x43 size:0x1 Big endian:0x0 to memory:0x173f978040 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978040 mem-ID=0 size=1 element-size=1 type=Data data=43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978040 end_addr=0x173f978040
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x173f978041 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978041 mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978041 end_addr=0x173f978041
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x173f978042 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978042 mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978042 end_addr=0x173f978042
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x173f978043 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978043 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978043 end_addr=0x173f978043
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x173f978044 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978044 mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978044 end_addr=0x173f978044
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x173f978045 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978045 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978045 end_addr=0x173f978045
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x173f978046 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978046 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978046 end_addr=0x173f978046
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x173f978047 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978047 mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978047 end_addr=0x173f978047
[notice]{DataBlock::Setup} allocate memory for value:0x16 size:0x1 Big endian:0x0 to memory:0x173f978048 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978048 mem-ID=0 size=1 element-size=1 type=Data data=16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978048 end_addr=0x173f978048
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x173f978049 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978049 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978049 end_addr=0x173f978049
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x173f97804a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804a mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804a end_addr=0x173f97804a
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x173f97804b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804b mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804b end_addr=0x173f97804b
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x173f97804c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804c mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804c end_addr=0x173f97804c
[notice]{DataBlock::Setup} allocate memory for value:0xf3 size:0x1 Big endian:0x0 to memory:0x173f97804d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804d mem-ID=0 size=1 element-size=1 type=Data data=f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804d end_addr=0x173f97804d
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x173f97804e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804e mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804e end_addr=0x173f97804e
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x173f97804f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97804f mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97804f end_addr=0x173f97804f
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x173f978050 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978050 mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978050 end_addr=0x173f978050
[notice]{DataBlock::Setup} allocate memory for value:0x31 size:0x1 Big endian:0x0 to memory:0x173f978051 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978051 mem-ID=0 size=1 element-size=1 type=Data data=31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978051 end_addr=0x173f978051
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x173f978052 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978052 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978052 end_addr=0x173f978052
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x173f978053 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978053 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978053 end_addr=0x173f978053
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x173f978054 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978054 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978054 end_addr=0x173f978054
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x173f978055 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978055 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978055 end_addr=0x173f978055
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x173f978056 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978056 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978056 end_addr=0x173f978056
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x173f978057 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978057 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978057 end_addr=0x173f978057
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x173f978058 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978058 mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978058 end_addr=0x173f978058
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x173f978059 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978059 mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978059 end_addr=0x173f978059
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x173f97805a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805a mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805a end_addr=0x173f97805a
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x173f97805b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805b mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805b end_addr=0x173f97805b
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x173f97805c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805c mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805c end_addr=0x173f97805c
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x173f97805d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805d mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805d end_addr=0x173f97805d
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x173f97805e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805e mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805e end_addr=0x173f97805e
[notice]{DataBlock::Setup} allocate memory for value:0xdb size:0x1 Big endian:0x0 to memory:0x173f97805f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97805f mem-ID=0 size=1 element-size=1 type=Data data=db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97805f end_addr=0x173f97805f
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x173f978060 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978060 mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978060 end_addr=0x173f978060
[notice]{DataBlock::Setup} allocate memory for value:0x1a size:0x1 Big endian:0x0 to memory:0x173f978061 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978061 mem-ID=0 size=1 element-size=1 type=Data data=1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978061 end_addr=0x173f978061
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x173f978062 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978062 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978062 end_addr=0x173f978062
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x173f978063 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978063 mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978063 end_addr=0x173f978063
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x173f978064 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978064 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978064 end_addr=0x173f978064
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x173f978065 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978065 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978065 end_addr=0x173f978065
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x173f978066 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978066 mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978066 end_addr=0x173f978066
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x173f978067 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978067 mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978067 end_addr=0x173f978067
[notice]{DataBlock::Setup} allocate memory for value:0x15 size:0x1 Big endian:0x0 to memory:0x173f978068 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978068 mem-ID=0 size=1 element-size=1 type=Data data=15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978068 end_addr=0x173f978068
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x173f978069 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978069 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978069 end_addr=0x173f978069
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x173f97806a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806a mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806a end_addr=0x173f97806a
[notice]{DataBlock::Setup} allocate memory for value:0x2b size:0x1 Big endian:0x0 to memory:0x173f97806b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806b mem-ID=0 size=1 element-size=1 type=Data data=2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806b end_addr=0x173f97806b
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x173f97806c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806c mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806c end_addr=0x173f97806c
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x173f97806d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806d mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806d end_addr=0x173f97806d
[notice]{DataBlock::Setup} allocate memory for value:0xaa size:0x1 Big endian:0x0 to memory:0x173f97806e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806e mem-ID=0 size=1 element-size=1 type=Data data=aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806e end_addr=0x173f97806e
[notice]{DataBlock::Setup} allocate memory for value:0xe8 size:0x1 Big endian:0x0 to memory:0x173f97806f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97806f mem-ID=0 size=1 element-size=1 type=Data data=e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97806f end_addr=0x173f97806f
[notice]{DataBlock::Setup} allocate memory for value:0xa8 size:0x1 Big endian:0x0 to memory:0x173f978070 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978070 mem-ID=0 size=1 element-size=1 type=Data data=a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978070 end_addr=0x173f978070
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x173f978071 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978071 mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978071 end_addr=0x173f978071
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x173f978072 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978072 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978072 end_addr=0x173f978072
[notice]{DataBlock::Setup} allocate memory for value:0x19 size:0x1 Big endian:0x0 to memory:0x173f978073 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978073 mem-ID=0 size=1 element-size=1 type=Data data=19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978073 end_addr=0x173f978073
[notice]{DataBlock::Setup} allocate memory for value:0x5e size:0x1 Big endian:0x0 to memory:0x173f978074 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978074 mem-ID=0 size=1 element-size=1 type=Data data=5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978074 end_addr=0x173f978074
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x173f978075 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978075 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978075 end_addr=0x173f978075
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x173f978076 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978076 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978076 end_addr=0x173f978076
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x173f978077 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978077 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978077 end_addr=0x173f978077
[notice]{DataBlock::Setup} allocate memory for value:0xc4 size:0x1 Big endian:0x0 to memory:0x173f978078 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978078 mem-ID=0 size=1 element-size=1 type=Data data=c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978078 end_addr=0x173f978078
[notice]{DataBlock::Setup} allocate memory for value:0x83 size:0x1 Big endian:0x0 to memory:0x173f978079 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f978079 mem-ID=0 size=1 element-size=1 type=Data data=83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f978079 end_addr=0x173f978079
[notice]{DataBlock::Setup} allocate memory for value:0xe5 size:0x1 Big endian:0x0 to memory:0x173f97807a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807a mem-ID=0 size=1 element-size=1 type=Data data=e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807a end_addr=0x173f97807a
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x173f97807b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807b mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807b end_addr=0x173f97807b
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x173f97807c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807c mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807c end_addr=0x173f97807c
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x173f97807d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807d mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807d end_addr=0x173f97807d
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x173f97807e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807e mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807e end_addr=0x173f97807e
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x173f97807f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000173f97807f mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x173f97807f end_addr=0x173f97807f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v3, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v3 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e8 value 0x2e8
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: x21
[notice]Committing instruction "LUI x21, 744" at 0x8001179c=>[0]0x8001179c (0x2e8ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001179c mem-ID=0 size=4 element-size=4 type=Instruction data=b78a2e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001179c end_addr=0x8001179f
[info]current dest entropy:1, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x21 initial value 0xff48b2e2ee6305e9
[SimApiHANDCAR::WriteRegister] x21 0xff48b2e2ee6305e9/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2e8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf2f value 0xf2f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -209" at 0x800117a0=>[0]0x800117a0 (0xf2fa8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8afaf2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a0 end_addr=0x800117a3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2e7f2f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xf" at 0x800117a4=>[0]0x800117a4 (0xfa9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a4 mem-ID=0 size=4 element-size=4 type=Instruction data=939afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a4 end_addr=0x800117a7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x173f978000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117a8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40 value 0x40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 64" at 0x800117a8=>[0]0x800117a8 (0x40a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117a8 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117a8 end_addr=0x800117ab
[notice]retire source stage: 16, access: 0x17, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x173f978040, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117ac
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v3, x21" at 0x800117ac=>[0]0x800117ac (0x28a8187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117ac mem-ID=0 size=4 element-size=4 type=Instruction data=87818a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117ac end_addr=0x800117af
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_0 initial value 0x6077af9b6ef7d223
[SimApiHANDCAR::WriteRegister] v3_0 0x6077af9b6ef7d223/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_1 initial value 0x5b6ea34812f87ff4
[SimApiHANDCAR::WriteRegister] v3_1 0x5b6ea34812f87ff4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_2 initial value 0xa635e58dcd795c4b
[SimApiHANDCAR::WriteRegister] v3_2 0xa635e58dcd795c4b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_3 initial value 0x86ef74d37a9ba47a
[SimApiHANDCAR::WriteRegister] v3_3 0x86ef74d37a9ba47a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_4 initial value 0x4b3659c6ce56d24a
[SimApiHANDCAR::WriteRegister] v3_4 0x4b3659c6ce56d24a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_5 initial value 0x8137ea729a6b64a4
[SimApiHANDCAR::WriteRegister] v3_5 0x8137ea729a6b64a4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_6 initial value 0x7ef4b299f91598d7
[SimApiHANDCAR::WriteRegister] v3_6 0x7ef4b299f91598d7/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v3_7 initial value 0xed3a53b92b14dfd3
[SimApiHANDCAR::WriteRegister] v3_7 0xed3a53b92b14dfd3/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_0 value 0x136b6b53e7a76343, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_1 value 0x7ad3f3abc0ca7616, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_2 value 0x21f513737d931a7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_3 value 0xdb0a0a0d000712b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_4 value 0x44d4e79ae1571a9b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_5 value 0xe8aa8b122b575115, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_6 value 0x49bdab5e196c4ba8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v3_7 value 0x89b7b67f55e583c4, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x40a5 value 0x40a5
[info] opname=rd
[notice]Committing instruction "LUI x23, 16549" at 0x800117b0=>[0]0x800117b0 (0x40a5bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b0 mem-ID=0 size=4 element-size=4 type=Instruction data=b75b0a04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b0 end_addr=0x800117b3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x40a5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3e7 value 0x3e7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, 999" at 0x800117b4=>[0]0x800117b4 (0x3e7b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b7b3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b4 end_addr=0x800117b7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x40a53e7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117b8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x800117b8=>[0]0x800117b8 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117b8 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117b8 end_addr=0x800117bb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x40a53e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117bc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa89 value 0xa89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1399" at 0x800117bc=>[0]0x800117bc (0xa89b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117bc mem-ID=0 size=4 element-size=4 type=Instruction data=938b9ba8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117bc end_addr=0x800117bf
[notice]retire source stage: 1b, access: 0xd, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x40a53e6a89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6acc=>part 1 PA [0]0x40a53e6acc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6acc=>part 1 PA [0]0x40a53e6acc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6acc=>part 1 PA [0]0x40a53e6acc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x90fe35a8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6acc=>part 1 PA [0]0x40a53e6acc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6acc mem-ID=0 size=4 element-size=4 type=Data data=a835fe90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6acc end_addr=0x40a53e6acf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6aec=>part 1 PA [0]0x40a53e6aec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6aec=>part 1 PA [0]0x40a53e6aec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6aec=>part 1 PA [0]0x40a53e6aec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6aec=>part 1 PA [0]0x40a53e6aec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6aec mem-ID=0 size=4 element-size=4 type=Data data=31adac0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6aec end_addr=0x40a53e6aef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b30=>part 1 PA [0]0x40a53e6b30 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b30=>part 1 PA [0]0x40a53e6b30 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b30=>part 1 PA [0]0x40a53e6b30 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x33eb7e28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b30=>part 1 PA [0]0x40a53e6b30 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6b30 mem-ID=0 size=4 element-size=4 type=Data data=287eeb33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6b30 end_addr=0x40a53e6b33
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b70=>part 1 PA [0]0x40a53e6b70 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b70=>part 1 PA [0]0x40a53e6b70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b70=>part 1 PA [0]0x40a53e6b70 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd3636d94
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6b70=>part 1 PA [0]0x40a53e6b70 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6b70 mem-ID=0 size=4 element-size=4 type=Data data=946d63d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6b70 end_addr=0x40a53e6b73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6adc=>part 1 PA [0]0x40a53e6adc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6adc=>part 1 PA [0]0x40a53e6adc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6adc=>part 1 PA [0]0x40a53e6adc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x13127e40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6adc=>part 1 PA [0]0x40a53e6adc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6adc mem-ID=0 size=4 element-size=4 type=Data data=407e1213
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6adc end_addr=0x40a53e6adf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6af4=>part 1 PA [0]0x40a53e6af4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6af4=>part 1 PA [0]0x40a53e6af4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6af4=>part 1 PA [0]0x40a53e6af4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfec045a0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6af4=>part 1 PA [0]0x40a53e6af4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6af4 mem-ID=0 size=4 element-size=4 type=Data data=a045c0fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6af4 end_addr=0x40a53e6af7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6af4=>part 1 PA [0]0x40a53e6af4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6a9c=>part 1 PA [0]0x40a53e6a9c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6a9c=>part 1 PA [0]0x40a53e6a9c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6a9c=>part 1 PA [0]0x40a53e6a9c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa3934c04
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x40a53e6a9c=>part 1 PA [0]0x40a53e6a9c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000040a53e6a9c mem-ID=0 size=4 element-size=4 type=Data data=044c93a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x40a53e6a9c end_addr=0x40a53e6a9f
[notice]Committing instruction "VLUXEI8.V v31, x23, v3, Unmasked" at 0x800117c0=>[0]0x800117c0 (0x63b8f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c0 mem-ID=0 size=4 element-size=4 type=Instruction data=878f3b06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c0 end_addr=0x800117c3
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0xbacad3190fe35a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0xd3636d9433eb7e28, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0xfec045a013127e40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0xa3934c04fec045a0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v3, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v3 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0xdd9c7462c alignment 4 data size 4 base value 0xdc0dd8b5f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x55cc02be40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x18e9bacd size:0x4 Big endian:0x0 to memory:0x55cc02be40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be40 mem-ID=0 size=4 element-size=4 type=Data data=cdbae918
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be40 end_addr=0x55cc02be43
[notice]{DataBlock::Setup} allocate memory for value:0xa537a9d9 size:0x4 Big endian:0x0 to memory:0x55cc02be44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be44 mem-ID=0 size=4 element-size=4 type=Data data=d9a937a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be44 end_addr=0x55cc02be47
[notice]{DataBlock::Setup} allocate memory for value:0x1bbf46fd size:0x4 Big endian:0x0 to memory:0x55cc02be48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be48 mem-ID=0 size=4 element-size=4 type=Data data=fd46bf1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be48 end_addr=0x55cc02be4b
[notice]{DataBlock::Setup} allocate memory for value:0xe8b17d1d size:0x4 Big endian:0x0 to memory:0x55cc02be4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be4c mem-ID=0 size=4 element-size=4 type=Data data=1d7db1e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be4c end_addr=0x55cc02be4f
[notice]{DataBlock::Setup} allocate memory for value:0x3538e6c9 size:0x4 Big endian:0x0 to memory:0x55cc02be50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be50 mem-ID=0 size=4 element-size=4 type=Data data=c9e63835
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be50 end_addr=0x55cc02be53
[notice]{DataBlock::Setup} allocate memory for value:0x30bb21 size:0x4 Big endian:0x0 to memory:0x55cc02be54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be54 mem-ID=0 size=4 element-size=4 type=Data data=21bb3000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be54 end_addr=0x55cc02be57
[notice]{DataBlock::Setup} allocate memory for value:0xd10fef25 size:0x4 Big endian:0x0 to memory:0x55cc02be58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be58 mem-ID=0 size=4 element-size=4 type=Data data=25ef0fd1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be58 end_addr=0x55cc02be5b
[notice]{DataBlock::Setup} allocate memory for value:0xc9cbc8c5 size:0x4 Big endian:0x0 to memory:0x55cc02be5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be5c mem-ID=0 size=4 element-size=4 type=Data data=c5c8cbc9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be5c end_addr=0x55cc02be5f
[notice]{DataBlock::Setup} allocate memory for value:0xfaaa57a5 size:0x4 Big endian:0x0 to memory:0x55cc02be60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be60 mem-ID=0 size=4 element-size=4 type=Data data=a557aafa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be60 end_addr=0x55cc02be63
[notice]{DataBlock::Setup} allocate memory for value:0xc7a8c096 size:0x4 Big endian:0x0 to memory:0x55cc02be64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be64 mem-ID=0 size=4 element-size=4 type=Data data=96c0a8c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be64 end_addr=0x55cc02be67
[notice]{DataBlock::Setup} allocate memory for value:0x4865037e size:0x4 Big endian:0x0 to memory:0x55cc02be68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be68 mem-ID=0 size=4 element-size=4 type=Data data=7e036548
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be68 end_addr=0x55cc02be6b
[notice]{DataBlock::Setup} allocate memory for value:0xfb37f451 size:0x4 Big endian:0x0 to memory:0x55cc02be6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be6c mem-ID=0 size=4 element-size=4 type=Data data=51f437fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be6c end_addr=0x55cc02be6f
[notice]{DataBlock::Setup} allocate memory for value:0xcb772d8d size:0x4 Big endian:0x0 to memory:0x55cc02be70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be70 mem-ID=0 size=4 element-size=4 type=Data data=8d2d77cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be70 end_addr=0x55cc02be73
[notice]{DataBlock::Setup} allocate memory for value:0x1b0b2067 size:0x4 Big endian:0x0 to memory:0x55cc02be74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be74 mem-ID=0 size=4 element-size=4 type=Data data=67200b1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be74 end_addr=0x55cc02be77
[notice]{DataBlock::Setup} allocate memory for value:0xbfcbf4e5 size:0x4 Big endian:0x0 to memory:0x55cc02be78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be78 mem-ID=0 size=4 element-size=4 type=Data data=e5f4cbbf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be78 end_addr=0x55cc02be7b
[notice]{DataBlock::Setup} allocate memory for value:0x14d903c4 size:0x4 Big endian:0x0 to memory:0x55cc02be7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055cc02be7c mem-ID=0 size=4 element-size=4 type=Data data=c403d914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55cc02be7c end_addr=0x55cc02be7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1573 value 0x1573
[info] opname=rd
[notice]Committing instruction "LUI x24, 5491" at 0x800117c4=>[0]0x800117c4 (0x1573c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c4 mem-ID=0 size=4 element-size=4 type=Instruction data=373c5701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c4 end_addr=0x800117c7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1573000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117c8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb value 0xb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 11" at 0x800117c8=>[0]0x800117c8 (0xbc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117c8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cbc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117c8 end_addr=0x800117cb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x157300b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x800117cc=>[0]0x800117cc (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117cc mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117cc end_addr=0x800117cf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x55cc02c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe40 value 0xe40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -448" at 0x800117d0=>[0]0x800117d0 (0xe40c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d0 mem-ID=0 size=4 element-size=4 type=Instruction data=130c0ce4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d0 end_addr=0x800117d3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x55cc02be40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x24" at 0x800117d4=>[0]0x800117d4 (0x28c0487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d4 mem-ID=0 size=4 element-size=4 type=Instruction data=87048c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d4 end_addr=0x800117d7
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117d8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0xa537a9d918e9bacd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0xe8b17d1d1bbf46fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x30bb213538e6c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0xc9cbc8c5d10fef25, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0xc7a8c096faaa57a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0xfb37f4514865037e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x1b0b2067cb772d8d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x14d903c4bfcbf4e5, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xdc1 value 0xdc1
[info] opname=rd
[notice]Committing instruction "LUI x23, 3521" at 0x800117d8=>[0]0x800117d8 (0xdc1bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117d8 mem-ID=0 size=4 element-size=4 type=Instruction data=b71bdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117d8 end_addr=0x800117db
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xdc1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdd9 value 0xdd9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -551" at 0x800117dc=>[0]0x800117dc (0xdd9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117dc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bdd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117dc end_addr=0x800117df
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xdc0dd9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x800117e0=>[0]0x800117e0 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e0 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e0 end_addr=0x800117e3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xdc0dd9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb5f value 0xb5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1185" at 0x800117e4=>[0]0x800117e4 (0xb5fb8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e4 mem-ID=0 size=4 element-size=4 type=Instruction data=938bfbb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e4 end_addr=0x800117e7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xdc0dd8b5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117e8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdd9c7462c=>part 1 PA [0]0xdd9c7462c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdd9c7462c=>part 1 PA [0]0xdd9c7462c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdd9c7462c=>part 1 PA [0]0xdd9c7462c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdd9c7462c=>part 1 PA [0]0xdd9c7462c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000dd9c7462c mem-ID=0 size=4 element-size=4 type=Data data=8cbe581b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xdd9c7462c end_addr=0xdd9c7462f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe66153538=>part 1 PA [0]0xe66153538 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe66153538=>part 1 PA [0]0xe66153538 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe66153538=>part 1 PA [0]0xe66153538 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe66153538=>part 1 PA [0]0xe66153538 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e66153538 mem-ID=0 size=4 element-size=4 type=Data data=dc9ffe2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe66153538 end_addr=0xe6615353b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xddc9cd25c=>part 1 PA [0]0xddc9cd25c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xddc9cd25c=>part 1 PA [0]0xddc9cd25c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xddc9cd25c=>part 1 PA [0]0xddc9cd25c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xddc9cd25c=>part 1 PA [0]0xddc9cd25c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ddc9cd25c mem-ID=0 size=4 element-size=4 type=Data data=294627e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xddc9cd25c end_addr=0xddc9cd25f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xea98f087c=>part 1 PA [0]0xea98f087c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xea98f087c=>part 1 PA [0]0xea98f087c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xea98f087c=>part 1 PA [0]0xea98f087c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xea98f087c=>part 1 PA [0]0xea98f087c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ea98f087c mem-ID=0 size=4 element-size=4 type=Data data=b201c241
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xea98f087c end_addr=0xea98f087f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf6167228=>part 1 PA [0]0xdf6167228 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf6167228=>part 1 PA [0]0xdf6167228 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf6167228=>part 1 PA [0]0xdf6167228 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdf6167228=>part 1 PA [0]0xdf6167228 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000df6167228 mem-ID=0 size=4 element-size=4 type=Data data=05f7a17d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xdf6167228 end_addr=0xdf616722b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdc10e4680=>part 1 PA [0]0xdc10e4680 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdc10e4680=>part 1 PA [0]0xdc10e4680 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdc10e4680=>part 1 PA [0]0xdc10e4680 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xdc10e4680=>part 1 PA [0]0xdc10e4680 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000dc10e4680 mem-ID=0 size=4 element-size=4 type=Data data=af525746
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xdc10e4680 end_addr=0xdc10e4683
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe91ed7a84=>part 1 PA [0]0xe91ed7a84 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe91ed7a84=>part 1 PA [0]0xe91ed7a84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe91ed7a84=>part 1 PA [0]0xe91ed7a84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe91ed7a84=>part 1 PA [0]0xe91ed7a84 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e91ed7a84 mem-ID=0 size=4 element-size=4 type=Data data=6c8122f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe91ed7a84 end_addr=0xe91ed7a87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe8aa95424=>part 1 PA [0]0xe8aa95424 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe8aa95424=>part 1 PA [0]0xe8aa95424 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe8aa95424=>part 1 PA [0]0xe8aa95424 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe8aa95424=>part 1 PA [0]0xe8aa95424 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e8aa95424 mem-ID=0 size=4 element-size=4 type=Data data=934ae2b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe8aa95424 end_addr=0xe8aa95427
[notice]Committing instruction "VSOXEI32.V v31, x23, v9, Unmasked" at 0x800117e8=>[0]0x800117e8 (0xe9befa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117e8 mem-ID=0 size=4 element-size=4 type=Instruction data=a7ef9b0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117e8 end_addr=0x800117eb
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117ec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xdd9c7462c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xe66153538
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xddc9cd25c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xea98f087c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xdf6167228
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xdc10e4680
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xe91ed7a84
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xe8aa95424
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x56a1bda564 alignment 4 data size 4 base value 0x56a1bda47a
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1e325ef780 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x1e325ef780 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef780 mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef780 end_addr=0x1e325ef780
[notice]{DataBlock::Setup} allocate memory for value:0x56 size:0x1 Big endian:0x0 to memory:0x1e325ef781 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef781 mem-ID=0 size=1 element-size=1 type=Data data=56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef781 end_addr=0x1e325ef781
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x1e325ef782 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef782 mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef782 end_addr=0x1e325ef782
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x1e325ef783 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef783 mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef783 end_addr=0x1e325ef783
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x1e325ef784 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef784 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef784 end_addr=0x1e325ef784
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x1e325ef785 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef785 mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef785 end_addr=0x1e325ef785
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x1e325ef786 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef786 mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef786 end_addr=0x1e325ef786
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x1e325ef787 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef787 mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef787 end_addr=0x1e325ef787
[notice]{DataBlock::Setup} allocate memory for value:0x18 size:0x1 Big endian:0x0 to memory:0x1e325ef788 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef788 mem-ID=0 size=1 element-size=1 type=Data data=18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef788 end_addr=0x1e325ef788
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x1e325ef789 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef789 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef789 end_addr=0x1e325ef789
[notice]{DataBlock::Setup} allocate memory for value:0x92 size:0x1 Big endian:0x0 to memory:0x1e325ef78a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78a mem-ID=0 size=1 element-size=1 type=Data data=92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78a end_addr=0x1e325ef78a
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x1e325ef78b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78b mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78b end_addr=0x1e325ef78b
[notice]{DataBlock::Setup} allocate memory for value:0xc9 size:0x1 Big endian:0x0 to memory:0x1e325ef78c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78c mem-ID=0 size=1 element-size=1 type=Data data=c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78c end_addr=0x1e325ef78c
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x1e325ef78d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78d mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78d end_addr=0x1e325ef78d
[notice]{DataBlock::Setup} allocate memory for value:0x2c size:0x1 Big endian:0x0 to memory:0x1e325ef78e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78e mem-ID=0 size=1 element-size=1 type=Data data=2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78e end_addr=0x1e325ef78e
[notice]{DataBlock::Setup} allocate memory for value:0xb5 size:0x1 Big endian:0x0 to memory:0x1e325ef78f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef78f mem-ID=0 size=1 element-size=1 type=Data data=b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef78f end_addr=0x1e325ef78f
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x1e325ef790 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef790 mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef790 end_addr=0x1e325ef790
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x1e325ef791 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef791 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef791 end_addr=0x1e325ef791
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x1e325ef792 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef792 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef792 end_addr=0x1e325ef792
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x1e325ef793 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef793 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef793 end_addr=0x1e325ef793
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x1e325ef794 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef794 mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef794 end_addr=0x1e325ef794
[notice]{DataBlock::Setup} allocate memory for value:0xf1 size:0x1 Big endian:0x0 to memory:0x1e325ef795 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef795 mem-ID=0 size=1 element-size=1 type=Data data=f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef795 end_addr=0x1e325ef795
[notice]{DataBlock::Setup} allocate memory for value:0xd5 size:0x1 Big endian:0x0 to memory:0x1e325ef796 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef796 mem-ID=0 size=1 element-size=1 type=Data data=d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef796 end_addr=0x1e325ef796
[notice]{DataBlock::Setup} allocate memory for value:0x5 size:0x1 Big endian:0x0 to memory:0x1e325ef797 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef797 mem-ID=0 size=1 element-size=1 type=Data data=05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef797 end_addr=0x1e325ef797
[notice]{DataBlock::Setup} allocate memory for value:0x83 size:0x1 Big endian:0x0 to memory:0x1e325ef798 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef798 mem-ID=0 size=1 element-size=1 type=Data data=83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef798 end_addr=0x1e325ef798
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x1e325ef799 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef799 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef799 end_addr=0x1e325ef799
[notice]{DataBlock::Setup} allocate memory for value:0xa9 size:0x1 Big endian:0x0 to memory:0x1e325ef79a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79a mem-ID=0 size=1 element-size=1 type=Data data=a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79a end_addr=0x1e325ef79a
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x1e325ef79b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79b mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79b end_addr=0x1e325ef79b
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x1e325ef79c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79c mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79c end_addr=0x1e325ef79c
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x1e325ef79d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79d mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79d end_addr=0x1e325ef79d
[notice]{DataBlock::Setup} allocate memory for value:0x26 size:0x1 Big endian:0x0 to memory:0x1e325ef79e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79e mem-ID=0 size=1 element-size=1 type=Data data=26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79e end_addr=0x1e325ef79e
[notice]{DataBlock::Setup} allocate memory for value:0x78 size:0x1 Big endian:0x0 to memory:0x1e325ef79f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef79f mem-ID=0 size=1 element-size=1 type=Data data=78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef79f end_addr=0x1e325ef79f
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x1e325ef7a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a0 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a0 end_addr=0x1e325ef7a0
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x1e325ef7a1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a1 mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a1 end_addr=0x1e325ef7a1
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x1e325ef7a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a2 mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a2 end_addr=0x1e325ef7a2
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x1e325ef7a3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a3 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a3 end_addr=0x1e325ef7a3
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x1e325ef7a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a4 mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a4 end_addr=0x1e325ef7a4
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x1e325ef7a5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a5 mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a5 end_addr=0x1e325ef7a5
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x1e325ef7a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a6 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a6 end_addr=0x1e325ef7a6
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x1e325ef7a7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a7 mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a7 end_addr=0x1e325ef7a7
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x1e325ef7a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a8 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a8 end_addr=0x1e325ef7a8
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x1e325ef7a9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7a9 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7a9 end_addr=0x1e325ef7a9
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x1e325ef7aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7aa mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7aa end_addr=0x1e325ef7aa
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x1e325ef7ab bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7ab mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7ab end_addr=0x1e325ef7ab
[notice]{DataBlock::Setup} allocate memory for value:0xdc size:0x1 Big endian:0x0 to memory:0x1e325ef7ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7ac mem-ID=0 size=1 element-size=1 type=Data data=dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7ac end_addr=0x1e325ef7ac
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x1e325ef7ad bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7ad mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7ad end_addr=0x1e325ef7ad
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x1e325ef7ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7ae mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7ae end_addr=0x1e325ef7ae
[notice]{DataBlock::Setup} allocate memory for value:0x59 size:0x1 Big endian:0x0 to memory:0x1e325ef7af bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7af mem-ID=0 size=1 element-size=1 type=Data data=59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7af end_addr=0x1e325ef7af
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x1e325ef7b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b0 mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b0 end_addr=0x1e325ef7b0
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x1e325ef7b1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b1 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b1 end_addr=0x1e325ef7b1
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x1e325ef7b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b2 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b2 end_addr=0x1e325ef7b2
[notice]{DataBlock::Setup} allocate memory for value:0x4a size:0x1 Big endian:0x0 to memory:0x1e325ef7b3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b3 mem-ID=0 size=1 element-size=1 type=Data data=4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b3 end_addr=0x1e325ef7b3
[notice]{DataBlock::Setup} allocate memory for value:0xd7 size:0x1 Big endian:0x0 to memory:0x1e325ef7b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b4 mem-ID=0 size=1 element-size=1 type=Data data=d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b4 end_addr=0x1e325ef7b4
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x1e325ef7b5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b5 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b5 end_addr=0x1e325ef7b5
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x1e325ef7b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b6 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b6 end_addr=0x1e325ef7b6
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x1e325ef7b7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b7 mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b7 end_addr=0x1e325ef7b7
[notice]{DataBlock::Setup} allocate memory for value:0x6d size:0x1 Big endian:0x0 to memory:0x1e325ef7b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b8 mem-ID=0 size=1 element-size=1 type=Data data=6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b8 end_addr=0x1e325ef7b8
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x1e325ef7b9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7b9 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7b9 end_addr=0x1e325ef7b9
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x1e325ef7ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7ba mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7ba end_addr=0x1e325ef7ba
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x1e325ef7bb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7bb mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7bb end_addr=0x1e325ef7bb
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x1e325ef7bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7bc mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7bc end_addr=0x1e325ef7bc
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x1e325ef7bd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7bd mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7bd end_addr=0x1e325ef7bd
[notice]{DataBlock::Setup} allocate memory for value:0xb0 size:0x1 Big endian:0x0 to memory:0x1e325ef7be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7be mem-ID=0 size=1 element-size=1 type=Data data=b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7be end_addr=0x1e325ef7be
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x1e325ef7bf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e325ef7bf mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e325ef7bf end_addr=0x1e325ef7bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v2 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x8, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x8 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e32 value 0x1e32
[info] opname=rd
[notice]Committing instruction "LUI x17, 7730" at 0x800117ec=>[0]0x800117ec (0x1e328b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117ec mem-ID=0 size=4 element-size=4 type=Instruction data=b728e301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117ec end_addr=0x800117ef
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1e32000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5ef value 0x5ef
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 1519" at 0x800117f0=>[0]0x800117f0 (0x5ef8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88f85e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f0 end_addr=0x800117f3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1e325ef, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x800117f4=>[0]0x800117f4 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f4 end_addr=0x800117f7
[notice]retire source stage: 9, access: 0x16, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1e325ef000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x780 value 0x780
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1920" at 0x800117f8=>[0]0x800117f8 (0x78088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117f8 mem-ID=0 size=4 element-size=4 type=Instruction data=93880878
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117f8 end_addr=0x800117fb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1e325ef780, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800117fc
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x17" at 0x800117fc=>[0]0x800117fc (0x2888107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800117fc mem-ID=0 size=4 element-size=4 type=Instruction data=07818802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800117fc end_addr=0x800117ff
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011800
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x3a12ea76821256ea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0xb52c4bc92a92a018, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x5d5f1c0d3f23861, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0x7826a6d887a97483, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_4 value 0x7ceb7ed1ca2ab358, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_5 value 0x593abddcb6e03930, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_6 value 0x1fca50d74a0c0c75, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_7 value 0x62b0028dd858b96d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2b51 value 0x2b51
[info] opname=rd
[notice]Committing instruction "LUI x8, 11089" at 0x80011800=>[0]0x80011800 (0x2b51437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011800 mem-ID=0 size=4 element-size=4 type=Instruction data=3714b502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011800 end_addr=0x80011803
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x2b51000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011804
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xded value 0xded
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -531" at 0x80011804=>[0]0x80011804 (0xded4041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011804 mem-ID=0 size=4 element-size=4 type=Instruction data=1b04d4de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011804 end_addr=0x80011807
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x2b50ded, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011808
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xd" at 0x80011808=>[0]0x80011808 (0xd41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011808 mem-ID=0 size=4 element-size=4 type=Instruction data=1314d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011808 end_addr=0x8001180b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x56a1bda000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001180c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x47a value 0x47a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1146" at 0x8001180c=>[0]0x8001180c (0x47a40413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001180c mem-ID=0 size=4 element-size=4 type=Instruction data=1304a447
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001180c end_addr=0x8001180f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x56a1bda47a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011810
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda564=>part 1 PA [0]0x56a1bda564 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda564=>part 1 PA [0]0x56a1bda564 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda564=>part 1 PA [0]0x56a1bda564 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda564=>part 1 PA [0]0x56a1bda564 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda564 mem-ID=0 size=4 element-size=4 type=Data data=a0591358
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda564 end_addr=0x56a1bda567
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4d0=>part 1 PA [0]0x56a1bda4d0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4d0=>part 1 PA [0]0x56a1bda4d0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4d0=>part 1 PA [0]0x56a1bda4d0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4d0=>part 1 PA [0]0x56a1bda4d0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda4d0 mem-ID=0 size=4 element-size=4 type=Data data=48264af3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda4d0 end_addr=0x56a1bda4d3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda48c=>part 1 PA [0]0x56a1bda48c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda48c=>part 1 PA [0]0x56a1bda48c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda48c=>part 1 PA [0]0x56a1bda48c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda48c=>part 1 PA [0]0x56a1bda48c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda48c mem-ID=0 size=4 element-size=4 type=Data data=8cd5fd38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda48c end_addr=0x56a1bda48f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4fc=>part 1 PA [0]0x56a1bda4fc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4fc=>part 1 PA [0]0x56a1bda4fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4fc=>part 1 PA [0]0x56a1bda4fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4fc=>part 1 PA [0]0x56a1bda4fc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda4fc mem-ID=0 size=4 element-size=4 type=Data data=d019b902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda4fc end_addr=0x56a1bda4ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4f0=>part 1 PA [0]0x56a1bda4f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4f0=>part 1 PA [0]0x56a1bda4f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4f0=>part 1 PA [0]0x56a1bda4f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4f0=>part 1 PA [0]0x56a1bda4f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda4f0 mem-ID=0 size=4 element-size=4 type=Data data=c2f0aaaf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda4f0 end_addr=0x56a1bda4f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda564=>part 1 PA [0]0x56a1bda564 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda48c=>part 1 PA [0]0x56a1bda48c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4b4=>part 1 PA [0]0x56a1bda4b4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4b4=>part 1 PA [0]0x56a1bda4b4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4b4=>part 1 PA [0]0x56a1bda4b4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56a1bda4b4=>part 1 PA [0]0x56a1bda4b4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056a1bda4b4 mem-ID=0 size=4 element-size=4 type=Data data=2a024876
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56a1bda4b4 end_addr=0x56a1bda4b7
[notice]Committing instruction "VSOXEI8.V v27, x8, v2, Vector result" at 0x80011810=>[0]0x80011810 (0xc240da7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011810 mem-ID=0 size=4 element-size=4 type=Instruction data=a70d240c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011810 end_addr=0x80011813
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011814
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56a1bda48c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56a1bda4fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56a1bda4f0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x56a1bda4b4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x8, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x8 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6022623b08 alignment 4 data size 4 base value 0x6022623a89
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x479ba104c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x479ba104c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c0 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c0 end_addr=0x479ba104c0
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x479ba104c1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c1 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c1 end_addr=0x479ba104c1
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x479ba104c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c2 mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c2 end_addr=0x479ba104c2
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x479ba104c3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c3 mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c3 end_addr=0x479ba104c3
[notice]{DataBlock::Setup} allocate memory for value:0x3f size:0x1 Big endian:0x0 to memory:0x479ba104c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c4 mem-ID=0 size=1 element-size=1 type=Data data=3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c4 end_addr=0x479ba104c4
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x479ba104c5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c5 mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c5 end_addr=0x479ba104c5
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x479ba104c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c6 mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c6 end_addr=0x479ba104c6
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x479ba104c7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c7 mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c7 end_addr=0x479ba104c7
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x479ba104c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c8 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c8 end_addr=0x479ba104c8
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x479ba104c9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104c9 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104c9 end_addr=0x479ba104c9
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x479ba104ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ca mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ca end_addr=0x479ba104ca
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x479ba104cb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104cb mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104cb end_addr=0x479ba104cb
[notice]{DataBlock::Setup} allocate memory for value:0xae size:0x1 Big endian:0x0 to memory:0x479ba104cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104cc mem-ID=0 size=1 element-size=1 type=Data data=ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104cc end_addr=0x479ba104cc
[notice]{DataBlock::Setup} allocate memory for value:0xcd size:0x1 Big endian:0x0 to memory:0x479ba104cd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104cd mem-ID=0 size=1 element-size=1 type=Data data=cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104cd end_addr=0x479ba104cd
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x479ba104ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ce mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ce end_addr=0x479ba104ce
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x479ba104cf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104cf mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104cf end_addr=0x479ba104cf
[notice]{DataBlock::Setup} allocate memory for value:0xdd size:0x1 Big endian:0x0 to memory:0x479ba104d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d0 mem-ID=0 size=1 element-size=1 type=Data data=dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d0 end_addr=0x479ba104d0
[notice]{DataBlock::Setup} allocate memory for value:0x3c size:0x1 Big endian:0x0 to memory:0x479ba104d1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d1 mem-ID=0 size=1 element-size=1 type=Data data=3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d1 end_addr=0x479ba104d1
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x479ba104d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d2 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d2 end_addr=0x479ba104d2
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x479ba104d3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d3 mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d3 end_addr=0x479ba104d3
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x479ba104d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d4 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d4 end_addr=0x479ba104d4
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x479ba104d5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d5 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d5 end_addr=0x479ba104d5
[notice]{DataBlock::Setup} allocate memory for value:0x68 size:0x1 Big endian:0x0 to memory:0x479ba104d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d6 mem-ID=0 size=1 element-size=1 type=Data data=68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d6 end_addr=0x479ba104d6
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x479ba104d7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d7 mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d7 end_addr=0x479ba104d7
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x479ba104d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d8 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d8 end_addr=0x479ba104d8
[notice]{DataBlock::Setup} allocate memory for value:0x42 size:0x1 Big endian:0x0 to memory:0x479ba104d9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104d9 mem-ID=0 size=1 element-size=1 type=Data data=42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104d9 end_addr=0x479ba104d9
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x479ba104da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104da mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104da end_addr=0x479ba104da
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x479ba104db bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104db mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104db end_addr=0x479ba104db
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x479ba104dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104dc mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104dc end_addr=0x479ba104dc
[notice]{DataBlock::Setup} allocate memory for value:0x9e size:0x1 Big endian:0x0 to memory:0x479ba104dd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104dd mem-ID=0 size=1 element-size=1 type=Data data=9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104dd end_addr=0x479ba104dd
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x479ba104de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104de mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104de end_addr=0x479ba104de
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x479ba104df bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104df mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104df end_addr=0x479ba104df
[notice]{DataBlock::Setup} allocate memory for value:0x81 size:0x1 Big endian:0x0 to memory:0x479ba104e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e0 mem-ID=0 size=1 element-size=1 type=Data data=81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e0 end_addr=0x479ba104e0
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x479ba104e1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e1 mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e1 end_addr=0x479ba104e1
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x479ba104e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e2 mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e2 end_addr=0x479ba104e2
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x479ba104e3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e3 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e3 end_addr=0x479ba104e3
[notice]{DataBlock::Setup} allocate memory for value:0xa4 size:0x1 Big endian:0x0 to memory:0x479ba104e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e4 mem-ID=0 size=1 element-size=1 type=Data data=a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e4 end_addr=0x479ba104e4
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x479ba104e5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e5 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e5 end_addr=0x479ba104e5
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x479ba104e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e6 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e6 end_addr=0x479ba104e6
[notice]{DataBlock::Setup} allocate memory for value:0xd5 size:0x1 Big endian:0x0 to memory:0x479ba104e7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e7 mem-ID=0 size=1 element-size=1 type=Data data=d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e7 end_addr=0x479ba104e7
[notice]{DataBlock::Setup} allocate memory for value:0xa8 size:0x1 Big endian:0x0 to memory:0x479ba104e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e8 mem-ID=0 size=1 element-size=1 type=Data data=a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e8 end_addr=0x479ba104e8
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x479ba104e9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104e9 mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104e9 end_addr=0x479ba104e9
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x479ba104ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ea mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ea end_addr=0x479ba104ea
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x479ba104eb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104eb mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104eb end_addr=0x479ba104eb
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x479ba104ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ec mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ec end_addr=0x479ba104ec
[notice]{DataBlock::Setup} allocate memory for value:0xd5 size:0x1 Big endian:0x0 to memory:0x479ba104ed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ed mem-ID=0 size=1 element-size=1 type=Data data=d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ed end_addr=0x479ba104ed
[notice]{DataBlock::Setup} allocate memory for value:0x44 size:0x1 Big endian:0x0 to memory:0x479ba104ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ee mem-ID=0 size=1 element-size=1 type=Data data=44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ee end_addr=0x479ba104ee
[notice]{DataBlock::Setup} allocate memory for value:0x6b size:0x1 Big endian:0x0 to memory:0x479ba104ef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ef mem-ID=0 size=1 element-size=1 type=Data data=6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ef end_addr=0x479ba104ef
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x479ba104f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f0 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f0 end_addr=0x479ba104f0
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x479ba104f1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f1 mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f1 end_addr=0x479ba104f1
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x479ba104f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f2 mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f2 end_addr=0x479ba104f2
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x479ba104f3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f3 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f3 end_addr=0x479ba104f3
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x479ba104f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f4 mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f4 end_addr=0x479ba104f4
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x479ba104f5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f5 mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f5 end_addr=0x479ba104f5
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x479ba104f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f6 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f6 end_addr=0x479ba104f6
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x479ba104f7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f7 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f7 end_addr=0x479ba104f7
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x479ba104f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f8 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f8 end_addr=0x479ba104f8
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x479ba104f9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104f9 mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104f9 end_addr=0x479ba104f9
[notice]{DataBlock::Setup} allocate memory for value:0xb3 size:0x1 Big endian:0x0 to memory:0x479ba104fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104fa mem-ID=0 size=1 element-size=1 type=Data data=b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104fa end_addr=0x479ba104fa
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x479ba104fb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104fb mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104fb end_addr=0x479ba104fb
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x479ba104fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104fc mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104fc end_addr=0x479ba104fc
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x479ba104fd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104fd mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104fd end_addr=0x479ba104fd
[notice]{DataBlock::Setup} allocate memory for value:0xe8 size:0x1 Big endian:0x0 to memory:0x479ba104fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104fe mem-ID=0 size=1 element-size=1 type=Data data=e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104fe end_addr=0x479ba104fe
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x479ba104ff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000479ba104ff mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x479ba104ff end_addr=0x479ba104ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x47a value 0x47a
[info] opname=rd
[notice]Committing instruction "LUI x30, 1146" at 0x80011814=>[0]0x80011814 (0x47af37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011814 mem-ID=0 size=4 element-size=4 type=Instruction data=37af4700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011814 end_addr=0x80011817
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x47a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011818
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xba1 value 0xba1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -1119" at 0x80011818=>[0]0x80011818 (0xba1f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011818 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f1fba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011818 end_addr=0x8001181b
[notice]retire source stage: 12, access: 0x5, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x479ba1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001181c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0x10" at 0x8001181c=>[0]0x8001181c (0x10f1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001181c mem-ID=0 size=4 element-size=4 type=Instruction data=131f0f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001181c end_addr=0x8001181f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x479ba10000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011820
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c0 value 0x4c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1216" at 0x80011820=>[0]0x80011820 (0x4c0f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011820 mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011820 end_addr=0x80011823
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x479ba104c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011824
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x30" at 0x80011824=>[0]0x80011824 (0x28f0807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011824 mem-ID=0 size=4 element-size=4 type=Instruction data=07088f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011824 end_addr=0x80011827
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011828
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xeb8fc33f6bcfcb7f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0xd87acdaed6eacb9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x7b68799653743cdd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0xd3579e97c3e042b1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0xd55fcaa4a6f4ff81, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0x6b44d55dcad117a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0x374f2e84adbb7030, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0x96e8afe0e9b32e34, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1809 value 0x1809
[info] opname=rd
[notice]Committing instruction "LUI x16, 6153" at 0x80011828=>[0]0x80011828 (0x1809837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011828 mem-ID=0 size=4 element-size=4 type=Instruction data=37988001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011828 end_addr=0x8001182b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x1809000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001182c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x989 value 0x989
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -1655" at 0x8001182c=>[0]0x8001182c (0x9898081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001182c mem-ID=0 size=4 element-size=4 type=Instruction data=1b089898
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001182c end_addr=0x8001182f
[notice]retire source stage: 17, access: 0x15, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x1808989, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011830
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xe" at 0x80011830=>[0]0x80011830 (0xe81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011830 mem-ID=0 size=4 element-size=4 type=Instruction data=1318e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011830 end_addr=0x80011833
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6022624000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011834
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa89 value 0xa89
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1399" at 0x80011834=>[0]0x80011834 (0xa8980813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011834 mem-ID=0 size=4 element-size=4 type=Instruction data=130898a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011834 end_addr=0x80011837
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x6022623a89, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011838
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b08=>part 1 PA [0]0x6022623b08 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b08=>part 1 PA [0]0x6022623b08 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b08=>part 1 PA [0]0x6022623b08 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x27e7c2ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b08=>part 1 PA [0]0x6022623b08 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b08 mem-ID=0 size=4 element-size=4 type=Data data=acc2e727
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b08 end_addr=0x6022623b0b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b54=>part 1 PA [0]0x6022623b54 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b54=>part 1 PA [0]0x6022623b54 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b54=>part 1 PA [0]0x6022623b54 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x952508d0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b54=>part 1 PA [0]0x6022623b54 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b54 mem-ID=0 size=4 element-size=4 type=Data data=d0082595
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b54 end_addr=0x6022623b57
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b58=>part 1 PA [0]0x6022623b58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b58=>part 1 PA [0]0x6022623b58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b58=>part 1 PA [0]0x6022623b58 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe5a9b2ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b58=>part 1 PA [0]0x6022623b58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b58 mem-ID=0 size=4 element-size=4 type=Data data=acb2a9e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b58 end_addr=0x6022623b5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623af4=>part 1 PA [0]0x6022623af4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623af4=>part 1 PA [0]0x6022623af4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623af4=>part 1 PA [0]0x6022623af4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8f19a590
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623af4=>part 1 PA [0]0x6022623af4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623af4 mem-ID=0 size=4 element-size=4 type=Data data=90a5198f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623af4 end_addr=0x6022623af7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623ac8=>part 1 PA [0]0x6022623ac8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623ac8=>part 1 PA [0]0x6022623ac8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623ac8=>part 1 PA [0]0x6022623ac8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x90779164
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623ac8=>part 1 PA [0]0x6022623ac8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623ac8 mem-ID=0 size=4 element-size=4 type=Data data=64917790
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623ac8 end_addr=0x6022623acb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b4c=>part 1 PA [0]0x6022623b4c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b4c=>part 1 PA [0]0x6022623b4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b4c=>part 1 PA [0]0x6022623b4c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb2a9d138
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b4c=>part 1 PA [0]0x6022623b4c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b4c mem-ID=0 size=4 element-size=4 type=Data data=38d1a9b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b4c end_addr=0x6022623b4f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b18=>part 1 PA [0]0x6022623b18 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b18=>part 1 PA [0]0x6022623b18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b18=>part 1 PA [0]0x6022623b18 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf9de15c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b18=>part 1 PA [0]0x6022623b18 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b18 mem-ID=0 size=4 element-size=4 type=Data data=c015def9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b18 end_addr=0x6022623b1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b74=>part 1 PA [0]0x6022623b74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b74=>part 1 PA [0]0x6022623b74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b74=>part 1 PA [0]0x6022623b74 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b7fb3dc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6022623b74=>part 1 PA [0]0x6022623b74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006022623b74 mem-ID=0 size=4 element-size=4 type=Data data=dcb37f4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6022623b74 end_addr=0x6022623b77
[notice]Committing instruction "VLUXEI8.V v4, x16, v16, Vector result" at 0x80011838=>[0]0x80011838 (0x5080207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011838 mem-ID=0 size=4 element-size=4 type=Instruction data=07020805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011838 end_addr=0x8001183b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001183c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0x8f19a590e5a9b2ac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0xa8ca686090779164, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0x4b7fb3dcfe08404c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7549834e18 alignment 4 data size 4 base value 0x7549832612
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x36db548a80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x2806 size:0x2 Big endian:0x0 to memory:0x36db548a80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a80 mem-ID=0 size=2 element-size=2 type=Data data=0628
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a80 end_addr=0x36db548a81
[notice]{DataBlock::Setup} allocate memory for value:0xeaca size:0x2 Big endian:0x0 to memory:0x36db548a82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a82 mem-ID=0 size=2 element-size=2 type=Data data=caea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a82 end_addr=0x36db548a83
[notice]{DataBlock::Setup} allocate memory for value:0x27a size:0x2 Big endian:0x0 to memory:0x36db548a84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a84 mem-ID=0 size=2 element-size=2 type=Data data=7a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a84 end_addr=0x36db548a85
[notice]{DataBlock::Setup} allocate memory for value:0x358e size:0x2 Big endian:0x0 to memory:0x36db548a86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a86 mem-ID=0 size=2 element-size=2 type=Data data=8e35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a86 end_addr=0x36db548a87
[notice]{DataBlock::Setup} allocate memory for value:0xc1c2 size:0x2 Big endian:0x0 to memory:0x36db548a88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a88 mem-ID=0 size=2 element-size=2 type=Data data=c2c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a88 end_addr=0x36db548a89
[notice]{DataBlock::Setup} allocate memory for value:0x45e6 size:0x2 Big endian:0x0 to memory:0x36db548a8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a8a mem-ID=0 size=2 element-size=2 type=Data data=e645
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a8a end_addr=0x36db548a8b
[notice]{DataBlock::Setup} allocate memory for value:0xb9e2 size:0x2 Big endian:0x0 to memory:0x36db548a8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a8c mem-ID=0 size=2 element-size=2 type=Data data=e2b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a8c end_addr=0x36db548a8d
[notice]{DataBlock::Setup} allocate memory for value:0xbdb2 size:0x2 Big endian:0x0 to memory:0x36db548a8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a8e mem-ID=0 size=2 element-size=2 type=Data data=b2bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a8e end_addr=0x36db548a8f
[notice]{DataBlock::Setup} allocate memory for value:0x5753 size:0x2 Big endian:0x0 to memory:0x36db548a90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a90 mem-ID=0 size=2 element-size=2 type=Data data=5357
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a90 end_addr=0x36db548a91
[notice]{DataBlock::Setup} allocate memory for value:0x3ff0 size:0x2 Big endian:0x0 to memory:0x36db548a92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a92 mem-ID=0 size=2 element-size=2 type=Data data=f03f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a92 end_addr=0x36db548a93
[notice]{DataBlock::Setup} allocate memory for value:0xbf9d size:0x2 Big endian:0x0 to memory:0x36db548a94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a94 mem-ID=0 size=2 element-size=2 type=Data data=9dbf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a94 end_addr=0x36db548a95
[notice]{DataBlock::Setup} allocate memory for value:0x1c9a size:0x2 Big endian:0x0 to memory:0x36db548a96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a96 mem-ID=0 size=2 element-size=2 type=Data data=9a1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a96 end_addr=0x36db548a97
[notice]{DataBlock::Setup} allocate memory for value:0xce6a size:0x2 Big endian:0x0 to memory:0x36db548a98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a98 mem-ID=0 size=2 element-size=2 type=Data data=6ace
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a98 end_addr=0x36db548a99
[notice]{DataBlock::Setup} allocate memory for value:0xe0cc size:0x2 Big endian:0x0 to memory:0x36db548a9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a9a mem-ID=0 size=2 element-size=2 type=Data data=cce0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a9a end_addr=0x36db548a9b
[notice]{DataBlock::Setup} allocate memory for value:0xcbd8 size:0x2 Big endian:0x0 to memory:0x36db548a9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a9c mem-ID=0 size=2 element-size=2 type=Data data=d8cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a9c end_addr=0x36db548a9d
[notice]{DataBlock::Setup} allocate memory for value:0xfb65 size:0x2 Big endian:0x0 to memory:0x36db548a9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548a9e mem-ID=0 size=2 element-size=2 type=Data data=65fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548a9e end_addr=0x36db548a9f
[notice]{DataBlock::Setup} allocate memory for value:0xd7fd size:0x2 Big endian:0x0 to memory:0x36db548aa0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aa0 mem-ID=0 size=2 element-size=2 type=Data data=fdd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aa0 end_addr=0x36db548aa1
[notice]{DataBlock::Setup} allocate memory for value:0xf80 size:0x2 Big endian:0x0 to memory:0x36db548aa2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aa2 mem-ID=0 size=2 element-size=2 type=Data data=800f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aa2 end_addr=0x36db548aa3
[notice]{DataBlock::Setup} allocate memory for value:0xb229 size:0x2 Big endian:0x0 to memory:0x36db548aa4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aa4 mem-ID=0 size=2 element-size=2 type=Data data=29b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aa4 end_addr=0x36db548aa5
[notice]{DataBlock::Setup} allocate memory for value:0xea6e size:0x2 Big endian:0x0 to memory:0x36db548aa6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aa6 mem-ID=0 size=2 element-size=2 type=Data data=6eea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aa6 end_addr=0x36db548aa7
[notice]{DataBlock::Setup} allocate memory for value:0xde31 size:0x2 Big endian:0x0 to memory:0x36db548aa8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aa8 mem-ID=0 size=2 element-size=2 type=Data data=31de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aa8 end_addr=0x36db548aa9
[notice]{DataBlock::Setup} allocate memory for value:0x4ccb size:0x2 Big endian:0x0 to memory:0x36db548aaa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aaa mem-ID=0 size=2 element-size=2 type=Data data=cb4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aaa end_addr=0x36db548aab
[notice]{DataBlock::Setup} allocate memory for value:0xf4d1 size:0x2 Big endian:0x0 to memory:0x36db548aac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aac mem-ID=0 size=2 element-size=2 type=Data data=d1f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aac end_addr=0x36db548aad
[notice]{DataBlock::Setup} allocate memory for value:0x4f74 size:0x2 Big endian:0x0 to memory:0x36db548aae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aae mem-ID=0 size=2 element-size=2 type=Data data=744f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aae end_addr=0x36db548aaf
[notice]{DataBlock::Setup} allocate memory for value:0x386 size:0x2 Big endian:0x0 to memory:0x36db548ab0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548ab0 mem-ID=0 size=2 element-size=2 type=Data data=8603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548ab0 end_addr=0x36db548ab1
[notice]{DataBlock::Setup} allocate memory for value:0x85b2 size:0x2 Big endian:0x0 to memory:0x36db548ab2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548ab2 mem-ID=0 size=2 element-size=2 type=Data data=b285
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548ab2 end_addr=0x36db548ab3
[notice]{DataBlock::Setup} allocate memory for value:0xaba6 size:0x2 Big endian:0x0 to memory:0x36db548ab4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548ab4 mem-ID=0 size=2 element-size=2 type=Data data=a6ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548ab4 end_addr=0x36db548ab5
[notice]{DataBlock::Setup} allocate memory for value:0x555 size:0x2 Big endian:0x0 to memory:0x36db548ab6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548ab6 mem-ID=0 size=2 element-size=2 type=Data data=5505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548ab6 end_addr=0x36db548ab7
[notice]{DataBlock::Setup} allocate memory for value:0xf93e size:0x2 Big endian:0x0 to memory:0x36db548ab8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548ab8 mem-ID=0 size=2 element-size=2 type=Data data=3ef9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548ab8 end_addr=0x36db548ab9
[notice]{DataBlock::Setup} allocate memory for value:0xd343 size:0x2 Big endian:0x0 to memory:0x36db548aba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548aba mem-ID=0 size=2 element-size=2 type=Data data=43d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548aba end_addr=0x36db548abb
[notice]{DataBlock::Setup} allocate memory for value:0x7ce5 size:0x2 Big endian:0x0 to memory:0x36db548abc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548abc mem-ID=0 size=2 element-size=2 type=Data data=e57c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548abc end_addr=0x36db548abd
[notice]{DataBlock::Setup} allocate memory for value:0x9214 size:0x2 Big endian:0x0 to memory:0x36db548abe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000036db548abe mem-ID=0 size=2 element-size=2 type=Data data=1492
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x36db548abe end_addr=0x36db548abf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x36db value 0x36db
[info] opname=rd
[notice]Committing instruction "LUI x2, 14043" at 0x8001183c=>[0]0x8001183c (0x36db137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001183c mem-ID=0 size=4 element-size=4 type=Instruction data=37b16d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001183c end_addr=0x8001183f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x36db000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011840
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x549 value 0x549
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1353" at 0x80011840=>[0]0x80011840 (0x5491011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011840 mem-ID=0 size=4 element-size=4 type=Instruction data=1b019154
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011840 end_addr=0x80011843
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x36db549, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011844
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011844=>[0]0x80011844 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011844 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011844 end_addr=0x80011847
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x36db549000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011848
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa80 value 0xa80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1408" at 0x80011848=>[0]0x80011848 (0xa8010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011848 mem-ID=0 size=4 element-size=4 type=Instruction data=130101a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011848 end_addr=0x8001184b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x36db548a80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001184c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x2" at 0x8001184c=>[0]0x8001184c (0x2810287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001184c mem-ID=0 size=4 element-size=4 type=Instruction data=87028102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001184c end_addr=0x8001184f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011850
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0x358e027aeaca2806, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0xbdb2b9e245e6c1c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0x1c9abf9d3ff05753, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0xfb65cbd8e0ccce6a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0xea6eb2290f80d7fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0x4f74f4d14ccbde31, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0x555aba685b20386, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0x92147ce5d343f93e, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3aa5 value 0x3aa5
[info] opname=rd
[notice]Committing instruction "LUI x31, 15013" at 0x80011850=>[0]0x80011850 (0x3aa5fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011850 mem-ID=0 size=4 element-size=4 type=Instruction data=b75faa03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011850 end_addr=0x80011853
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3aa5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011854
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc19 value 0xc19
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -999" at 0x80011854=>[0]0x80011854 (0xc19f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011854 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f9fc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011854 end_addr=0x80011857
[notice]retire source stage: 1, access: 0x18, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3aa4c19, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011858
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x80011858=>[0]0x80011858 (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011858 mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011858 end_addr=0x8001185b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7549832000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001185c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x612 value 0x612
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1554" at 0x8001185c=>[0]0x8001185c (0x612f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001185c mem-ID=0 size=4 element-size=4 type=Instruction data=938f2f61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001185c end_addr=0x8001185f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x7549832612, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011860
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549834e18=>part 1 PA [0]0x7549834e18 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549834e18=>part 1 PA [0]0x7549834e18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549834e18=>part 1 PA [0]0x7549834e18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549834e18=>part 1 PA [0]0x7549834e18 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007549834e18 mem-ID=0 size=4 element-size=4 type=Data data=b4a91260
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7549834e18 end_addr=0x7549834e1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75498410dc=>part 1 PA [0]0x75498410dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75498410dc=>part 1 PA [0]0x75498410dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75498410dc=>part 1 PA [0]0x75498410dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75498410dc=>part 1 PA [0]0x75498410dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075498410dc mem-ID=0 size=4 element-size=4 type=Data data=3e7944e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75498410dc end_addr=0x75498410df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983288c=>part 1 PA [0]0x754983288c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983288c=>part 1 PA [0]0x754983288c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983288c=>part 1 PA [0]0x754983288c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983288c=>part 1 PA [0]0x754983288c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754983288c mem-ID=0 size=4 element-size=4 type=Data data=22404571
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754983288c end_addr=0x754983288f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549835ba0=>part 1 PA [0]0x7549835ba0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549835ba0=>part 1 PA [0]0x7549835ba0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549835ba0=>part 1 PA [0]0x7549835ba0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549835ba0=>part 1 PA [0]0x7549835ba0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007549835ba0 mem-ID=0 size=4 element-size=4 type=Data data=b2b4c4af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7549835ba0 end_addr=0x7549835ba3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e7d4=>part 1 PA [0]0x754983e7d4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e7d4=>part 1 PA [0]0x754983e7d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e7d4=>part 1 PA [0]0x754983e7d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e7d4=>part 1 PA [0]0x754983e7d4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754983e7d4 mem-ID=0 size=4 element-size=4 type=Data data=2d806f46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754983e7d4 end_addr=0x754983e7d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549836bf8=>part 1 PA [0]0x7549836bf8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549836bf8=>part 1 PA [0]0x7549836bf8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549836bf8=>part 1 PA [0]0x7549836bf8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7549836bf8=>part 1 PA [0]0x7549836bf8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007549836bf8 mem-ID=0 size=4 element-size=4 type=Data data=b23e7060
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7549836bf8 end_addr=0x7549836bfb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983dff4=>part 1 PA [0]0x754983dff4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983dff4=>part 1 PA [0]0x754983dff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983dff4=>part 1 PA [0]0x754983dff4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983dff4=>part 1 PA [0]0x754983dff4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754983dff4 mem-ID=0 size=4 element-size=4 type=Data data=f106078c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754983dff4 end_addr=0x754983dff7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e3c4=>part 1 PA [0]0x754983e3c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e3c4=>part 1 PA [0]0x754983e3c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e3c4=>part 1 PA [0]0x754983e3c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x754983e3c4=>part 1 PA [0]0x754983e3c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754983e3c4 mem-ID=0 size=4 element-size=4 type=Data data=55a3b174
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754983e3c4 end_addr=0x754983e3c7
[notice]Committing instruction "VSUXEI16.V v28, x31, v5, Unmasked" at 0x80011860=>[0]0x80011860 (0x65fde27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011860 mem-ID=0 size=4 element-size=4 type=Instruction data=27de5f06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011860 end_addr=0x80011863
[info]current source entropy:7, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_0 initial value 0x7bc7c765dd97ef98
[SimApiHANDCAR::WriteRegister] v28_0 0x7bc7c765dd97ef98/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_1 initial value 0x6f3d5c5c5b9a08e1
[SimApiHANDCAR::WriteRegister] v28_1 0x6f3d5c5c5b9a08e1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_2 initial value 0x9b00ebc7e701120c
[SimApiHANDCAR::WriteRegister] v28_2 0x9b00ebc7e701120c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_3 initial value 0xe2c8037ad9588cc4
[SimApiHANDCAR::WriteRegister] v28_3 0xe2c8037ad9588cc4/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_4 initial value 0x8ced4977f3448124
[SimApiHANDCAR::WriteRegister] v28_4 0x8ced4977f3448124/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_5 initial value 0xd96c035cbf485060
[SimApiHANDCAR::WriteRegister] v28_5 0xd96c035cbf485060/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_6 initial value 0x7201eadaed5ab518
[SimApiHANDCAR::WriteRegister] v28_6 0x7201eadaed5ab518/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v28_7 initial value 0xb3f388fa2c539d60
[SimApiHANDCAR::WriteRegister] v28_7 0xb3f388fa2c539d60/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011864
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7549834e18
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x75498410dc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x754983288c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7549835ba0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x754983e7d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7549836bf8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x754983dff4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x754983e3c4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7e54a507d8 alignment 4 data size 4 base value 0x7e54a4bc4d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x29dd23e480 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4b8b size:0x2 Big endian:0x0 to memory:0x29dd23e480 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e480 mem-ID=0 size=2 element-size=2 type=Data data=8b4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e480 end_addr=0x29dd23e481
[notice]{DataBlock::Setup} allocate memory for value:0x5993 size:0x2 Big endian:0x0 to memory:0x29dd23e482 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e482 mem-ID=0 size=2 element-size=2 type=Data data=9359
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e482 end_addr=0x29dd23e483
[notice]{DataBlock::Setup} allocate memory for value:0x6457 size:0x2 Big endian:0x0 to memory:0x29dd23e484 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e484 mem-ID=0 size=2 element-size=2 type=Data data=5764
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e484 end_addr=0x29dd23e485
[notice]{DataBlock::Setup} allocate memory for value:0xfb2f size:0x2 Big endian:0x0 to memory:0x29dd23e486 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e486 mem-ID=0 size=2 element-size=2 type=Data data=2ffb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e486 end_addr=0x29dd23e487
[notice]{DataBlock::Setup} allocate memory for value:0x296f size:0x2 Big endian:0x0 to memory:0x29dd23e488 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e488 mem-ID=0 size=2 element-size=2 type=Data data=6f29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e488 end_addr=0x29dd23e489
[notice]{DataBlock::Setup} allocate memory for value:0x6e53 size:0x2 Big endian:0x0 to memory:0x29dd23e48a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e48a mem-ID=0 size=2 element-size=2 type=Data data=536e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e48a end_addr=0x29dd23e48b
[notice]{DataBlock::Setup} allocate memory for value:0x688f size:0x2 Big endian:0x0 to memory:0x29dd23e48c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e48c mem-ID=0 size=2 element-size=2 type=Data data=8f68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e48c end_addr=0x29dd23e48d
[notice]{DataBlock::Setup} allocate memory for value:0x82ab size:0x2 Big endian:0x0 to memory:0x29dd23e48e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e48e mem-ID=0 size=2 element-size=2 type=Data data=ab82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e48e end_addr=0x29dd23e48f
[notice]{DataBlock::Setup} allocate memory for value:0xf85c size:0x2 Big endian:0x0 to memory:0x29dd23e490 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e490 mem-ID=0 size=2 element-size=2 type=Data data=5cf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e490 end_addr=0x29dd23e491
[notice]{DataBlock::Setup} allocate memory for value:0xfb48 size:0x2 Big endian:0x0 to memory:0x29dd23e492 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e492 mem-ID=0 size=2 element-size=2 type=Data data=48fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e492 end_addr=0x29dd23e493
[notice]{DataBlock::Setup} allocate memory for value:0xa5ec size:0x2 Big endian:0x0 to memory:0x29dd23e494 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e494 mem-ID=0 size=2 element-size=2 type=Data data=eca5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e494 end_addr=0x29dd23e495
[notice]{DataBlock::Setup} allocate memory for value:0xe635 size:0x2 Big endian:0x0 to memory:0x29dd23e496 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e496 mem-ID=0 size=2 element-size=2 type=Data data=35e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e496 end_addr=0x29dd23e497
[notice]{DataBlock::Setup} allocate memory for value:0xa3db size:0x2 Big endian:0x0 to memory:0x29dd23e498 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e498 mem-ID=0 size=2 element-size=2 type=Data data=dba3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e498 end_addr=0x29dd23e499
[notice]{DataBlock::Setup} allocate memory for value:0xc7f2 size:0x2 Big endian:0x0 to memory:0x29dd23e49a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e49a mem-ID=0 size=2 element-size=2 type=Data data=f2c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e49a end_addr=0x29dd23e49b
[notice]{DataBlock::Setup} allocate memory for value:0x7f31 size:0x2 Big endian:0x0 to memory:0x29dd23e49c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e49c mem-ID=0 size=2 element-size=2 type=Data data=317f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e49c end_addr=0x29dd23e49d
[notice]{DataBlock::Setup} allocate memory for value:0x54e1 size:0x2 Big endian:0x0 to memory:0x29dd23e49e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e49e mem-ID=0 size=2 element-size=2 type=Data data=e154
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e49e end_addr=0x29dd23e49f
[notice]{DataBlock::Setup} allocate memory for value:0xa46d size:0x2 Big endian:0x0 to memory:0x29dd23e4a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4a0 mem-ID=0 size=2 element-size=2 type=Data data=6da4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4a0 end_addr=0x29dd23e4a1
[notice]{DataBlock::Setup} allocate memory for value:0x3227 size:0x2 Big endian:0x0 to memory:0x29dd23e4a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4a2 mem-ID=0 size=2 element-size=2 type=Data data=2732
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4a2 end_addr=0x29dd23e4a3
[notice]{DataBlock::Setup} allocate memory for value:0xb29c size:0x2 Big endian:0x0 to memory:0x29dd23e4a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4a4 mem-ID=0 size=2 element-size=2 type=Data data=9cb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4a4 end_addr=0x29dd23e4a5
[notice]{DataBlock::Setup} allocate memory for value:0xeaff size:0x2 Big endian:0x0 to memory:0x29dd23e4a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4a6 mem-ID=0 size=2 element-size=2 type=Data data=ffea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4a6 end_addr=0x29dd23e4a7
[notice]{DataBlock::Setup} allocate memory for value:0x518e size:0x2 Big endian:0x0 to memory:0x29dd23e4a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4a8 mem-ID=0 size=2 element-size=2 type=Data data=8e51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4a8 end_addr=0x29dd23e4a9
[notice]{DataBlock::Setup} allocate memory for value:0x9474 size:0x2 Big endian:0x0 to memory:0x29dd23e4aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4aa mem-ID=0 size=2 element-size=2 type=Data data=7494
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4aa end_addr=0x29dd23e4ab
[notice]{DataBlock::Setup} allocate memory for value:0x3637 size:0x2 Big endian:0x0 to memory:0x29dd23e4ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4ac mem-ID=0 size=2 element-size=2 type=Data data=3736
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4ac end_addr=0x29dd23e4ad
[notice]{DataBlock::Setup} allocate memory for value:0xa958 size:0x2 Big endian:0x0 to memory:0x29dd23e4ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4ae mem-ID=0 size=2 element-size=2 type=Data data=58a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4ae end_addr=0x29dd23e4af
[notice]{DataBlock::Setup} allocate memory for value:0x27fa size:0x2 Big endian:0x0 to memory:0x29dd23e4b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4b0 mem-ID=0 size=2 element-size=2 type=Data data=fa27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4b0 end_addr=0x29dd23e4b1
[notice]{DataBlock::Setup} allocate memory for value:0xbf9d size:0x2 Big endian:0x0 to memory:0x29dd23e4b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4b2 mem-ID=0 size=2 element-size=2 type=Data data=9dbf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4b2 end_addr=0x29dd23e4b3
[notice]{DataBlock::Setup} allocate memory for value:0xcdc4 size:0x2 Big endian:0x0 to memory:0x29dd23e4b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4b4 mem-ID=0 size=2 element-size=2 type=Data data=c4cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4b4 end_addr=0x29dd23e4b5
[notice]{DataBlock::Setup} allocate memory for value:0xaa24 size:0x2 Big endian:0x0 to memory:0x29dd23e4b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4b6 mem-ID=0 size=2 element-size=2 type=Data data=24aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4b6 end_addr=0x29dd23e4b7
[notice]{DataBlock::Setup} allocate memory for value:0xf6f size:0x2 Big endian:0x0 to memory:0x29dd23e4b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4b8 mem-ID=0 size=2 element-size=2 type=Data data=6f0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4b8 end_addr=0x29dd23e4b9
[notice]{DataBlock::Setup} allocate memory for value:0xdaec size:0x2 Big endian:0x0 to memory:0x29dd23e4ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4ba mem-ID=0 size=2 element-size=2 type=Data data=ecda
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4ba end_addr=0x29dd23e4bb
[notice]{DataBlock::Setup} allocate memory for value:0x10df size:0x2 Big endian:0x0 to memory:0x29dd23e4bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4bc mem-ID=0 size=2 element-size=2 type=Data data=df10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4bc end_addr=0x29dd23e4bd
[notice]{DataBlock::Setup} allocate memory for value:0x263f size:0x2 Big endian:0x0 to memory:0x29dd23e4be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000029dd23e4be mem-ID=0 size=2 element-size=2 type=Data data=3f26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x29dd23e4be end_addr=0x29dd23e4bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v20, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v20 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x14 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x14ef value 0x14ef
[info] opname=rd
[notice]Committing instruction "LUI x31, 5359" at 0x80011864=>[0]0x80011864 (0x14effb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011864 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ff4e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011864 end_addr=0x80011867
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x14ef000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011868
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x91f value 0x91f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1761" at 0x80011868=>[0]0x80011868 (0x91ff8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011868 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8fff91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011868 end_addr=0x8001186b
[notice]retire source stage: 6, access: 0x17, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x14ee91f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001186c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xd" at 0x8001186c=>[0]0x8001186c (0xdf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001186c mem-ID=0 size=4 element-size=4 type=Instruction data=939fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001186c end_addr=0x8001186f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x29dd23e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011870
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x480 value 0x480
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1152" at 0x80011870=>[0]0x80011870 (0x480f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011870 mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011870 end_addr=0x80011873
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x29dd23e480, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011874
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{GenInstructionAgent::HandleNotification} new register initialization: v20
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v20, x31" at 0x80011874=>[0]0x80011874 (0x28f8a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011874 mem-ID=0 size=4 element-size=4 type=Instruction data=078a8f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011874 end_addr=0x80011877
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_0 initial value 0xc387cf4d5fd9f88b
[SimApiHANDCAR::WriteRegister] v20_0 0xc387cf4d5fd9f88b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_1 initial value 0x3ca0c522d7b77290
[SimApiHANDCAR::WriteRegister] v20_1 0x3ca0c522d7b77290/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_2 initial value 0x64218a6026996130
[SimApiHANDCAR::WriteRegister] v20_2 0x64218a6026996130/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_3 initial value 0xb9a8defb4b1c96e
[SimApiHANDCAR::WriteRegister] v20_3 0xb9a8defb4b1c96e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_4 initial value 0xc8e7cae5f773678
[SimApiHANDCAR::WriteRegister] v20_4 0xc8e7cae5f773678/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_5 initial value 0x7afb67402a92c813
[SimApiHANDCAR::WriteRegister] v20_5 0x7afb67402a92c813/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_6 initial value 0x2b2f3b59daa79225
[SimApiHANDCAR::WriteRegister] v20_6 0x2b2f3b59daa79225/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v20_7 initial value 0x229aafafcb3f686e
[SimApiHANDCAR::WriteRegister] v20_7 0x229aafafcb3f686e/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011878
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_0 value 0xfb2f645759934b8b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_1 value 0x82ab688f6e53296f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_2 value 0xe635a5ecfb48f85c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_3 value 0x54e17f31c7f2a3db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_4 value 0xeaffb29c3227a46d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_5 value 0xa95836379474518e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_6 value 0xaa24cdc4bf9d27fa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v20_7 value 0x263f10dfdaec0f6f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1f95 value 0x1f95
[info] opname=rd
[notice]Committing instruction "LUI x14, 8085" at 0x80011878=>[0]0x80011878 (0x1f95737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011878 mem-ID=0 size=4 element-size=4 type=Instruction data=3757f901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011878 end_addr=0x8001187b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1f95000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001187c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x293 value 0x293
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, 659" at 0x8001187c=>[0]0x8001187c (0x2937071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001187c mem-ID=0 size=4 element-size=4 type=Instruction data=1b073729
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001187c end_addr=0x8001187f
[notice]retire source stage: b, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x1f95293, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011880
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xe" at 0x80011880=>[0]0x80011880 (0xe71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011880 mem-ID=0 size=4 element-size=4 type=Instruction data=1317e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011880 end_addr=0x80011883
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7e54a4c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011884
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc4d value 0xc4d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -947" at 0x80011884=>[0]0x80011884 (0xc4d70713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011884 mem-ID=0 size=4 element-size=4 type=Instruction data=1307d7c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011884 end_addr=0x80011887
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x7e54a4bc4d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011888
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v11
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a507d8=>part 1 PA [0]0x7e54a507d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a507d8=>part 1 PA [0]0x7e54a507d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a507d8=>part 1 PA [0]0x7e54a507d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd3359f3c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a507d8=>part 1 PA [0]0x7e54a507d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a507d8 mem-ID=0 size=4 element-size=4 type=Data data=3c9f35d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a507d8 end_addr=0x7e54a507db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a515e0=>part 1 PA [0]0x7e54a515e0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a515e0=>part 1 PA [0]0x7e54a515e0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a515e0=>part 1 PA [0]0x7e54a515e0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa271bd64
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a515e0=>part 1 PA [0]0x7e54a515e0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a515e0 mem-ID=0 size=4 element-size=4 type=Data data=64bd71a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a515e0 end_addr=0x7e54a515e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a520a4=>part 1 PA [0]0x7e54a520a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a520a4=>part 1 PA [0]0x7e54a520a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a520a4=>part 1 PA [0]0x7e54a520a4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa17fd370
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a520a4=>part 1 PA [0]0x7e54a520a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a520a4 mem-ID=0 size=4 element-size=4 type=Data data=70d37fa1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a520a4 end_addr=0x7e54a520a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a5b77c=>part 1 PA [0]0x7e54a5b77c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a5b77c=>part 1 PA [0]0x7e54a5b77c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a5b77c=>part 1 PA [0]0x7e54a5b77c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a5b77c=>part 1 PA [0]0x7e54a5b77c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a5b77c mem-ID=0 size=4 element-size=4 type=Data data=e99d7739
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a5b77c end_addr=0x7e54a5b77f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a4e5bc=>part 1 PA [0]0x7e54a4e5bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a4e5bc=>part 1 PA [0]0x7e54a4e5bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a4e5bc=>part 1 PA [0]0x7e54a4e5bc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaa123ca4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a4e5bc=>part 1 PA [0]0x7e54a4e5bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a4e5bc mem-ID=0 size=4 element-size=4 type=Data data=a43c12aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a4e5bc end_addr=0x7e54a4e5bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a52aa0=>part 1 PA [0]0x7e54a52aa0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a52aa0=>part 1 PA [0]0x7e54a52aa0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a52aa0=>part 1 PA [0]0x7e54a52aa0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc3510144
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a52aa0=>part 1 PA [0]0x7e54a52aa0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a52aa0 mem-ID=0 size=4 element-size=4 type=Data data=440151c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a52aa0 end_addr=0x7e54a52aa3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a524dc=>part 1 PA [0]0x7e54a524dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a524dc=>part 1 PA [0]0x7e54a524dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a524dc=>part 1 PA [0]0x7e54a524dc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcf6d9fdc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a524dc=>part 1 PA [0]0x7e54a524dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a524dc mem-ID=0 size=4 element-size=4 type=Data data=dc9f6dcf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a524dc end_addr=0x7e54a524df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a53ef8=>part 1 PA [0]0x7e54a53ef8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a53ef8=>part 1 PA [0]0x7e54a53ef8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a53ef8=>part 1 PA [0]0x7e54a53ef8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9bc960b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7e54a53ef8=>part 1 PA [0]0x7e54a53ef8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007e54a53ef8 mem-ID=0 size=4 element-size=4 type=Data data=b460c99b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7e54a53ef8 end_addr=0x7e54a53efb
[notice]Committing instruction "VLUXEI16.V v11, x14, v20, Unmasked" at 0x80011888=>[0]0x80011888 (0x7475587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011888 mem-ID=0 size=4 element-size=4 type=Instruction data=87554707
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011888 end_addr=0x8001188b
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_0 initial value 0xfb819cd9302052ce
[SimApiHANDCAR::WriteRegister] v11_0 0xfb819cd9302052ce/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_1 initial value 0x74d3afae92abcafb
[SimApiHANDCAR::WriteRegister] v11_1 0x74d3afae92abcafb/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_2 initial value 0x97d77d484066f8a8
[SimApiHANDCAR::WriteRegister] v11_2 0x97d77d484066f8a8/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_3 initial value 0x817f4318273b3af2
[SimApiHANDCAR::WriteRegister] v11_3 0x817f4318273b3af2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_4 initial value 0x954fb97c6476fed0
[SimApiHANDCAR::WriteRegister] v11_4 0x954fb97c6476fed0/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_5 initial value 0x89037d165163485
[SimApiHANDCAR::WriteRegister] v11_5 0x89037d165163485/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_6 initial value 0xdfbb32466f3fd535
[SimApiHANDCAR::WriteRegister] v11_6 0xdfbb32466f3fd535/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v11_7 initial value 0x641602574b8fcef
[SimApiHANDCAR::WriteRegister] v11_7 0x641602574b8fcef/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001188c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_0 value 0xa271bd64d3359f3c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0x39779de9a17fd370, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0xc3510144aa123ca4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0x9bc960b4cf6d9fdc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v20, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v20 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x14 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3e12b47a5c alignment 4 data size 4 base value 0x3d22d0c46e
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x254e3aeb00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xefe3b5ee size:0x4 Big endian:0x0 to memory:0x254e3aeb00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb00 mem-ID=0 size=4 element-size=4 type=Data data=eeb5e3ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb00 end_addr=0x254e3aeb03
[notice]{DataBlock::Setup} allocate memory for value:0xff983bea size:0x4 Big endian:0x0 to memory:0x254e3aeb04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb04 mem-ID=0 size=4 element-size=4 type=Data data=ea3b98ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb04 end_addr=0x254e3aeb07
[notice]{DataBlock::Setup} allocate memory for value:0x48fd5062 size:0x4 Big endian:0x0 to memory:0x254e3aeb08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb08 mem-ID=0 size=4 element-size=4 type=Data data=6250fd48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb08 end_addr=0x254e3aeb0b
[notice]{DataBlock::Setup} allocate memory for value:0xbccf72be size:0x4 Big endian:0x0 to memory:0x254e3aeb0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb0c mem-ID=0 size=4 element-size=4 type=Data data=be72cfbc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb0c end_addr=0x254e3aeb0f
[notice]{DataBlock::Setup} allocate memory for value:0xdd17a74a size:0x4 Big endian:0x0 to memory:0x254e3aeb10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb10 mem-ID=0 size=4 element-size=4 type=Data data=4aa717dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb10 end_addr=0x254e3aeb13
[notice]{DataBlock::Setup} allocate memory for value:0x1fbfdcf2 size:0x4 Big endian:0x0 to memory:0x254e3aeb14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb14 mem-ID=0 size=4 element-size=4 type=Data data=f2dcbf1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb14 end_addr=0x254e3aeb17
[notice]{DataBlock::Setup} allocate memory for value:0xd40cf702 size:0x4 Big endian:0x0 to memory:0x254e3aeb18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb18 mem-ID=0 size=4 element-size=4 type=Data data=02f70cd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb18 end_addr=0x254e3aeb1b
[notice]{DataBlock::Setup} allocate memory for value:0x23d18dd6 size:0x4 Big endian:0x0 to memory:0x254e3aeb1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb1c mem-ID=0 size=4 element-size=4 type=Data data=d68dd123
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb1c end_addr=0x254e3aeb1f
[notice]{DataBlock::Setup} allocate memory for value:0xd894d167 size:0x4 Big endian:0x0 to memory:0x254e3aeb20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb20 mem-ID=0 size=4 element-size=4 type=Data data=67d194d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb20 end_addr=0x254e3aeb23
[notice]{DataBlock::Setup} allocate memory for value:0xc88389a6 size:0x4 Big endian:0x0 to memory:0x254e3aeb24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb24 mem-ID=0 size=4 element-size=4 type=Data data=a68983c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb24 end_addr=0x254e3aeb27
[notice]{DataBlock::Setup} allocate memory for value:0x45a3de06 size:0x4 Big endian:0x0 to memory:0x254e3aeb28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb28 mem-ID=0 size=4 element-size=4 type=Data data=06dea345
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb28 end_addr=0x254e3aeb2b
[notice]{DataBlock::Setup} allocate memory for value:0x28d45cd3 size:0x4 Big endian:0x0 to memory:0x254e3aeb2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb2c mem-ID=0 size=4 element-size=4 type=Data data=d35cd428
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb2c end_addr=0x254e3aeb2f
[notice]{DataBlock::Setup} allocate memory for value:0xc0ac0ea2 size:0x4 Big endian:0x0 to memory:0x254e3aeb30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb30 mem-ID=0 size=4 element-size=4 type=Data data=a20eacc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb30 end_addr=0x254e3aeb33
[notice]{DataBlock::Setup} allocate memory for value:0x5c59f4fd size:0x4 Big endian:0x0 to memory:0x254e3aeb34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb34 mem-ID=0 size=4 element-size=4 type=Data data=fdf4595c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb34 end_addr=0x254e3aeb37
[notice]{DataBlock::Setup} allocate memory for value:0x5c0f49ba size:0x4 Big endian:0x0 to memory:0x254e3aeb38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb38 mem-ID=0 size=4 element-size=4 type=Data data=ba490f5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb38 end_addr=0x254e3aeb3b
[notice]{DataBlock::Setup} allocate memory for value:0x6b08cb2e size:0x4 Big endian:0x0 to memory:0x254e3aeb3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000254e3aeb3c mem-ID=0 size=4 element-size=4 type=Data data=2ecb086b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x254e3aeb3c end_addr=0x254e3aeb3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x254e value 0x254e
[info] opname=rd
[notice]Committing instruction "LUI x22, 9550" at 0x8001188c=>[0]0x8001188c (0x254eb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001188c mem-ID=0 size=4 element-size=4 type=Instruction data=37eb5402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001188c end_addr=0x8001188f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x254e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011890
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3af value 0x3af
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 943" at 0x80011890=>[0]0x80011890 (0x3afb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011890 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bfb3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011890 end_addr=0x80011893
[notice]retire source stage: 10, access: 0x8, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x254e3af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011894
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011894=>[0]0x80011894 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011894 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011894 end_addr=0x80011897
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x254e3af000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011898
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb00 value 0xb00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, -1280" at 0x80011898=>[0]0x80011898 (0xb00b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011898 mem-ID=0 size=4 element-size=4 type=Instruction data=130b0bb0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011898 end_addr=0x8001189b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x254e3aeb00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001189c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x22" at 0x8001189c=>[0]0x8001189c (0x28b0f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001189c mem-ID=0 size=4 element-size=4 type=Instruction data=070f8b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001189c end_addr=0x8001189f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0xff983beaefe3b5ee, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0xbccf72be48fd5062, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0x1fbfdcf2dd17a74a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x23d18dd6d40cf702, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0xc88389a6d894d167, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0x28d45cd345a3de06, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0x5c59f4fdc0ac0ea2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0x6b08cb2e5c0f49ba, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf49 value 0xf49
[info] opname=rd
[notice]Committing instruction "LUI x31, 3913" at 0x800118a0=>[0]0x800118a0 (0xf49fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a0 mem-ID=0 size=4 element-size=4 type=Instruction data=b79ff400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a0 end_addr=0x800118a3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xf49000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb43 value 0xb43
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1213" at 0x800118a4=>[0]0x800118a4 (0xb43f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f3fb4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a4 end_addr=0x800118a7
[notice]retire source stage: 15, access: 0x1e, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0xf48b43, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118a8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x800118a8=>[0]0x800118a8 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118a8 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118a8 end_addr=0x800118ab
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3d22d0c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118ac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x46e value 0x46e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1134" at 0x800118ac=>[0]0x800118ac (0x46ef8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118ac mem-ID=0 size=4 element-size=4 type=Instruction data=938fef46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118ac end_addr=0x800118af
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x3d22d0c46e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e12b47a5c=>part 1 PA [0]0x3e12b47a5c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e12b47a5c=>part 1 PA [0]0x3e12b47a5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e12b47a5c=>part 1 PA [0]0x3e12b47a5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e12b47a5c=>part 1 PA [0]0x3e12b47a5c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e12b47a5c mem-ID=0 size=4 element-size=4 type=Data data=7ad599ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e12b47a5c end_addr=0x3e12b47a5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e22690058=>part 1 PA [0]0x3e22690058 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e22690058=>part 1 PA [0]0x3e22690058 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e22690058=>part 1 PA [0]0x3e22690058 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3e22690058=>part 1 PA [0]0x3e22690058 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003e22690058 mem-ID=0 size=4 element-size=4 type=Data data=609839ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3e22690058 end_addr=0x3e2269005b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d6bce14d0=>part 1 PA [0]0x3d6bce14d0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d6bce14d0=>part 1 PA [0]0x3d6bce14d0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d6bce14d0=>part 1 PA [0]0x3d6bce14d0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d6bce14d0=>part 1 PA [0]0x3d6bce14d0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003d6bce14d0 mem-ID=0 size=4 element-size=4 type=Data data=de331bab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d6bce14d0 end_addr=0x3d6bce14d3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ddfa0372c=>part 1 PA [0]0x3ddfa0372c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ddfa0372c=>part 1 PA [0]0x3ddfa0372c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ddfa0372c=>part 1 PA [0]0x3ddfa0372c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ddfa0372c=>part 1 PA [0]0x3ddfa0372c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003ddfa0372c mem-ID=0 size=4 element-size=4 type=Data data=083a1ce7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ddfa0372c end_addr=0x3ddfa0372f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dffe86bb8=>part 1 PA [0]0x3dffe86bb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dffe86bb8=>part 1 PA [0]0x3dffe86bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dffe86bb8=>part 1 PA [0]0x3dffe86bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dffe86bb8=>part 1 PA [0]0x3dffe86bb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003dffe86bb8 mem-ID=0 size=4 element-size=4 type=Data data=2e05850a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3dffe86bb8 end_addr=0x3dffe86bbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d4290a160=>part 1 PA [0]0x3d4290a160 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d4290a160=>part 1 PA [0]0x3d4290a160 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d4290a160=>part 1 PA [0]0x3d4290a160 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d4290a160=>part 1 PA [0]0x3d4290a160 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003d4290a160 mem-ID=0 size=4 element-size=4 type=Data data=a439faf4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d4290a160 end_addr=0x3d4290a163
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3df6ddbb70=>part 1 PA [0]0x3df6ddbb70 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3df6ddbb70=>part 1 PA [0]0x3df6ddbb70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3df6ddbb70=>part 1 PA [0]0x3df6ddbb70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3df6ddbb70=>part 1 PA [0]0x3df6ddbb70 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003df6ddbb70 mem-ID=0 size=4 element-size=4 type=Data data=3e087293
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3df6ddbb70 end_addr=0x3df6ddbb73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d46a25244=>part 1 PA [0]0x3d46a25244 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d46a25244=>part 1 PA [0]0x3d46a25244 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d46a25244=>part 1 PA [0]0x3d46a25244 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3d46a25244=>part 1 PA [0]0x3d46a25244 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003d46a25244 mem-ID=0 size=4 element-size=4 type=Data data=b5674de0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3d46a25244 end_addr=0x3d46a25247
[notice]Committing instruction "VSUXEI32.V v0, x31, v30, Vector result" at 0x800118b0=>[0]0x800118b0 (0x5efe027) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b0 mem-ID=0 size=4 element-size=4 type=Instruction data=27e0ef05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b0 end_addr=0x800118b3
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3d6bce14d0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3ddfa0372c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3dffe86bb8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3d46a25244
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6f29cf0000 alignment 4 data size 4 base value 0x6f29ce3371
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x48c05cca40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xcc8f size:0x2 Big endian:0x0 to memory:0x48c05cca40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca40 mem-ID=0 size=2 element-size=2 type=Data data=8fcc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca40 end_addr=0x48c05cca41
[notice]{DataBlock::Setup} allocate memory for value:0x94a7 size:0x2 Big endian:0x0 to memory:0x48c05cca42 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca42 mem-ID=0 size=2 element-size=2 type=Data data=a794
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca42 end_addr=0x48c05cca43
[notice]{DataBlock::Setup} allocate memory for value:0xb98f size:0x2 Big endian:0x0 to memory:0x48c05cca44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca44 mem-ID=0 size=2 element-size=2 type=Data data=8fb9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca44 end_addr=0x48c05cca45
[notice]{DataBlock::Setup} allocate memory for value:0x6bd7 size:0x2 Big endian:0x0 to memory:0x48c05cca46 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca46 mem-ID=0 size=2 element-size=2 type=Data data=d76b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca46 end_addr=0x48c05cca47
[notice]{DataBlock::Setup} allocate memory for value:0xeecb size:0x2 Big endian:0x0 to memory:0x48c05cca48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca48 mem-ID=0 size=2 element-size=2 type=Data data=cbee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca48 end_addr=0x48c05cca49
[notice]{DataBlock::Setup} allocate memory for value:0x6af3 size:0x2 Big endian:0x0 to memory:0x48c05cca4a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca4a mem-ID=0 size=2 element-size=2 type=Data data=f36a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca4a end_addr=0x48c05cca4b
[notice]{DataBlock::Setup} allocate memory for value:0xad6b size:0x2 Big endian:0x0 to memory:0x48c05cca4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca4c mem-ID=0 size=2 element-size=2 type=Data data=6bad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca4c end_addr=0x48c05cca4d
[notice]{DataBlock::Setup} allocate memory for value:0xe4c7 size:0x2 Big endian:0x0 to memory:0x48c05cca4e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca4e mem-ID=0 size=2 element-size=2 type=Data data=c7e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca4e end_addr=0x48c05cca4f
[notice]{DataBlock::Setup} allocate memory for value:0x207f size:0x2 Big endian:0x0 to memory:0x48c05cca50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca50 mem-ID=0 size=2 element-size=2 type=Data data=7f20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca50 end_addr=0x48c05cca51
[notice]{DataBlock::Setup} allocate memory for value:0xf75e size:0x2 Big endian:0x0 to memory:0x48c05cca52 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca52 mem-ID=0 size=2 element-size=2 type=Data data=5ef7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca52 end_addr=0x48c05cca53
[notice]{DataBlock::Setup} allocate memory for value:0xcf80 size:0x2 Big endian:0x0 to memory:0x48c05cca54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca54 mem-ID=0 size=2 element-size=2 type=Data data=80cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca54 end_addr=0x48c05cca55
[notice]{DataBlock::Setup} allocate memory for value:0xc405 size:0x2 Big endian:0x0 to memory:0x48c05cca56 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca56 mem-ID=0 size=2 element-size=2 type=Data data=05c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca56 end_addr=0x48c05cca57
[notice]{DataBlock::Setup} allocate memory for value:0xe9a4 size:0x2 Big endian:0x0 to memory:0x48c05cca58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca58 mem-ID=0 size=2 element-size=2 type=Data data=a4e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca58 end_addr=0x48c05cca59
[notice]{DataBlock::Setup} allocate memory for value:0x6c0c size:0x2 Big endian:0x0 to memory:0x48c05cca5a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca5a mem-ID=0 size=2 element-size=2 type=Data data=0c6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca5a end_addr=0x48c05cca5b
[notice]{DataBlock::Setup} allocate memory for value:0x96bd size:0x2 Big endian:0x0 to memory:0x48c05cca5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca5c mem-ID=0 size=2 element-size=2 type=Data data=bd96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca5c end_addr=0x48c05cca5d
[notice]{DataBlock::Setup} allocate memory for value:0xef39 size:0x2 Big endian:0x0 to memory:0x48c05cca5e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca5e mem-ID=0 size=2 element-size=2 type=Data data=39ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca5e end_addr=0x48c05cca5f
[notice]{DataBlock::Setup} allocate memory for value:0x3e8c size:0x2 Big endian:0x0 to memory:0x48c05cca60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca60 mem-ID=0 size=2 element-size=2 type=Data data=8c3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca60 end_addr=0x48c05cca61
[notice]{DataBlock::Setup} allocate memory for value:0x318e size:0x2 Big endian:0x0 to memory:0x48c05cca62 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca62 mem-ID=0 size=2 element-size=2 type=Data data=8e31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca62 end_addr=0x48c05cca63
[notice]{DataBlock::Setup} allocate memory for value:0x8db3 size:0x2 Big endian:0x0 to memory:0x48c05cca64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca64 mem-ID=0 size=2 element-size=2 type=Data data=b38d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca64 end_addr=0x48c05cca65
[notice]{DataBlock::Setup} allocate memory for value:0x6e7b size:0x2 Big endian:0x0 to memory:0x48c05cca66 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca66 mem-ID=0 size=2 element-size=2 type=Data data=7b6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca66 end_addr=0x48c05cca67
[notice]{DataBlock::Setup} allocate memory for value:0x8e44 size:0x2 Big endian:0x0 to memory:0x48c05cca68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca68 mem-ID=0 size=2 element-size=2 type=Data data=448e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca68 end_addr=0x48c05cca69
[notice]{DataBlock::Setup} allocate memory for value:0xd930 size:0x2 Big endian:0x0 to memory:0x48c05cca6a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca6a mem-ID=0 size=2 element-size=2 type=Data data=30d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca6a end_addr=0x48c05cca6b
[notice]{DataBlock::Setup} allocate memory for value:0x9f6f size:0x2 Big endian:0x0 to memory:0x48c05cca6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca6c mem-ID=0 size=2 element-size=2 type=Data data=6f9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca6c end_addr=0x48c05cca6d
[notice]{DataBlock::Setup} allocate memory for value:0x396f size:0x2 Big endian:0x0 to memory:0x48c05cca6e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca6e mem-ID=0 size=2 element-size=2 type=Data data=6f39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca6e end_addr=0x48c05cca6f
[notice]{DataBlock::Setup} allocate memory for value:0xa024 size:0x2 Big endian:0x0 to memory:0x48c05cca70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca70 mem-ID=0 size=2 element-size=2 type=Data data=24a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca70 end_addr=0x48c05cca71
[notice]{DataBlock::Setup} allocate memory for value:0x3983 size:0x2 Big endian:0x0 to memory:0x48c05cca72 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca72 mem-ID=0 size=2 element-size=2 type=Data data=8339
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca72 end_addr=0x48c05cca73
[notice]{DataBlock::Setup} allocate memory for value:0xf31a size:0x2 Big endian:0x0 to memory:0x48c05cca74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca74 mem-ID=0 size=2 element-size=2 type=Data data=1af3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca74 end_addr=0x48c05cca75
[notice]{DataBlock::Setup} allocate memory for value:0xa3a3 size:0x2 Big endian:0x0 to memory:0x48c05cca76 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca76 mem-ID=0 size=2 element-size=2 type=Data data=a3a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca76 end_addr=0x48c05cca77
[notice]{DataBlock::Setup} allocate memory for value:0xedb0 size:0x2 Big endian:0x0 to memory:0x48c05cca78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca78 mem-ID=0 size=2 element-size=2 type=Data data=b0ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca78 end_addr=0x48c05cca79
[notice]{DataBlock::Setup} allocate memory for value:0xd7d2 size:0x2 Big endian:0x0 to memory:0x48c05cca7a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca7a mem-ID=0 size=2 element-size=2 type=Data data=d2d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca7a end_addr=0x48c05cca7b
[notice]{DataBlock::Setup} allocate memory for value:0xb74f size:0x2 Big endian:0x0 to memory:0x48c05cca7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca7c mem-ID=0 size=2 element-size=2 type=Data data=4fb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca7c end_addr=0x48c05cca7d
[notice]{DataBlock::Setup} allocate memory for value:0xe5b2 size:0x2 Big endian:0x0 to memory:0x48c05cca7e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000048c05cca7e mem-ID=0 size=2 element-size=2 type=Data data=b2e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x48c05cca7e end_addr=0x48c05cca7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x25 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x48c0 value 0x48c0
[info] opname=rd
[notice]Committing instruction "LUI x29, 18624" at 0x800118b4=>[0]0x800118b4 (0x48c0eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b4 mem-ID=0 size=4 element-size=4 type=Instruction data=b70e8c04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b4 end_addr=0x800118b7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x48c0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118b8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5cd value 0x5cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1485" at 0x800118b8=>[0]0x800118b8 (0x5cde8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ede5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118b8 end_addr=0x800118bb
[notice]retire source stage: 1a, access: 0x10, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x48c05cd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118bc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800118bc=>[0]0x800118bc (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118bc mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118bc end_addr=0x800118bf
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x48c05cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1472" at 0x800118c0=>[0]0x800118c0 (0xa40e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c0 mem-ID=0 size=4 element-size=4 type=Instruction data=938e0ea4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c0 end_addr=0x800118c3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x48c05cca40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c4
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x29" at 0x800118c4=>[0]0x800118c4 (0x28e8287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c4 mem-ID=0 size=4 element-size=4 type=Instruction data=87828e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c4 end_addr=0x800118c7
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118c8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0x6bd7b98f94a7cc8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0xe4c7ad6b6af3eecb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0xc405cf80f75e207f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0xef3996bd6c0ce9a4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0x6e7b8db3318e3e8c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0x396f9f6fd9308e44, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0xa3a3f31a3983a024, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0xe5b2b74fd7d2edb0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6f2a value 0x6f2a
[info] opname=rd
[notice]Committing instruction "LUI x25, 28458" at 0x800118c8=>[0]0x800118c8 (0x6f2acb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118c8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7acf206
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118c8 end_addr=0x800118cb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x6f2a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118cc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xce3 value 0xce3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x25, x25, -797" at 0x800118cc=>[0]0x800118cc (0xce3c8c9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118cc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8c3cce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118cc end_addr=0x800118cf
[notice]retire source stage: 1f, access: 0x2, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x6f29ce3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x25, x25, 0xc" at 0x800118d0=>[0]0x800118d0 (0xcc9c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d0 mem-ID=0 size=4 element-size=4 type=Instruction data=939ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d0 end_addr=0x800118d3
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x6f29ce3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x371 value 0x371
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x25, x25, 881" at 0x800118d4=>[0]0x800118d4 (0x371c8c93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d4 mem-ID=0 size=4 element-size=4 type=Instruction data=938c1c37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d4 end_addr=0x800118d7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x25 value 0x6f29ce3371, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118d8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf0000=>part 1 PA [0]0x6f29cf0000 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf0000=>part 1 PA [0]0x6f29cf0000 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf0000=>part 1 PA [0]0x6f29cf0000 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x11c1b9b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf0000=>part 1 PA [0]0x6f29cf0000 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29cf0000 mem-ID=0 size=4 element-size=4 type=Data data=b0b9c111
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29cf0000 end_addr=0x6f29cf0003
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cec818=>part 1 PA [0]0x6f29cec818 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cec818=>part 1 PA [0]0x6f29cec818 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cec818=>part 1 PA [0]0x6f29cec818 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7ea918b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cec818=>part 1 PA [0]0x6f29cec818 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29cec818 mem-ID=0 size=4 element-size=4 type=Data data=b418a97e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29cec818 end_addr=0x6f29cec81b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ceed00=>part 1 PA [0]0x6f29ceed00 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ceed00=>part 1 PA [0]0x6f29ceed00 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ceed00=>part 1 PA [0]0x6f29ceed00 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x872fe080
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ceed00=>part 1 PA [0]0x6f29ceed00 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29ceed00 mem-ID=0 size=4 element-size=4 type=Data data=80e02f87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29ceed00 end_addr=0x6f29ceed03
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9f48=>part 1 PA [0]0x6f29ce9f48 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9f48=>part 1 PA [0]0x6f29ce9f48 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9f48=>part 1 PA [0]0x6f29ce9f48 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x600a9070
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9f48=>part 1 PA [0]0x6f29ce9f48 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29ce9f48 mem-ID=0 size=4 element-size=4 type=Data data=70900a60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29ce9f48 end_addr=0x6f29ce9f4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf223c=>part 1 PA [0]0x6f29cf223c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf223c=>part 1 PA [0]0x6f29cf223c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf223c=>part 1 PA [0]0x6f29cf223c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2931efa0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf223c=>part 1 PA [0]0x6f29cf223c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29cf223c mem-ID=0 size=4 element-size=4 type=Data data=a0ef3129
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29cf223c end_addr=0x6f29cf223f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9e64=>part 1 PA [0]0x6f29ce9e64 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9e64=>part 1 PA [0]0x6f29ce9e64 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9e64=>part 1 PA [0]0x6f29ce9e64 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8b857cd4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29ce9e64=>part 1 PA [0]0x6f29ce9e64 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29ce9e64 mem-ID=0 size=4 element-size=4 type=Data data=d47c858b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29ce9e64 end_addr=0x6f29ce9e67
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cee0dc=>part 1 PA [0]0x6f29cee0dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cee0dc=>part 1 PA [0]0x6f29cee0dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cee0dc=>part 1 PA [0]0x6f29cee0dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cee0dc=>part 1 PA [0]0x6f29cee0dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29cee0dc mem-ID=0 size=4 element-size=4 type=Data data=1465f2dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29cee0dc end_addr=0x6f29cee0df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf1838=>part 1 PA [0]0x6f29cf1838 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf1838=>part 1 PA [0]0x6f29cf1838 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf1838=>part 1 PA [0]0x6f29cf1838 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f29cf1838=>part 1 PA [0]0x6f29cf1838 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f29cf1838 mem-ID=0 size=4 element-size=4 type=Data data=e19c9f1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f29cf1838 end_addr=0x6f29cf183b
[notice]Committing instruction "VLOXEI16.V v31, x25, v5, Vector result" at 0x800118d8=>[0]0x800118d8 (0xc5cdf87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118d8 mem-ID=0 size=4 element-size=4 type=Instruction data=87df5c0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118d8 end_addr=0x800118db
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118dc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0x600a9070872fe080, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0xfec045a02931efa0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0x1c9f9ce1fec045a0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x25 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[info]{AddressSolver::SolveWithModes} choice: VectorIndexedMode: IndexSolutionChoices size 0x2
[notice]{LoadStoreOperand::GenerateNoPreamble} instruction: VSOXEI64.V##RISCV addressing-mode: VectorIndexedMode target address: 0x62aab478a8
[info]{AddressingOperand::Generate} generated without preamble
[info]{GenInstructionAgent::HandleNotification} new register initialization: x27
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62aab478a8=>part 1 PA [0]0x62aab478a8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62aab478a8=>part 1 PA [0]0x62aab478a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62aab478a8=>part 1 PA [0]0x62aab478a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62aab478a8=>part 1 PA [0]0x62aab478a8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000062aab478a8 mem-ID=0 size=4 element-size=4 type=Data data=de15d882
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62aab478a8 end_addr=0x62aab478ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d43e6b4b8=>part 1 PA [0]0x1d43e6b4b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d43e6b4b8=>part 1 PA [0]0x1d43e6b4b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d43e6b4b8=>part 1 PA [0]0x1d43e6b4b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d43e6b4b8=>part 1 PA [0]0x1d43e6b4b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d43e6b4b8 mem-ID=0 size=4 element-size=4 type=Data data=e8900f42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d43e6b4b8 end_addr=0x1d43e6b4bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x640e1f48fc=>part 1 PA [0]0x640e1f48fc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x640e1f48fc=>part 1 PA [0]0x640e1f48fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x640e1f48fc=>part 1 PA [0]0x640e1f48fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x640e1f48fc=>part 1 PA [0]0x640e1f48fc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000640e1f48fc mem-ID=0 size=4 element-size=4 type=Data data=2b11c7b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x640e1f48fc end_addr=0x640e1f48ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25cc076f90=>part 1 PA [0]0x25cc076f90 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25cc076f90=>part 1 PA [0]0x25cc076f90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25cc076f90=>part 1 PA [0]0x25cc076f90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x25cc076f90=>part 1 PA [0]0x25cc076f90 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000025cc076f90 mem-ID=0 size=4 element-size=4 type=Data data=9a27ae8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x25cc076f90 end_addr=0x25cc076f93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3956fec20c=>part 1 PA [0]0x3956fec20c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3956fec20c=>part 1 PA [0]0x3956fec20c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3956fec20c=>part 1 PA [0]0x3956fec20c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3956fec20c=>part 1 PA [0]0x3956fec20c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003956fec20c mem-ID=0 size=4 element-size=4 type=Data data=1bca22a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3956fec20c end_addr=0x3956fec20f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ebd3fd478=>part 1 PA [0]0x3ebd3fd478 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ebd3fd478=>part 1 PA [0]0x3ebd3fd478 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ebd3fd478=>part 1 PA [0]0x3ebd3fd478 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3ebd3fd478=>part 1 PA [0]0x3ebd3fd478 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003ebd3fd478 mem-ID=0 size=4 element-size=4 type=Data data=fcf2c97a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ebd3fd478 end_addr=0x3ebd3fd47b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65a86e58ec=>part 1 PA [0]0x65a86e58ec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65a86e58ec=>part 1 PA [0]0x65a86e58ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65a86e58ec=>part 1 PA [0]0x65a86e58ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65a86e58ec=>part 1 PA [0]0x65a86e58ec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a86e58ec mem-ID=0 size=4 element-size=4 type=Data data=b9c35aa5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a86e58ec end_addr=0x65a86e58ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dc19c959c=>part 1 PA [0]0x1dc19c959c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dc19c959c=>part 1 PA [0]0x1dc19c959c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dc19c959c=>part 1 PA [0]0x1dc19c959c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1dc19c959c=>part 1 PA [0]0x1dc19c959c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001dc19c959c mem-ID=0 size=4 element-size=4 type=Data data=a58604d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1dc19c959c end_addr=0x1dc19c959f
[notice]Committing instruction "VSOXEI64.V v25, x27, v22, Vector result" at 0x800118dc=>[0]0x800118dc (0xd6dfca7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118dc mem-ID=0 size=4 element-size=4 type=Instruction data=a7fc6d0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118dc end_addr=0x800118df
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register x27 initial value 0x80dcd392a1ff6ee3
[SimApiHANDCAR::WriteRegister] x27 0x80dcd392a1ff6ee3/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x640e1f48fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x25cc076f90
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3956fec20c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1dc19c959c
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7203200480 alignment 4 data size 4 base value 0x2b4bfa6779e628d7
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7b26f81700 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xd4b4060a8939dba9 size:0x8 Big endian:0x0 to memory:0x7b26f81700 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81700 mem-ID=0 size=8 element-size=8 type=Data data=a9db39890a06b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81700 end_addr=0x7b26f81707
[notice]{DataBlock::Setup} allocate memory for value:0xd4b406145ecac2b9 size:0x8 Big endian:0x0 to memory:0x7b26f81708 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81708 mem-ID=0 size=8 element-size=8 type=Data data=b9c2ca5e1406b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81708 end_addr=0x7b26f8170f
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405f9186eb565 size:0x8 Big endian:0x0 to memory:0x7b26f81710 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81710 mem-ID=0 size=8 element-size=8 type=Data data=65b56e18f905b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81710 end_addr=0x7b26f81717
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405f4f0d47059 size:0x8 Big endian:0x0 to memory:0x7b26f81718 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81718 mem-ID=0 size=8 element-size=8 type=Data data=5970d4f0f405b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81718 end_addr=0x7b26f8171f
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405e1c2c31cd9 size:0x8 Big endian:0x0 to memory:0x7b26f81720 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81720 mem-ID=0 size=8 element-size=8 type=Data data=d91cc3c2e105b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81720 end_addr=0x7b26f81727
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405a03bb116bd size:0x8 Big endian:0x0 to memory:0x7b26f81728 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81728 mem-ID=0 size=8 element-size=8 type=Data data=bd16b13ba005b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81728 end_addr=0x7b26f8172f
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405996817699d size:0x8 Big endian:0x0 to memory:0x7b26f81730 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81730 mem-ID=0 size=8 element-size=8 type=Data data=9d6917689905b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81730 end_addr=0x7b26f81737
[notice]{DataBlock::Setup} allocate memory for value:0xd4b405f19ff0249d size:0x8 Big endian:0x0 to memory:0x7b26f81738 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b26f81738 mem-ID=0 size=8 element-size=8 type=Data data=9d24f09ff105b4d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b26f81738 end_addr=0x7b26f8173f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7b27 value 0x7b27
[info] opname=rd
[notice]Committing instruction "LUI x29, 31527" at 0x800118e0=>[0]0x800118e0 (0x7b27eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e0 mem-ID=0 size=4 element-size=4 type=Instruction data=b77eb207
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e0 end_addr=0x800118e3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7b27000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf81 value 0xf81
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -127" at 0x800118e4=>[0]0x800118e4 (0xf81e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e1ef8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e4 end_addr=0x800118e7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7b26f81, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118e8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800118e8=>[0]0x800118e8 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118e8 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118e8 end_addr=0x800118eb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7b26f81000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118ec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x700 value 0x700
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1792" at 0x800118ec=>[0]0x800118ec (0x700e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118ec mem-ID=0 size=4 element-size=4 type=Instruction data=938e0e70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118ec end_addr=0x800118ef
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x7b26f81700, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x29" at 0x800118f0=>[0]0x800118f0 (0x28e8e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f0 mem-ID=0 size=4 element-size=4 type=Instruction data=878e8e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f0 end_addr=0x800118f3
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0xd4b4060a8939dba9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0xd4b406145ecac2b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xd4b405f9186eb565, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0xd4b405f4f0d47059, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0xd4b405e1c2c31cd9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0xd4b405a03bb116bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0xd4b405996817699d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0xd4b405f19ff0249d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15a6 value 0x15a6
[info] opname=rd
[notice]Committing instruction "LUI x16, 5542" at 0x800118f4=>[0]0x800118f4 (0x15a6837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f4 mem-ID=0 size=4 element-size=4 type=Instruction data=37685a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f4 end_addr=0x800118f7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15a6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118f8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfd3 value 0xfd3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -45" at 0x800118f8=>[0]0x800118f8 (0xfd38081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0838fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118f8 end_addr=0x800118fb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15a5fd3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800118fc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x800118fc=>[0]0x800118fc (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800118fc mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800118fc end_addr=0x800118ff
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15a5fd3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011900
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3bd value 0x3bd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 957" at 0x80011900=>[0]0x80011900 (0x3bd80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011900 mem-ID=0 size=4 element-size=4 type=Instruction data=1308d83b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011900 end_addr=0x80011903
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15a5fd33bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011904
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80011904=>[0]0x80011904 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011904 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011904 end_addr=0x80011907
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b4bfa677a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011908
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe63 value 0xe63
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -413" at 0x80011908=>[0]0x80011908 (0xe6380813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011908 mem-ID=0 size=4 element-size=4 type=Instruction data=130838e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011908 end_addr=0x8001190b
[notice]retire source stage: e, access: 0xe, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b4bfa6779e63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001190c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x8001190c=>[0]0x8001190c (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001190c mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001190c end_addr=0x8001190f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b4bfa6779e63000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011910
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8d7 value 0x8d7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1833" at 0x80011910=>[0]0x80011910 (0x8d780813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011910 mem-ID=0 size=4 element-size=4 type=Instruction data=1308788d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011910 end_addr=0x80011913
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b4bfa6779e628d7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011914
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7203200480=>part 1 PA [0]0x7203200480 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7203200480=>part 1 PA [0]0x7203200480 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7203200480=>part 1 PA [0]0x7203200480 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7203200480=>part 1 PA [0]0x7203200480 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007203200480 mem-ID=0 size=4 element-size=4 type=Data data=d638bd9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7203200480 end_addr=0x7203200483
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd8b0eb90=>part 1 PA [0]0x7bd8b0eb90 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd8b0eb90=>part 1 PA [0]0x7bd8b0eb90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd8b0eb90=>part 1 PA [0]0x7bd8b0eb90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7bd8b0eb90=>part 1 PA [0]0x7bd8b0eb90 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007bd8b0eb90 mem-ID=0 size=4 element-size=4 type=Data data=166c46cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7bd8b0eb90 end_addr=0x7bd8b0eb93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609254de3c=>part 1 PA [0]0x609254de3c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609254de3c=>part 1 PA [0]0x609254de3c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609254de3c=>part 1 PA [0]0x609254de3c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x609254de3c=>part 1 PA [0]0x609254de3c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000609254de3c mem-ID=0 size=4 element-size=4 type=Data data=df0c508f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x609254de3c end_addr=0x609254de3f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c6aba9930=>part 1 PA [0]0x5c6aba9930 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c6aba9930=>part 1 PA [0]0x5c6aba9930 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c6aba9930=>part 1 PA [0]0x5c6aba9930 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c6aba9930=>part 1 PA [0]0x5c6aba9930 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c6aba9930 mem-ID=0 size=4 element-size=4 type=Data data=676e6043
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c6aba9930 end_addr=0x5c6aba9933
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x493ca945b0=>part 1 PA [0]0x493ca945b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x493ca945b0=>part 1 PA [0]0x493ca945b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x493ca945b0=>part 1 PA [0]0x493ca945b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x493ca945b0=>part 1 PA [0]0x493ca945b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000493ca945b0 mem-ID=0 size=4 element-size=4 type=Data data=f7ab597d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x493ca945b0 end_addr=0x493ca945b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b5973f94=>part 1 PA [0]0x7b5973f94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b5973f94=>part 1 PA [0]0x7b5973f94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b5973f94=>part 1 PA [0]0x7b5973f94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b5973f94=>part 1 PA [0]0x7b5973f94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000007b5973f94 mem-ID=0 size=4 element-size=4 type=Data data=3566cff2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b5973f94 end_addr=0x7b5973f97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe1fd9274=>part 1 PA [0]0xe1fd9274 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe1fd9274=>part 1 PA [0]0xe1fd9274 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe1fd9274=>part 1 PA [0]0xe1fd9274 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe1fd9274=>part 1 PA [0]0xe1fd9274 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000e1fd9274 mem-ID=0 size=4 element-size=4 type=Data data=849b7b4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe1fd9274 end_addr=0xe1fd9277
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5919d64d74=>part 1 PA [0]0x5919d64d74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5919d64d74=>part 1 PA [0]0x5919d64d74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5919d64d74=>part 1 PA [0]0x5919d64d74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5919d64d74=>part 1 PA [0]0x5919d64d74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005919d64d74 mem-ID=0 size=4 element-size=4 type=Data data=bc8607d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5919d64d74 end_addr=0x5919d64d77
[notice]Committing instruction "VSOXEI64.V v17, x16, v29, Vector result" at 0x80011914=>[0]0x80011914 (0xdd878a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011914 mem-ID=0 size=4 element-size=4 type=Instruction data=a778d80d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011914 end_addr=0x80011917
[info]current source entropy:6, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_0 initial value 0xa21bb087002797d
[SimApiHANDCAR::WriteRegister] v17_0 0xa21bb087002797d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_1 initial value 0x5f19dc4dd0557f3c
[SimApiHANDCAR::WriteRegister] v17_1 0x5f19dc4dd0557f3c/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_2 initial value 0x6cc43b2d36cde3f1
[SimApiHANDCAR::WriteRegister] v17_2 0x6cc43b2d36cde3f1/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_3 initial value 0xd530e0604962d940
[SimApiHANDCAR::WriteRegister] v17_3 0xd530e0604962d940/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_4 initial value 0xd7ef63f7dc6d8c60
[SimApiHANDCAR::WriteRegister] v17_4 0xd7ef63f7dc6d8c60/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_5 initial value 0x7ffab281c632b99e
[SimApiHANDCAR::WriteRegister] v17_5 0x7ffab281c632b99e/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_6 initial value 0xa8a964993d3cd257
[SimApiHANDCAR::WriteRegister] v17_6 0xa8a964993d3cd257/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v17_7 initial value 0x1081c6de60f31aa7
[SimApiHANDCAR::WriteRegister] v17_7 0x1081c6de60f31aa7/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011918
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x609254de3c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c6aba9930
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x493ca945b0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5919d64d74
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2edfee9c00 alignment 4 data size 4 base value 0x2edfee9ba1
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7f5c01ed00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x7f5c01ed00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed00 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed00 end_addr=0x7f5c01ed00
[notice]{DataBlock::Setup} allocate memory for value:0x17 size:0x1 Big endian:0x0 to memory:0x7f5c01ed01 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed01 mem-ID=0 size=1 element-size=1 type=Data data=17
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed01 end_addr=0x7f5c01ed01
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x7f5c01ed02 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed02 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed02 end_addr=0x7f5c01ed02
[notice]{DataBlock::Setup} allocate memory for value:0xd7 size:0x1 Big endian:0x0 to memory:0x7f5c01ed03 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed03 mem-ID=0 size=1 element-size=1 type=Data data=d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed03 end_addr=0x7f5c01ed03
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x7f5c01ed04 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed04 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed04 end_addr=0x7f5c01ed04
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x7f5c01ed05 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed05 mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed05 end_addr=0x7f5c01ed05
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x7f5c01ed06 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed06 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed06 end_addr=0x7f5c01ed06
[notice]{DataBlock::Setup} allocate memory for value:0xe7 size:0x1 Big endian:0x0 to memory:0x7f5c01ed07 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed07 mem-ID=0 size=1 element-size=1 type=Data data=e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed07 end_addr=0x7f5c01ed07
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x7f5c01ed08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed08 mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed08 end_addr=0x7f5c01ed08
[notice]{DataBlock::Setup} allocate memory for value:0x1e size:0x1 Big endian:0x0 to memory:0x7f5c01ed09 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed09 mem-ID=0 size=1 element-size=1 type=Data data=1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed09 end_addr=0x7f5c01ed09
[notice]{DataBlock::Setup} allocate memory for value:0x8e size:0x1 Big endian:0x0 to memory:0x7f5c01ed0a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0a mem-ID=0 size=1 element-size=1 type=Data data=8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0a end_addr=0x7f5c01ed0a
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x7f5c01ed0b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0b mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0b end_addr=0x7f5c01ed0b
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x7f5c01ed0c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0c mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0c end_addr=0x7f5c01ed0c
[notice]{DataBlock::Setup} allocate memory for value:0xa5 size:0x1 Big endian:0x0 to memory:0x7f5c01ed0d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0d mem-ID=0 size=1 element-size=1 type=Data data=a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0d end_addr=0x7f5c01ed0d
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x7f5c01ed0e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0e mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0e end_addr=0x7f5c01ed0e
[notice]{DataBlock::Setup} allocate memory for value:0xc0 size:0x1 Big endian:0x0 to memory:0x7f5c01ed0f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed0f mem-ID=0 size=1 element-size=1 type=Data data=c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed0f end_addr=0x7f5c01ed0f
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x7f5c01ed10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed10 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed10 end_addr=0x7f5c01ed10
[notice]{DataBlock::Setup} allocate memory for value:0xba size:0x1 Big endian:0x0 to memory:0x7f5c01ed11 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed11 mem-ID=0 size=1 element-size=1 type=Data data=ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed11 end_addr=0x7f5c01ed11
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x7f5c01ed12 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed12 mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed12 end_addr=0x7f5c01ed12
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x7f5c01ed13 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed13 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed13 end_addr=0x7f5c01ed13
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x7f5c01ed14 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed14 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed14 end_addr=0x7f5c01ed14
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x7f5c01ed15 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed15 mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed15 end_addr=0x7f5c01ed15
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x7f5c01ed16 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed16 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed16 end_addr=0x7f5c01ed16
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x7f5c01ed17 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed17 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed17 end_addr=0x7f5c01ed17
[notice]{DataBlock::Setup} allocate memory for value:0xd7 size:0x1 Big endian:0x0 to memory:0x7f5c01ed18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed18 mem-ID=0 size=1 element-size=1 type=Data data=d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed18 end_addr=0x7f5c01ed18
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x7f5c01ed19 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed19 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed19 end_addr=0x7f5c01ed19
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x7f5c01ed1a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1a mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1a end_addr=0x7f5c01ed1a
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x7f5c01ed1b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1b mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1b end_addr=0x7f5c01ed1b
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x7f5c01ed1c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1c mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1c end_addr=0x7f5c01ed1c
[notice]{DataBlock::Setup} allocate memory for value:0xb size:0x1 Big endian:0x0 to memory:0x7f5c01ed1d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1d mem-ID=0 size=1 element-size=1 type=Data data=0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1d end_addr=0x7f5c01ed1d
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x7f5c01ed1e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1e mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1e end_addr=0x7f5c01ed1e
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x7f5c01ed1f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed1f mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed1f end_addr=0x7f5c01ed1f
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x7f5c01ed20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed20 mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed20 end_addr=0x7f5c01ed20
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x7f5c01ed21 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed21 mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed21 end_addr=0x7f5c01ed21
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x7f5c01ed22 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed22 mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed22 end_addr=0x7f5c01ed22
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x7f5c01ed23 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed23 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed23 end_addr=0x7f5c01ed23
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x7f5c01ed24 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed24 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed24 end_addr=0x7f5c01ed24
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x7f5c01ed25 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed25 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed25 end_addr=0x7f5c01ed25
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x7f5c01ed26 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed26 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed26 end_addr=0x7f5c01ed26
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x7f5c01ed27 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed27 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed27 end_addr=0x7f5c01ed27
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x7f5c01ed28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed28 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed28 end_addr=0x7f5c01ed28
[notice]{DataBlock::Setup} allocate memory for value:0x25 size:0x1 Big endian:0x0 to memory:0x7f5c01ed29 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed29 mem-ID=0 size=1 element-size=1 type=Data data=25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed29 end_addr=0x7f5c01ed29
[notice]{DataBlock::Setup} allocate memory for value:0x9e size:0x1 Big endian:0x0 to memory:0x7f5c01ed2a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2a mem-ID=0 size=1 element-size=1 type=Data data=9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2a end_addr=0x7f5c01ed2a
[notice]{DataBlock::Setup} allocate memory for value:0x3e size:0x1 Big endian:0x0 to memory:0x7f5c01ed2b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2b mem-ID=0 size=1 element-size=1 type=Data data=3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2b end_addr=0x7f5c01ed2b
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x7f5c01ed2c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2c mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2c end_addr=0x7f5c01ed2c
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x7f5c01ed2d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2d mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2d end_addr=0x7f5c01ed2d
[notice]{DataBlock::Setup} allocate memory for value:0xf8 size:0x1 Big endian:0x0 to memory:0x7f5c01ed2e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2e mem-ID=0 size=1 element-size=1 type=Data data=f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2e end_addr=0x7f5c01ed2e
[notice]{DataBlock::Setup} allocate memory for value:0xe9 size:0x1 Big endian:0x0 to memory:0x7f5c01ed2f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed2f mem-ID=0 size=1 element-size=1 type=Data data=e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed2f end_addr=0x7f5c01ed2f
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x7f5c01ed30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed30 mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed30 end_addr=0x7f5c01ed30
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x7f5c01ed31 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed31 mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed31 end_addr=0x7f5c01ed31
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x7f5c01ed32 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed32 mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed32 end_addr=0x7f5c01ed32
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x7f5c01ed33 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed33 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed33 end_addr=0x7f5c01ed33
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x7f5c01ed34 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed34 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed34 end_addr=0x7f5c01ed34
[notice]{DataBlock::Setup} allocate memory for value:0xf3 size:0x1 Big endian:0x0 to memory:0x7f5c01ed35 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed35 mem-ID=0 size=1 element-size=1 type=Data data=f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed35 end_addr=0x7f5c01ed35
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x7f5c01ed36 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed36 mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed36 end_addr=0x7f5c01ed36
[notice]{DataBlock::Setup} allocate memory for value:0xdd size:0x1 Big endian:0x0 to memory:0x7f5c01ed37 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed37 mem-ID=0 size=1 element-size=1 type=Data data=dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed37 end_addr=0x7f5c01ed37
[notice]{DataBlock::Setup} allocate memory for value:0x3b size:0x1 Big endian:0x0 to memory:0x7f5c01ed38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed38 mem-ID=0 size=1 element-size=1 type=Data data=3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed38 end_addr=0x7f5c01ed38
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x7f5c01ed39 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed39 mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed39 end_addr=0x7f5c01ed39
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x7f5c01ed3a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3a mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3a end_addr=0x7f5c01ed3a
[notice]{DataBlock::Setup} allocate memory for value:0xbb size:0x1 Big endian:0x0 to memory:0x7f5c01ed3b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3b mem-ID=0 size=1 element-size=1 type=Data data=bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3b end_addr=0x7f5c01ed3b
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x7f5c01ed3c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3c mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3c end_addr=0x7f5c01ed3c
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x7f5c01ed3d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3d mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3d end_addr=0x7f5c01ed3d
[notice]{DataBlock::Setup} allocate memory for value:0xc6 size:0x1 Big endian:0x0 to memory:0x7f5c01ed3e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3e mem-ID=0 size=1 element-size=1 type=Data data=c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3e end_addr=0x7f5c01ed3e
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x7f5c01ed3f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007f5c01ed3f mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7f5c01ed3f end_addr=0x7f5c01ed3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x4 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7f5c value 0x7f5c
[info] opname=rd
[notice]Committing instruction "LUI x13, 32604" at 0x80011918=>[0]0x80011918 (0x7f5c6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011918 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c6f507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011918 end_addr=0x8001191b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f5c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001191c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1f value 0x1f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 31" at 0x8001191c=>[0]0x8001191c (0x1f6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001191c mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001191c end_addr=0x8001191f
[notice]retire source stage: 13, access: 0x16, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f5c01f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011920
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011920=>[0]0x80011920 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011920 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011920 end_addr=0x80011923
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f5c01f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011924
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -768" at 0x80011924=>[0]0x80011924 (0xd0068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011924 mem-ID=0 size=4 element-size=4 type=Instruction data=938606d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011924 end_addr=0x80011927
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x7f5c01ed00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011928
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x13" at 0x80011928=>[0]0x80011928 (0x2868487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011928 mem-ID=0 size=4 element-size=4 type=Instruction data=87848602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011928 end_addr=0x8001192b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001192c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0xe7abff47d7d3175f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0xc061a59c018e1e7f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x9898075abcbebabd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0xbd9f0bcb88130cd7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0x3550b18b570e082d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0xe9f8eee93e9e255a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0xdd9ff3378cb993a3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x9cc6b827bb0acc3b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1770 value 0x1770
[info] opname=rd
[notice]Committing instruction "LUI x4, 6000" at 0x8001192c=>[0]0x8001192c (0x1770237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001192c mem-ID=0 size=4 element-size=4 type=Instruction data=37027701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001192c end_addr=0x8001192f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1770000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011930
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf75 value 0xf75
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -139" at 0x80011930=>[0]0x80011930 (0xf752021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011930 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0252f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011930 end_addr=0x80011933
[notice]retire source stage: 18, access: 0x1f, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x176ff75, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011934
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x80011934=>[0]0x80011934 (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011934 mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011934 end_addr=0x80011937
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x2edfeea000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011938
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xba1 value 0xba1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1119" at 0x80011938=>[0]0x80011938 (0xba120213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011938 mem-ID=0 size=4 element-size=4 type=Instruction data=130212ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011938 end_addr=0x8001193b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x2edfee9ba1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001193c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c00=>part 1 PA [0]0x2edfee9c00 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c00=>part 1 PA [0]0x2edfee9c00 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c00=>part 1 PA [0]0x2edfee9c00 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x45a830fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c00=>part 1 PA [0]0x2edfee9c00 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9c00 mem-ID=0 size=4 element-size=4 type=Data data=fc30a845
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9c00 end_addr=0x2edfee9c03
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9bb8=>part 1 PA [0]0x2edfee9bb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9bb8=>part 1 PA [0]0x2edfee9bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9bb8=>part 1 PA [0]0x2edfee9bb8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6acf4be4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9bb8=>part 1 PA [0]0x2edfee9bb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9bb8 mem-ID=0 size=4 element-size=4 type=Data data=e44bcf6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9bb8 end_addr=0x2edfee9bbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c74=>part 1 PA [0]0x2edfee9c74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c74=>part 1 PA [0]0x2edfee9c74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c74=>part 1 PA [0]0x2edfee9c74 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x590b97e0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c74=>part 1 PA [0]0x2edfee9c74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9c74 mem-ID=0 size=4 element-size=4 type=Data data=e0970b59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9c74 end_addr=0x2edfee9c77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c78=>part 1 PA [0]0x2edfee9c78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c78=>part 1 PA [0]0x2edfee9c78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c78=>part 1 PA [0]0x2edfee9c78 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x67f46114
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c78=>part 1 PA [0]0x2edfee9c78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9c78 mem-ID=0 size=4 element-size=4 type=Data data=1461f467
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9c78 end_addr=0x2edfee9c7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9be8=>part 1 PA [0]0x2edfee9be8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9be8=>part 1 PA [0]0x2edfee9be8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9be8=>part 1 PA [0]0x2edfee9be8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1eff8aa8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9be8=>part 1 PA [0]0x2edfee9be8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9be8 mem-ID=0 size=4 element-size=4 type=Data data=a88aff1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9be8 end_addr=0x2edfee9beb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9ca0=>part 1 PA [0]0x2edfee9ca0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9ca0=>part 1 PA [0]0x2edfee9ca0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9ca0=>part 1 PA [0]0x2edfee9ca0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9d035cec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9ca0=>part 1 PA [0]0x2edfee9ca0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9ca0 mem-ID=0 size=4 element-size=4 type=Data data=ec5c039d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9ca0 end_addr=0x2edfee9ca3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c4c=>part 1 PA [0]0x2edfee9c4c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c4c=>part 1 PA [0]0x2edfee9c4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c4c=>part 1 PA [0]0x2edfee9c4c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x584b45ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c4c=>part 1 PA [0]0x2edfee9c4c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9c4c mem-ID=0 size=4 element-size=4 type=Data data=ac454b58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9c4c end_addr=0x2edfee9c4f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c88=>part 1 PA [0]0x2edfee9c88 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c88=>part 1 PA [0]0x2edfee9c88 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c88=>part 1 PA [0]0x2edfee9c88 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa307ac34
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2edfee9c88=>part 1 PA [0]0x2edfee9c88 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002edfee9c88 mem-ID=0 size=4 element-size=4 type=Data data=34ac07a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2edfee9c88 end_addr=0x2edfee9c8b
[notice]Committing instruction "VLOXEI8.V v15, x4, v9, Vector result" at 0x8001193c=>[0]0x8001193c (0xc920787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001193c mem-ID=0 size=4 element-size=4 type=Instruction data=8707920c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001193c end_addr=0x8001193f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011940
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x67f46114590b97e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0xe23ba47f1eff8aa8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xa307ac341fdbc414, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x4 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6d5e64d46c alignment 4 data size 4 base value 0xabf94fe6551ea99f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x45dbfa4300 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5406b08709462acd size:0x8 Big endian:0x0 to memory:0x45dbfa4300 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4300 mem-ID=0 size=8 element-size=8 type=Data data=cd2a460987b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4300 end_addr=0x45dbfa4307
[notice]{DataBlock::Setup} allocate memory for value:0x5406b0793f75ec3d size:0x8 Big endian:0x0 to memory:0x45dbfa4308 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4308 mem-ID=0 size=8 element-size=8 type=Data data=3dec753f79b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4308 end_addr=0x45dbfa430f
[notice]{DataBlock::Setup} allocate memory for value:0x5406b083f9a1bf05 size:0x8 Big endian:0x0 to memory:0x45dbfa4310 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4310 mem-ID=0 size=8 element-size=8 type=Data data=05bfa1f983b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4310 end_addr=0x45dbfa4317
[notice]{DataBlock::Setup} allocate memory for value:0x5406b037214078dd size:0x8 Big endian:0x0 to memory:0x45dbfa4318 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4318 mem-ID=0 size=8 element-size=8 type=Data data=dd78402137b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4318 end_addr=0x45dbfa431f
[notice]{DataBlock::Setup} allocate memory for value:0x5406b07766f1b681 size:0x8 Big endian:0x0 to memory:0x45dbfa4320 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4320 mem-ID=0 size=8 element-size=8 type=Data data=81b6f16677b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4320 end_addr=0x45dbfa4327
[notice]{DataBlock::Setup} allocate memory for value:0x5406b03b5a8d1635 size:0x8 Big endian:0x0 to memory:0x45dbfa4328 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4328 mem-ID=0 size=8 element-size=8 type=Data data=35168d5a3bb00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4328 end_addr=0x45dbfa432f
[notice]{DataBlock::Setup} allocate memory for value:0x5406b042e9247c25 size:0x8 Big endian:0x0 to memory:0x45dbfa4330 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4330 mem-ID=0 size=8 element-size=8 type=Data data=257c24e942b00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4330 end_addr=0x45dbfa4337
[notice]{DataBlock::Setup} allocate memory for value:0x5406b03bde20d651 size:0x8 Big endian:0x0 to memory:0x45dbfa4338 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000045dbfa4338 mem-ID=0 size=8 element-size=8 type=Data data=51d620de3bb00654
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x45dbfa4338 end_addr=0x45dbfa433f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v10 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x12, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x12 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1177 value 0x1177
[info] opname=rd
[notice]Committing instruction "LUI x31, 4471" at 0x80011940=>[0]0x80011940 (0x1177fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011940 mem-ID=0 size=4 element-size=4 type=Instruction data=b77f1701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011940 end_addr=0x80011943
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1177000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011944
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfe9 value 0xfe9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -23" at 0x80011944=>[0]0x80011944 (0xfe9f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011944 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f9ffe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011944 end_addr=0x80011947
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x1176fe9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011948
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x80011948=>[0]0x80011948 (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011948 mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011948 end_addr=0x8001194b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x45dbfa4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001194c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x300 value 0x300
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 768" at 0x8001194c=>[0]0x8001194c (0x300f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001194c mem-ID=0 size=4 element-size=4 type=Instruction data=938f0f30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001194c end_addr=0x8001194f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x45dbfa4300, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011950
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x31" at 0x80011950=>[0]0x80011950 (0x28f8507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011950 mem-ID=0 size=4 element-size=4 type=Instruction data=07858f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011950 end_addr=0x80011953
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011954
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_0 value 0x5406b08709462acd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_1 value 0x5406b0793f75ec3d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_2 value 0x5406b083f9a1bf05, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_3 value 0x5406b037214078dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_4 value 0x5406b07766f1b681, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_5 value 0x5406b03b5a8d1635, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_6 value 0x5406b042e9247c25, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v10_7 value 0x5406b03bde20d651, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x55fd value 0x55fd
[info] opname=rd
[notice]Committing instruction "LUI x12, 22013" at 0x80011954=>[0]0x80011954 (0x55fd637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011954 mem-ID=0 size=4 element-size=4 type=Instruction data=37d65f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011954 end_addr=0x80011957
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x55fd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011958
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa7f value 0xa7f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x12, x12, -1409" at 0x80011958=>[0]0x80011958 (0xa7f6061b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011958 mem-ID=0 size=4 element-size=4 type=Instruction data=1b06f6a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011958 end_addr=0x8001195b
[notice]retire source stage: 2, access: 0x19, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x55fca7f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001195c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xd" at 0x8001195c=>[0]0x8001195c (0xd61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001195c mem-ID=0 size=4 element-size=4 type=Instruction data=1316d600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001195c end_addr=0x8001195f
[notice]retire source stage: 3, access: 0x1b, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011960
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x655 value 0x655
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 1621" at 0x80011960=>[0]0x80011960 (0x65560613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011960 mem-ID=0 size=4 element-size=4 type=Instruction data=13065665
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011960 end_addr=0x80011963
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe655, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011964
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x80011964=>[0]0x80011964 (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011964 mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011964 end_addr=0x80011967
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe655000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011968
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1eb value 0x1eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 491" at 0x80011968=>[0]0x80011968 (0x1eb60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011968 mem-ID=0 size=4 element-size=4 type=Instruction data=1306b61e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011968 end_addr=0x8001196b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe6551eb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001196c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x8001196c=>[0]0x8001196c (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001196c mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001196c end_addr=0x8001196f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe6551eb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011970
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x99f value 0x99f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, -1633" at 0x80011970=>[0]0x80011970 (0x99f60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011970 mem-ID=0 size=4 element-size=4 type=Instruction data=1306f699
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011970 end_addr=0x80011973
[notice]retire source stage: 8, access: 0x1d, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0xabf94fe6551ea99f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011974
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{GenInstructionAgent::HandleNotification} new register initialization: v24
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d5e64d46c=>part 1 PA [0]0x6d5e64d46c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d5e64d46c=>part 1 PA [0]0x6d5e64d46c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d5e64d46c=>part 1 PA [0]0x6d5e64d46c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2fa1cd04
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d5e64d46c=>part 1 PA [0]0x6d5e64d46c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d5e64d46c mem-ID=0 size=4 element-size=4 type=Data data=04cda12f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d5e64d46c end_addr=0x6d5e64d46f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f949495dc=>part 1 PA [0]0x5f949495dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f949495dc=>part 1 PA [0]0x5f949495dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f949495dc=>part 1 PA [0]0x5f949495dc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2a54c0a4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5f949495dc=>part 1 PA [0]0x5f949495dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f949495dc mem-ID=0 size=4 element-size=4 type=Data data=a4c0542a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f949495dc end_addr=0x5f949495df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a4ec068a4=>part 1 PA [0]0x6a4ec068a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a4ec068a4=>part 1 PA [0]0x6a4ec068a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a4ec068a4=>part 1 PA [0]0x6a4ec068a4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcd031c28
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a4ec068a4=>part 1 PA [0]0x6a4ec068a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a4ec068a4 mem-ID=0 size=4 element-size=4 type=Data data=281c03cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a4ec068a4 end_addr=0x6a4ec068a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d765f227c=>part 1 PA [0]0x1d765f227c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d765f227c=>part 1 PA [0]0x1d765f227c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d765f227c=>part 1 PA [0]0x1d765f227c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf4d5e904
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1d765f227c=>part 1 PA [0]0x1d765f227c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001d765f227c mem-ID=0 size=4 element-size=4 type=Data data=04e9d5f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1d765f227c end_addr=0x1d765f227f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dbc106020=>part 1 PA [0]0x5dbc106020 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dbc106020=>part 1 PA [0]0x5dbc106020 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dbc106020=>part 1 PA [0]0x5dbc106020 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe1d4e944
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dbc106020=>part 1 PA [0]0x5dbc106020 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dbc106020 mem-ID=0 size=4 element-size=4 type=Data data=44e9d4e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dbc106020 end_addr=0x5dbc106023
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21afabbfd4=>part 1 PA [0]0x21afabbfd4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21afabbfd4=>part 1 PA [0]0x21afabbfd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21afabbfd4=>part 1 PA [0]0x21afabbfd4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x42553294
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21afabbfd4=>part 1 PA [0]0x21afabbfd4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021afabbfd4 mem-ID=0 size=4 element-size=4 type=Data data=94325542
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21afabbfd4 end_addr=0x21afabbfd7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x293e4325c4=>part 1 PA [0]0x293e4325c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x293e4325c4=>part 1 PA [0]0x293e4325c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x293e4325c4=>part 1 PA [0]0x293e4325c4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x6981d078
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x293e4325c4=>part 1 PA [0]0x293e4325c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000293e4325c4 mem-ID=0 size=4 element-size=4 type=Data data=78d08169
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x293e4325c4 end_addr=0x293e4325c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22333f7ff0=>part 1 PA [0]0x22333f7ff0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22333f7ff0=>part 1 PA [0]0x22333f7ff0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22333f7ff0=>part 1 PA [0]0x22333f7ff0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5769dfc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22333f7ff0=>part 1 PA [0]0x22333f7ff0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000022333f7ff0 mem-ID=0 size=4 element-size=4 type=Data data=fc9d7605
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x22333f7ff0 end_addr=0x22333f7ff3
[notice]Committing instruction "VLUXEI64.V v24, x12, v10, Unmasked" at 0x80011974=>[0]0x80011974 (0x6a67c07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011974 mem-ID=0 size=4 element-size=4 type=Instruction data=077ca606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011974 end_addr=0x80011977
[info]current source entropy:5, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_0 initial value 0x2e0238f79bbe4dca
[SimApiHANDCAR::WriteRegister] v24_0 0x2e0238f79bbe4dca/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_1 initial value 0xd0894c6132f10dda
[SimApiHANDCAR::WriteRegister] v24_1 0xd0894c6132f10dda/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_2 initial value 0x94b3912a1543caae
[SimApiHANDCAR::WriteRegister] v24_2 0x94b3912a1543caae/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_3 initial value 0xd9d0893481435421
[SimApiHANDCAR::WriteRegister] v24_3 0xd9d0893481435421/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_4 initial value 0xcebdc47f61fe51e3
[SimApiHANDCAR::WriteRegister] v24_4 0xcebdc47f61fe51e3/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_5 initial value 0x94da1d961c21786b
[SimApiHANDCAR::WriteRegister] v24_5 0x94da1d961c21786b/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_6 initial value 0x187aef76731899f2
[SimApiHANDCAR::WriteRegister] v24_6 0x187aef76731899f2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v24_7 initial value 0x5ebf83a175d0ab0a
[SimApiHANDCAR::WriteRegister] v24_7 0x5ebf83a175d0ab0a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011978
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_0 value 0x2a54c0a42fa1cd04, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_1 value 0xf4d5e904cd031c28, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_2 value 0x42553294e1d4e944, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_3 value 0x5769dfc6981d078, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v10 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x12, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x12 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x3fcc50dfb8 alignment 4 data size 4 base value 0x3fcc5017ee
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x14bd5fa740 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc7ca size:0x2 Big endian:0x0 to memory:0x14bd5fa740 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa740 mem-ID=0 size=2 element-size=2 type=Data data=cac7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa740 end_addr=0x14bd5fa741
[notice]{DataBlock::Setup} allocate memory for value:0xf762 size:0x2 Big endian:0x0 to memory:0x14bd5fa742 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa742 mem-ID=0 size=2 element-size=2 type=Data data=62f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa742 end_addr=0x14bd5fa743
[notice]{DataBlock::Setup} allocate memory for value:0x3fc2 size:0x2 Big endian:0x0 to memory:0x14bd5fa744 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa744 mem-ID=0 size=2 element-size=2 type=Data data=c23f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa744 end_addr=0x14bd5fa745
[notice]{DataBlock::Setup} allocate memory for value:0xe6ce size:0x2 Big endian:0x0 to memory:0x14bd5fa746 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa746 mem-ID=0 size=2 element-size=2 type=Data data=cee6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa746 end_addr=0x14bd5fa747
[notice]{DataBlock::Setup} allocate memory for value:0x3eb2 size:0x2 Big endian:0x0 to memory:0x14bd5fa748 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa748 mem-ID=0 size=2 element-size=2 type=Data data=b23e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa748 end_addr=0x14bd5fa749
[notice]{DataBlock::Setup} allocate memory for value:0xa6de size:0x2 Big endian:0x0 to memory:0x14bd5fa74a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa74a mem-ID=0 size=2 element-size=2 type=Data data=dea6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa74a end_addr=0x14bd5fa74b
[notice]{DataBlock::Setup} allocate memory for value:0x548e size:0x2 Big endian:0x0 to memory:0x14bd5fa74c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa74c mem-ID=0 size=2 element-size=2 type=Data data=8e54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa74c end_addr=0x14bd5fa74d
[notice]{DataBlock::Setup} allocate memory for value:0x884e size:0x2 Big endian:0x0 to memory:0x14bd5fa74e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa74e mem-ID=0 size=2 element-size=2 type=Data data=4e88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa74e end_addr=0x14bd5fa74f
[notice]{DataBlock::Setup} allocate memory for value:0x4e33 size:0x2 Big endian:0x0 to memory:0x14bd5fa750 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa750 mem-ID=0 size=2 element-size=2 type=Data data=334e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa750 end_addr=0x14bd5fa751
[notice]{DataBlock::Setup} allocate memory for value:0xb514 size:0x2 Big endian:0x0 to memory:0x14bd5fa752 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa752 mem-ID=0 size=2 element-size=2 type=Data data=14b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa752 end_addr=0x14bd5fa753
[notice]{DataBlock::Setup} allocate memory for value:0x2cf2 size:0x2 Big endian:0x0 to memory:0x14bd5fa754 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa754 mem-ID=0 size=2 element-size=2 type=Data data=f22c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa754 end_addr=0x14bd5fa755
[notice]{DataBlock::Setup} allocate memory for value:0xaa88 size:0x2 Big endian:0x0 to memory:0x14bd5fa756 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa756 mem-ID=0 size=2 element-size=2 type=Data data=88aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa756 end_addr=0x14bd5fa757
[notice]{DataBlock::Setup} allocate memory for value:0x2a3a size:0x2 Big endian:0x0 to memory:0x14bd5fa758 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa758 mem-ID=0 size=2 element-size=2 type=Data data=3a2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa758 end_addr=0x14bd5fa759
[notice]{DataBlock::Setup} allocate memory for value:0xfb1b size:0x2 Big endian:0x0 to memory:0x14bd5fa75a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa75a mem-ID=0 size=2 element-size=2 type=Data data=1bfb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa75a end_addr=0x14bd5fa75b
[notice]{DataBlock::Setup} allocate memory for value:0x2d5 size:0x2 Big endian:0x0 to memory:0x14bd5fa75c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa75c mem-ID=0 size=2 element-size=2 type=Data data=d502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa75c end_addr=0x14bd5fa75d
[notice]{DataBlock::Setup} allocate memory for value:0xdf64 size:0x2 Big endian:0x0 to memory:0x14bd5fa75e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa75e mem-ID=0 size=2 element-size=2 type=Data data=64df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa75e end_addr=0x14bd5fa75f
[notice]{DataBlock::Setup} allocate memory for value:0x88c8 size:0x2 Big endian:0x0 to memory:0x14bd5fa760 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa760 mem-ID=0 size=2 element-size=2 type=Data data=c888
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa760 end_addr=0x14bd5fa761
[notice]{DataBlock::Setup} allocate memory for value:0xc8a6 size:0x2 Big endian:0x0 to memory:0x14bd5fa762 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa762 mem-ID=0 size=2 element-size=2 type=Data data=a6c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa762 end_addr=0x14bd5fa763
[notice]{DataBlock::Setup} allocate memory for value:0x4d7b size:0x2 Big endian:0x0 to memory:0x14bd5fa764 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa764 mem-ID=0 size=2 element-size=2 type=Data data=7b4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa764 end_addr=0x14bd5fa765
[notice]{DataBlock::Setup} allocate memory for value:0x7804 size:0x2 Big endian:0x0 to memory:0x14bd5fa766 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa766 mem-ID=0 size=2 element-size=2 type=Data data=0478
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa766 end_addr=0x14bd5fa767
[notice]{DataBlock::Setup} allocate memory for value:0x878 size:0x2 Big endian:0x0 to memory:0x14bd5fa768 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa768 mem-ID=0 size=2 element-size=2 type=Data data=7808
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa768 end_addr=0x14bd5fa769
[notice]{DataBlock::Setup} allocate memory for value:0xaa34 size:0x2 Big endian:0x0 to memory:0x14bd5fa76a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa76a mem-ID=0 size=2 element-size=2 type=Data data=34aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa76a end_addr=0x14bd5fa76b
[notice]{DataBlock::Setup} allocate memory for value:0x2669 size:0x2 Big endian:0x0 to memory:0x14bd5fa76c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa76c mem-ID=0 size=2 element-size=2 type=Data data=6926
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa76c end_addr=0x14bd5fa76d
[notice]{DataBlock::Setup} allocate memory for value:0xfb88 size:0x2 Big endian:0x0 to memory:0x14bd5fa76e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa76e mem-ID=0 size=2 element-size=2 type=Data data=88fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa76e end_addr=0x14bd5fa76f
[notice]{DataBlock::Setup} allocate memory for value:0xc2f7 size:0x2 Big endian:0x0 to memory:0x14bd5fa770 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa770 mem-ID=0 size=2 element-size=2 type=Data data=f7c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa770 end_addr=0x14bd5fa771
[notice]{DataBlock::Setup} allocate memory for value:0xe21f size:0x2 Big endian:0x0 to memory:0x14bd5fa772 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa772 mem-ID=0 size=2 element-size=2 type=Data data=1fe2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa772 end_addr=0x14bd5fa773
[notice]{DataBlock::Setup} allocate memory for value:0xeb50 size:0x2 Big endian:0x0 to memory:0x14bd5fa774 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa774 mem-ID=0 size=2 element-size=2 type=Data data=50eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa774 end_addr=0x14bd5fa775
[notice]{DataBlock::Setup} allocate memory for value:0x7134 size:0x2 Big endian:0x0 to memory:0x14bd5fa776 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa776 mem-ID=0 size=2 element-size=2 type=Data data=3471
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa776 end_addr=0x14bd5fa777
[notice]{DataBlock::Setup} allocate memory for value:0xf2e6 size:0x2 Big endian:0x0 to memory:0x14bd5fa778 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa778 mem-ID=0 size=2 element-size=2 type=Data data=e6f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa778 end_addr=0x14bd5fa779
[notice]{DataBlock::Setup} allocate memory for value:0x6ec6 size:0x2 Big endian:0x0 to memory:0x14bd5fa77a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa77a mem-ID=0 size=2 element-size=2 type=Data data=c66e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa77a end_addr=0x14bd5fa77b
[notice]{DataBlock::Setup} allocate memory for value:0x4b8d size:0x2 Big endian:0x0 to memory:0x14bd5fa77c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa77c mem-ID=0 size=2 element-size=2 type=Data data=8d4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa77c end_addr=0x14bd5fa77d
[notice]{DataBlock::Setup} allocate memory for value:0xcc41 size:0x2 Big endian:0x0 to memory:0x14bd5fa77e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000014bd5fa77e mem-ID=0 size=2 element-size=2 type=Data data=41cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x14bd5fa77e end_addr=0x14bd5fa77f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x21 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa5f value 0xa5f
[info] opname=rd
[notice]Committing instruction "LUI x17, 2655" at 0x80011978=>[0]0x80011978 (0xa5f8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011978 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f8a500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011978 end_addr=0x8001197b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xa5f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001197c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xafd value 0xafd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1283" at 0x8001197c=>[0]0x8001197c (0xafd8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001197c mem-ID=0 size=4 element-size=4 type=Instruction data=9b88d8af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001197c end_addr=0x8001197f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0xa5eafd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011980
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x80011980=>[0]0x80011980 (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011980 mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011980 end_addr=0x80011983
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x14bd5fa000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011984
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1856" at 0x80011984=>[0]0x80011984 (0x74088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011984 mem-ID=0 size=4 element-size=4 type=Instruction data=93880874
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011984 end_addr=0x80011987
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x14bd5fa740, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011988
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x17" at 0x80011988=>[0]0x80011988 (0x2888787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011988 mem-ID=0 size=4 element-size=4 type=Instruction data=87878802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011988 end_addr=0x8001198b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001198c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0xe6ce3fc2f762c7ca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0x884e548ea6de3eb2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0xaa882cf2b5144e33, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xdf6402d5fb1b2a3a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0x78044d7bc8a688c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0xfb882669aa340878, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0x7134eb50e21fc2f7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0xcc414b8d6ec6f2e6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3fcc value 0x3fcc
[info] opname=rd
[notice]Committing instruction "LUI x21, 16332" at 0x8001198c=>[0]0x8001198c (0x3fccab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001198c mem-ID=0 size=4 element-size=4 type=Instruction data=b7cafc03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001198c end_addr=0x8001198f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3fcc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011990
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x501 value 0x501
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 1281" at 0x80011990=>[0]0x80011990 (0x501a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011990 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a1a50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011990 end_addr=0x80011993
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3fcc501, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011994
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011994=>[0]0x80011994 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011994 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011994 end_addr=0x80011997
[notice]retire source stage: 11, access: 0x10, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3fcc501000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011998
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7ee value 0x7ee
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 2030" at 0x80011998=>[0]0x80011998 (0x7eea8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011998 mem-ID=0 size=4 element-size=4 type=Instruction data=938aea7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011998 end_addr=0x8001199b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x3fcc5017ee, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001199c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50dfb8=>part 1 PA [0]0x3fcc50dfb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50dfb8=>part 1 PA [0]0x3fcc50dfb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50dfb8=>part 1 PA [0]0x3fcc50dfb8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcfa5951c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50dfb8=>part 1 PA [0]0x3fcc50dfb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc50dfb8 mem-ID=0 size=4 element-size=4 type=Data data=1c95a5cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc50dfb8 end_addr=0x3fcc50dfbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc510f50=>part 1 PA [0]0x3fcc510f50 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc510f50=>part 1 PA [0]0x3fcc510f50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc510f50=>part 1 PA [0]0x3fcc510f50 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3b6f3784
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc510f50=>part 1 PA [0]0x3fcc510f50 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc510f50 mem-ID=0 size=4 element-size=4 type=Data data=84376f3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc510f50 end_addr=0x3fcc510f53
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5057b0=>part 1 PA [0]0x3fcc5057b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5057b0=>part 1 PA [0]0x3fcc5057b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5057b0=>part 1 PA [0]0x3fcc5057b0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a5e8574
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5057b0=>part 1 PA [0]0x3fcc5057b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc5057b0 mem-ID=0 size=4 element-size=4 type=Data data=74855e5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc5057b0 end_addr=0x3fcc5057b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50febc=>part 1 PA [0]0x3fcc50febc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50febc=>part 1 PA [0]0x3fcc50febc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50febc=>part 1 PA [0]0x3fcc50febc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9315a340
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50febc=>part 1 PA [0]0x3fcc50febc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc50febc mem-ID=0 size=4 element-size=4 type=Data data=40a31593
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc50febc end_addr=0x3fcc50febf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5056a0=>part 1 PA [0]0x3fcc5056a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5056a0=>part 1 PA [0]0x3fcc5056a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5056a0=>part 1 PA [0]0x3fcc5056a0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x13daa894
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc5056a0=>part 1 PA [0]0x3fcc5056a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc5056a0 mem-ID=0 size=4 element-size=4 type=Data data=94a8da13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc5056a0 end_addr=0x3fcc5056a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50becc=>part 1 PA [0]0x3fcc50becc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50becc=>part 1 PA [0]0x3fcc50becc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50becc=>part 1 PA [0]0x3fcc50becc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3ed21454
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50becc=>part 1 PA [0]0x3fcc50becc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc50becc mem-ID=0 size=4 element-size=4 type=Data data=5414d23e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc50becc end_addr=0x3fcc50becf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc506c7c=>part 1 PA [0]0x3fcc506c7c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc506c7c=>part 1 PA [0]0x3fcc506c7c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc506c7c=>part 1 PA [0]0x3fcc506c7c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b3d1ebc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc506c7c=>part 1 PA [0]0x3fcc506c7c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc506c7c mem-ID=0 size=4 element-size=4 type=Data data=bc1e3d4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc506c7c end_addr=0x3fcc506c7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50a03c=>part 1 PA [0]0x3fcc50a03c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50a03c=>part 1 PA [0]0x3fcc50a03c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50a03c=>part 1 PA [0]0x3fcc50a03c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x738b04cc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3fcc50a03c=>part 1 PA [0]0x3fcc50a03c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003fcc50a03c mem-ID=0 size=4 element-size=4 type=Data data=cc048b73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3fcc50a03c end_addr=0x3fcc50a03f
[notice]Committing instruction "VLOXEI16.V v14, x21, v15, Unmasked" at 0x8001199c=>[0]0x8001199c (0xefad707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001199c mem-ID=0 size=4 element-size=4 type=Instruction data=07d7fa0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001199c end_addr=0x8001199f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_0 value 0x3b6f3784cfa5951c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_1 value 0x9315a3405a5e8574, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_2 value 0x3ed2145413daa894, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v14_3 value 0x738b04cc4b3d1ebc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x21 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x9a30e33c4 alignment 4 data size 4 base value 0xffc7724ad4eea2ee
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x20129be880 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x388dbece1f90d6 size:0x8 Big endian:0x0 to memory:0x20129be880 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be880 mem-ID=0 size=8 element-size=8 type=Data data=d6901fcebe8d3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be880 end_addr=0x20129be887
[notice]{DataBlock::Setup} allocate memory for value:0x388e152fec06ea size:0x8 Big endian:0x0 to memory:0x20129be888 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be888 mem-ID=0 size=8 element-size=8 type=Data data=ea06ec2f158e3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be888 end_addr=0x20129be88f
[notice]{DataBlock::Setup} allocate memory for value:0x388deaf2495176 size:0x8 Big endian:0x0 to memory:0x20129be890 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be890 mem-ID=0 size=8 element-size=8 type=Data data=765149f2ea8d3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be890 end_addr=0x20129be897
[notice]{DataBlock::Setup} allocate memory for value:0x388e2e2e3001ea size:0x8 Big endian:0x0 to memory:0x20129be898 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be898 mem-ID=0 size=8 element-size=8 type=Data data=ea01302e2e8e3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be898 end_addr=0x20129be89f
[notice]{DataBlock::Setup} allocate memory for value:0x388e0d9f529b42 size:0x8 Big endian:0x0 to memory:0x20129be8a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be8a0 mem-ID=0 size=8 element-size=8 type=Data data=429b529f0d8e3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be8a0 end_addr=0x20129be8a7
[notice]{DataBlock::Setup} allocate memory for value:0x388e06440b20ce size:0x8 Big endian:0x0 to memory:0x20129be8a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be8a8 mem-ID=0 size=8 element-size=8 type=Data data=ce200b44068e3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be8a8 end_addr=0x20129be8af
[notice]{DataBlock::Setup} allocate memory for value:0x388dd7f1c9a51e size:0x8 Big endian:0x0 to memory:0x20129be8b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be8b0 mem-ID=0 size=8 element-size=8 type=Data data=1ea5c9f1d78d3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be8b0 end_addr=0x20129be8b7
[notice]{DataBlock::Setup} allocate memory for value:0x388df328c57516 size:0x8 Big endian:0x0 to memory:0x20129be8b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000020129be8b8 mem-ID=0 size=8 element-size=8 type=Data data=1675c528f38d3800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x20129be8b8 end_addr=0x20129be8bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x5 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2013 value 0x2013
[info] opname=rd
[notice]Committing instruction "LUI x8, 8211" at 0x800119a0=>[0]0x800119a0 (0x2013437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a0 mem-ID=0 size=4 element-size=4 type=Instruction data=37340102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a0 end_addr=0x800119a3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x2013000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9bf value 0x9bf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -1601" at 0x800119a4=>[0]0x800119a4 (0x9bf4041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b04f49b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a4 end_addr=0x800119a7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x20129bf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119a8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x800119a8=>[0]0x800119a8 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119a8 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119a8 end_addr=0x800119ab
[notice]retire source stage: 16, access: 0xd, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x20129bf000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119ac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1920" at 0x800119ac=>[0]0x800119ac (0x88040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119ac mem-ID=0 size=4 element-size=4 type=Instruction data=13040488
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119ac end_addr=0x800119af
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x20129be880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x8" at 0x800119b0=>[0]0x800119b0 (0x2840487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b0 mem-ID=0 size=4 element-size=4 type=Instruction data=87048402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b0 end_addr=0x800119b3
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0x388dbece1f90d6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x388e152fec06ea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x388deaf2495176, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0x388e2e2e3001ea, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0x388e0d9f529b42, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0x388e06440b20ce, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x388dd7f1c9a51e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x388df328c57516, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3ff2 value 0x3ff2
[info] opname=rd
[notice]Committing instruction "LUI x5, 16370" at 0x800119b4=>[0]0x800119b4 (0x3ff22b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b4 mem-ID=0 size=4 element-size=4 type=Instruction data=b722ff03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b4 end_addr=0x800119b7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3ff2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119b8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdc9 value 0xdc9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -567" at 0x800119b8=>[0]0x800119b8 (0xdc92829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119b8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8292dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119b8 end_addr=0x800119bb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3ff1dc9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119bc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x800119bc=>[0]0x800119bc (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119bc mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119bc end_addr=0x800119bf
[notice]retire source stage: 1b, access: 0x4, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3ff1dc9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2b5 value 0x2b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 693" at 0x800119c0=>[0]0x800119c0 (0x2b528293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9382522b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c0 end_addr=0x800119c3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3ff1dc92b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x800119c4=>[0]0x800119c4 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c4 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c4 end_addr=0x800119c7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x7fe3b9256a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119c8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x775 value 0x775
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 1909" at 0x800119c8=>[0]0x800119c8 (0x77528293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119c8 mem-ID=0 size=4 element-size=4 type=Instruction data=93825277
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119c8 end_addr=0x800119cb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x7fe3b9256a775, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119cc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x800119cc=>[0]0x800119cc (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119cc mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119cc end_addr=0x800119cf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xffc7724ad4eea000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2ee value 0x2ee
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 750" at 0x800119d0=>[0]0x800119d0 (0x2ee28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d0 mem-ID=0 size=4 element-size=4 type=Instruction data=9382e22e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d0 end_addr=0x800119d3
[notice]retire source stage: 0, access: 0x1f, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xffc7724ad4eea2ee, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x9a30e33c4=>part 1 PA [0]0x9a30e33c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x9a30e33c4=>part 1 PA [0]0x9a30e33c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x9a30e33c4=>part 1 PA [0]0x9a30e33c4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xddb25a98
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x9a30e33c4=>part 1 PA [0]0x9a30e33c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009a30e33c4 mem-ID=0 size=4 element-size=4 type=Data data=985ab2dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9a30e33c4 end_addr=0x9a30e33c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6004daa9d8=>part 1 PA [0]0x6004daa9d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6004daa9d8=>part 1 PA [0]0x6004daa9d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6004daa9d8=>part 1 PA [0]0x6004daa9d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe365f420
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6004daa9d8=>part 1 PA [0]0x6004daa9d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006004daa9d8 mem-ID=0 size=4 element-size=4 type=Data data=20f465e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6004daa9d8 end_addr=0x6004daa9db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c737f464=>part 1 PA [0]0x35c737f464 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c737f464=>part 1 PA [0]0x35c737f464 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c737f464=>part 1 PA [0]0x35c737f464 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa031b7d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x35c737f464=>part 1 PA [0]0x35c737f464 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000035c737f464 mem-ID=0 size=4 element-size=4 type=Data data=d4b731a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x35c737f464 end_addr=0x35c737f467
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79031ea4d8=>part 1 PA [0]0x79031ea4d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79031ea4d8=>part 1 PA [0]0x79031ea4d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79031ea4d8=>part 1 PA [0]0x79031ea4d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc389f0f8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x79031ea4d8=>part 1 PA [0]0x79031ea4d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000079031ea4d8 mem-ID=0 size=4 element-size=4 type=Data data=f8f089c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x79031ea4d8 end_addr=0x79031ea4db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5874413e30=>part 1 PA [0]0x5874413e30 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5874413e30=>part 1 PA [0]0x5874413e30 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5874413e30=>part 1 PA [0]0x5874413e30 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x159425a8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5874413e30=>part 1 PA [0]0x5874413e30 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005874413e30 mem-ID=0 size=4 element-size=4 type=Data data=a8259415
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5874413e30 end_addr=0x5874413e33
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118f9c3bc=>part 1 PA [0]0x5118f9c3bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118f9c3bc=>part 1 PA [0]0x5118f9c3bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118f9c3bc=>part 1 PA [0]0x5118f9c3bc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x86cb9d00
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5118f9c3bc=>part 1 PA [0]0x5118f9c3bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005118f9c3bc mem-ID=0 size=4 element-size=4 type=Data data=009dcb86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5118f9c3bc end_addr=0x5118f9c3bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22c6b8480c=>part 1 PA [0]0x22c6b8480c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22c6b8480c=>part 1 PA [0]0x22c6b8480c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22c6b8480c=>part 1 PA [0]0x22c6b8480c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5c30acec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x22c6b8480c=>part 1 PA [0]0x22c6b8480c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000022c6b8480c mem-ID=0 size=4 element-size=4 type=Data data=ecac305c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x22c6b8480c end_addr=0x22c6b8480f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dfdb41804=>part 1 PA [0]0x3dfdb41804 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dfdb41804=>part 1 PA [0]0x3dfdb41804 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dfdb41804=>part 1 PA [0]0x3dfdb41804 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x29b06ea8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dfdb41804=>part 1 PA [0]0x3dfdb41804 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003dfdb41804 mem-ID=0 size=4 element-size=4 type=Data data=a86eb029
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3dfdb41804 end_addr=0x3dfdb41807
[notice]Committing instruction "VLOXEI64.V v19, x5, v9, Unmasked" at 0x800119d4=>[0]0x800119d4 (0xe92f987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d4 mem-ID=0 size=4 element-size=4 type=Instruction data=87f9920e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d4 end_addr=0x800119d7
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119d8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_0 value 0xe365f420ddb25a98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_1 value 0xc389f0f8a031b7d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_2 value 0x86cb9d00159425a8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v19_3 value 0x29b06ea85c30acec, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x5 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6d6041d9dc alignment 4 data size 4 base value 0x6d60419423
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3cc1481640 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x45b9 size:0x2 Big endian:0x0 to memory:0x3cc1481640 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481640 mem-ID=0 size=2 element-size=2 type=Data data=b945
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481640 end_addr=0x3cc1481641
[notice]{DataBlock::Setup} allocate memory for value:0x7bb1 size:0x2 Big endian:0x0 to memory:0x3cc1481642 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481642 mem-ID=0 size=2 element-size=2 type=Data data=b17b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481642 end_addr=0x3cc1481643
[notice]{DataBlock::Setup} allocate memory for value:0x4f81 size:0x2 Big endian:0x0 to memory:0x3cc1481644 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481644 mem-ID=0 size=2 element-size=2 type=Data data=814f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481644 end_addr=0x3cc1481645
[notice]{DataBlock::Setup} allocate memory for value:0x87a1 size:0x2 Big endian:0x0 to memory:0x3cc1481646 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481646 mem-ID=0 size=2 element-size=2 type=Data data=a187
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481646 end_addr=0x3cc1481647
[notice]{DataBlock::Setup} allocate memory for value:0x655 size:0x2 Big endian:0x0 to memory:0x3cc1481648 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481648 mem-ID=0 size=2 element-size=2 type=Data data=5506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481648 end_addr=0x3cc1481649
[notice]{DataBlock::Setup} allocate memory for value:0xd339 size:0x2 Big endian:0x0 to memory:0x3cc148164a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148164a mem-ID=0 size=2 element-size=2 type=Data data=39d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148164a end_addr=0x3cc148164b
[notice]{DataBlock::Setup} allocate memory for value:0xb8f5 size:0x2 Big endian:0x0 to memory:0x3cc148164c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148164c mem-ID=0 size=2 element-size=2 type=Data data=f5b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148164c end_addr=0x3cc148164d
[notice]{DataBlock::Setup} allocate memory for value:0x20c9 size:0x2 Big endian:0x0 to memory:0x3cc148164e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148164e mem-ID=0 size=2 element-size=2 type=Data data=c920
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148164e end_addr=0x3cc148164f
[notice]{DataBlock::Setup} allocate memory for value:0xcf9a size:0x2 Big endian:0x0 to memory:0x3cc1481650 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481650 mem-ID=0 size=2 element-size=2 type=Data data=9acf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481650 end_addr=0x3cc1481651
[notice]{DataBlock::Setup} allocate memory for value:0xb3df size:0x2 Big endian:0x0 to memory:0x3cc1481652 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481652 mem-ID=0 size=2 element-size=2 type=Data data=dfb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481652 end_addr=0x3cc1481653
[notice]{DataBlock::Setup} allocate memory for value:0xb5e3 size:0x2 Big endian:0x0 to memory:0x3cc1481654 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481654 mem-ID=0 size=2 element-size=2 type=Data data=e3b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481654 end_addr=0x3cc1481655
[notice]{DataBlock::Setup} allocate memory for value:0xf283 size:0x2 Big endian:0x0 to memory:0x3cc1481656 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481656 mem-ID=0 size=2 element-size=2 type=Data data=83f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481656 end_addr=0x3cc1481657
[notice]{DataBlock::Setup} allocate memory for value:0x3d46 size:0x2 Big endian:0x0 to memory:0x3cc1481658 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481658 mem-ID=0 size=2 element-size=2 type=Data data=463d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481658 end_addr=0x3cc1481659
[notice]{DataBlock::Setup} allocate memory for value:0x9918 size:0x2 Big endian:0x0 to memory:0x3cc148165a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148165a mem-ID=0 size=2 element-size=2 type=Data data=1899
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148165a end_addr=0x3cc148165b
[notice]{DataBlock::Setup} allocate memory for value:0xf63c size:0x2 Big endian:0x0 to memory:0x3cc148165c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148165c mem-ID=0 size=2 element-size=2 type=Data data=3cf6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148165c end_addr=0x3cc148165d
[notice]{DataBlock::Setup} allocate memory for value:0xde6a size:0x2 Big endian:0x0 to memory:0x3cc148165e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148165e mem-ID=0 size=2 element-size=2 type=Data data=6ade
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148165e end_addr=0x3cc148165f
[notice]{DataBlock::Setup} allocate memory for value:0xdd65 size:0x2 Big endian:0x0 to memory:0x3cc1481660 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481660 mem-ID=0 size=2 element-size=2 type=Data data=65dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481660 end_addr=0x3cc1481661
[notice]{DataBlock::Setup} allocate memory for value:0x45ae size:0x2 Big endian:0x0 to memory:0x3cc1481662 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481662 mem-ID=0 size=2 element-size=2 type=Data data=ae45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481662 end_addr=0x3cc1481663
[notice]{DataBlock::Setup} allocate memory for value:0x92d1 size:0x2 Big endian:0x0 to memory:0x3cc1481664 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481664 mem-ID=0 size=2 element-size=2 type=Data data=d192
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481664 end_addr=0x3cc1481665
[notice]{DataBlock::Setup} allocate memory for value:0xadb9 size:0x2 Big endian:0x0 to memory:0x3cc1481666 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481666 mem-ID=0 size=2 element-size=2 type=Data data=b9ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481666 end_addr=0x3cc1481667
[notice]{DataBlock::Setup} allocate memory for value:0x4b16 size:0x2 Big endian:0x0 to memory:0x3cc1481668 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481668 mem-ID=0 size=2 element-size=2 type=Data data=164b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481668 end_addr=0x3cc1481669
[notice]{DataBlock::Setup} allocate memory for value:0xd106 size:0x2 Big endian:0x0 to memory:0x3cc148166a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148166a mem-ID=0 size=2 element-size=2 type=Data data=06d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148166a end_addr=0x3cc148166b
[notice]{DataBlock::Setup} allocate memory for value:0xad1e size:0x2 Big endian:0x0 to memory:0x3cc148166c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148166c mem-ID=0 size=2 element-size=2 type=Data data=1ead
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148166c end_addr=0x3cc148166d
[notice]{DataBlock::Setup} allocate memory for value:0x5884 size:0x2 Big endian:0x0 to memory:0x3cc148166e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148166e mem-ID=0 size=2 element-size=2 type=Data data=8458
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148166e end_addr=0x3cc148166f
[notice]{DataBlock::Setup} allocate memory for value:0x351d size:0x2 Big endian:0x0 to memory:0x3cc1481670 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481670 mem-ID=0 size=2 element-size=2 type=Data data=1d35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481670 end_addr=0x3cc1481671
[notice]{DataBlock::Setup} allocate memory for value:0xa25d size:0x2 Big endian:0x0 to memory:0x3cc1481672 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481672 mem-ID=0 size=2 element-size=2 type=Data data=5da2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481672 end_addr=0x3cc1481673
[notice]{DataBlock::Setup} allocate memory for value:0x64fe size:0x2 Big endian:0x0 to memory:0x3cc1481674 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481674 mem-ID=0 size=2 element-size=2 type=Data data=fe64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481674 end_addr=0x3cc1481675
[notice]{DataBlock::Setup} allocate memory for value:0xebc3 size:0x2 Big endian:0x0 to memory:0x3cc1481676 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481676 mem-ID=0 size=2 element-size=2 type=Data data=c3eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481676 end_addr=0x3cc1481677
[notice]{DataBlock::Setup} allocate memory for value:0xb0fc size:0x2 Big endian:0x0 to memory:0x3cc1481678 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc1481678 mem-ID=0 size=2 element-size=2 type=Data data=fcb0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc1481678 end_addr=0x3cc1481679
[notice]{DataBlock::Setup} allocate memory for value:0xf9a3 size:0x2 Big endian:0x0 to memory:0x3cc148167a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148167a mem-ID=0 size=2 element-size=2 type=Data data=a3f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148167a end_addr=0x3cc148167b
[notice]{DataBlock::Setup} allocate memory for value:0x672 size:0x2 Big endian:0x0 to memory:0x3cc148167c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148167c mem-ID=0 size=2 element-size=2 type=Data data=7206
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148167c end_addr=0x3cc148167d
[notice]{DataBlock::Setup} allocate memory for value:0x7b13 size:0x2 Big endian:0x0 to memory:0x3cc148167e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cc148167e mem-ID=0 size=2 element-size=2 type=Data data=137b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cc148167e end_addr=0x3cc148167f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v7 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3cc1 value 0x3cc1
[info] opname=rd
[notice]Committing instruction "LUI x28, 15553" at 0x800119d8=>[0]0x800119d8 (0x3cc1e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119d8 mem-ID=0 size=4 element-size=4 type=Instruction data=371ecc03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119d8 end_addr=0x800119db
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3cc1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119dc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x481 value 0x481
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, 1153" at 0x800119dc=>[0]0x800119dc (0x481e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119dc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e1e48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119dc end_addr=0x800119df
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3cc1481, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x800119e0=>[0]0x800119e0 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e0 end_addr=0x800119e3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3cc1481000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x640 value 0x640
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1600" at 0x800119e4=>[0]0x800119e4 (0x640e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e4 mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e4 end_addr=0x800119e7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x3cc1481640, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119e8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x28" at 0x800119e8=>[0]0x800119e8 (0x28e0387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119e8 mem-ID=0 size=4 element-size=4 type=Instruction data=87038e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119e8 end_addr=0x800119eb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119ec
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x87a14f817bb145b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0x20c9b8f5d3390655, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0xf283b5e3b3dfcf9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0xde6af63c99183d46, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_4 value 0xadb992d145aedd65, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_5 value 0x5884ad1ed1064b16, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_6 value 0xebc364fea25d351d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_7 value 0x7b130672f9a3b0fc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6d60 value 0x6d60
[info] opname=rd
[notice]Committing instruction "LUI x18, 28000" at 0x800119ec=>[0]0x800119ec (0x6d60937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119ec mem-ID=0 size=4 element-size=4 type=Instruction data=3709d606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119ec end_addr=0x800119ef
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x6d60000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x419 value 0x419
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 1049" at 0x800119f0=>[0]0x800119f0 (0x4199091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b099941
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f0 end_addr=0x800119f3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x6d60419, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x800119f4=>[0]0x800119f4 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f4 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f4 end_addr=0x800119f7
[notice]retire source stage: 9, access: 0xc, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x6d60419000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119f8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x423 value 0x423
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1059" at 0x800119f8=>[0]0x800119f8 (0x42390913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119f8 mem-ID=0 size=4 element-size=4 type=Instruction data=13093942
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119f8 end_addr=0x800119fb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x6d60419423, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x800119fc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041d9dc=>part 1 PA [0]0x6d6041d9dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041d9dc=>part 1 PA [0]0x6d6041d9dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041d9dc=>part 1 PA [0]0x6d6041d9dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041d9dc=>part 1 PA [0]0x6d6041d9dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d6041d9dc mem-ID=0 size=4 element-size=4 type=Data data=901aa78f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d6041d9dc end_addr=0x6d6041d9df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60420fd4=>part 1 PA [0]0x6d60420fd4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60420fd4=>part 1 PA [0]0x6d60420fd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60420fd4=>part 1 PA [0]0x6d60420fd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60420fd4=>part 1 PA [0]0x6d60420fd4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d60420fd4 mem-ID=0 size=4 element-size=4 type=Data data=812237cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d60420fd4 end_addr=0x6d60420fd7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041e3a4=>part 1 PA [0]0x6d6041e3a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041e3a4=>part 1 PA [0]0x6d6041e3a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041e3a4=>part 1 PA [0]0x6d6041e3a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041e3a4=>part 1 PA [0]0x6d6041e3a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d6041e3a4 mem-ID=0 size=4 element-size=4 type=Data data=736a7a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d6041e3a4 end_addr=0x6d6041e3a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60421bc4=>part 1 PA [0]0x6d60421bc4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60421bc4=>part 1 PA [0]0x6d60421bc4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60421bc4=>part 1 PA [0]0x6d60421bc4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60421bc4=>part 1 PA [0]0x6d60421bc4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d60421bc4 mem-ID=0 size=4 element-size=4 type=Data data=f0cdbf92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d60421bc4 end_addr=0x6d60421bc7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60419a78=>part 1 PA [0]0x6d60419a78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60419a78=>part 1 PA [0]0x6d60419a78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60419a78=>part 1 PA [0]0x6d60419a78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60419a78=>part 1 PA [0]0x6d60419a78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d60419a78 mem-ID=0 size=4 element-size=4 type=Data data=a58847e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d60419a78 end_addr=0x6d60419a7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6042675c=>part 1 PA [0]0x6d6042675c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6042675c=>part 1 PA [0]0x6d6042675c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6042675c=>part 1 PA [0]0x6d6042675c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6042675c=>part 1 PA [0]0x6d6042675c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d6042675c mem-ID=0 size=4 element-size=4 type=Data data=236825a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d6042675c end_addr=0x6d6042675f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60424d18=>part 1 PA [0]0x6d60424d18 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60424d18=>part 1 PA [0]0x6d60424d18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60424d18=>part 1 PA [0]0x6d60424d18 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d60424d18=>part 1 PA [0]0x6d60424d18 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d60424d18 mem-ID=0 size=4 element-size=4 type=Data data=4394341e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d60424d18 end_addr=0x6d60424d1b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041b4ec=>part 1 PA [0]0x6d6041b4ec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041b4ec=>part 1 PA [0]0x6d6041b4ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041b4ec=>part 1 PA [0]0x6d6041b4ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6041b4ec=>part 1 PA [0]0x6d6041b4ec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d6041b4ec mem-ID=0 size=4 element-size=4 type=Data data=ffcedab1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d6041b4ec end_addr=0x6d6041b4ef
[notice]Committing instruction "VSOXEI16.V v9, x18, v7, Unmasked" at 0x800119fc=>[0]0x800119fc (0xe7954a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800119fc mem-ID=0 size=4 element-size=4 type=Instruction data=a754790e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800119fc end_addr=0x800119ff
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a00
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d6041d9dc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d60420fd4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d6041e3a4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d60421bc4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d60419a78
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d6042675c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d60424d18
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d6041b4ec
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v7 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0xa15fcd8e4 alignment 4 data size 4 base value 0xf11fa47156616d99
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x54c58f36c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xee05b98bf9b6b4b size:0x8 Big endian:0x0 to memory:0x54c58f36c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36c0 mem-ID=0 size=8 element-size=8 type=Data data=4b6b9bbf985be00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36c0 end_addr=0x54c58f36c7
[notice]{DataBlock::Setup} allocate memory for value:0xee05c0c2b833f7b size:0x8 Big endian:0x0 to memory:0x54c58f36c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36c8 mem-ID=0 size=8 element-size=8 type=Data data=7b3f832b0c5ce00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36c8 end_addr=0x54c58f36cf
[notice]{DataBlock::Setup} allocate memory for value:0xee05beec15173b7 size:0x8 Big endian:0x0 to memory:0x54c58f36d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36d0 mem-ID=0 size=8 element-size=8 type=Data data=b77351c1ee5be00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36d0 end_addr=0x54c58f36d7
[notice]{DataBlock::Setup} allocate memory for value:0xee05bdc3b62d507 size:0x8 Big endian:0x0 to memory:0x54c58f36d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36d8 mem-ID=0 size=8 element-size=8 type=Data data=07d5623bdc5be00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36d8 end_addr=0x54c58f36df
[notice]{DataBlock::Setup} allocate memory for value:0xee05c07b4b590b3 size:0x8 Big endian:0x0 to memory:0x54c58f36e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36e0 mem-ID=0 size=8 element-size=8 type=Data data=b390b5b4075ce00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36e0 end_addr=0x54c58f36e7
[notice]{DataBlock::Setup} allocate memory for value:0xee05c0b7e7fddff size:0x8 Big endian:0x0 to memory:0x54c58f36e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36e8 mem-ID=0 size=8 element-size=8 type=Data data=ffdd7f7e0b5ce00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36e8 end_addr=0x54c58f36ef
[notice]{DataBlock::Setup} allocate memory for value:0xee05c02f20d28c7 size:0x8 Big endian:0x0 to memory:0x54c58f36f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36f0 mem-ID=0 size=8 element-size=8 type=Data data=c7280df2025ce00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36f0 end_addr=0x54c58f36f7
[notice]{DataBlock::Setup} allocate memory for value:0xee05becb859946f size:0x8 Big endian:0x0 to memory:0x54c58f36f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054c58f36f8 mem-ID=0 size=8 element-size=8 type=Data data=6f9459b8ec5be00e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54c58f36f8 end_addr=0x54c58f36ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v15 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x21 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x54c6 value 0x54c6
[info] opname=rd
[notice]Committing instruction "LUI x4, 21702" at 0x80011a00=>[0]0x80011a00 (0x54c6237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a00 mem-ID=0 size=4 element-size=4 type=Instruction data=37624c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a00 end_addr=0x80011a03
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x54c6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a04
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f3 value 0x8f3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1805" at 0x80011a04=>[0]0x80011a04 (0x8f32021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a04 mem-ID=0 size=4 element-size=4 type=Instruction data=1b02328f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a04 end_addr=0x80011a07
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x54c58f3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a08
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80011a08=>[0]0x80011a08 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a08 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a08 end_addr=0x80011a0b
[notice]retire source stage: e, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x54c58f3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a0c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6c0 value 0x6c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 1728" at 0x80011a0c=>[0]0x80011a0c (0x6c020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a0c mem-ID=0 size=4 element-size=4 type=Instruction data=1302026c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a0c end_addr=0x80011a0f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x54c58f36c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a10
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x4" at 0x80011a10=>[0]0x80011a10 (0x2820787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a10 mem-ID=0 size=4 element-size=4 type=Instruction data=87078202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a10 end_addr=0x80011a13
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a14
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_0 value 0xee05b98bf9b6b4b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_1 value 0xee05c0c2b833f7b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_2 value 0xee05beec15173b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_3 value 0xee05bdc3b62d507, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_4 value 0xee05c07b4b590b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_5 value 0xee05c0b7e7fddff, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_6 value 0xee05c02f20d28c7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v15_7 value 0xee05becb859946f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e24 value 0x1e24
[info] opname=rd
[notice]Committing instruction "LUI x21, 7716" at 0x80011a14=>[0]0x80011a14 (0x1e24ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a14 mem-ID=0 size=4 element-size=4 type=Instruction data=b74ae201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a14 end_addr=0x80011a17
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1e24000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a18
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf49 value 0xf49
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -183" at 0x80011a18=>[0]0x80011a18 (0xf49a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a18 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a9af4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a18 end_addr=0x80011a1b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1e23f49, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x80011a1c=>[0]0x80011a1c (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a1c mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a1c end_addr=0x80011a1f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x788fd24000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8ab value 0x8ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1877" at 0x80011a20=>[0]0x80011a20 (0x8aba8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a20 mem-ID=0 size=4 element-size=4 type=Instruction data=938aba8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a20 end_addr=0x80011a23
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x788fd238ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xd" at 0x80011a24=>[0]0x80011a24 (0xda9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a24 mem-ID=0 size=4 element-size=4 type=Instruction data=939ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a24 end_addr=0x80011a27
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xf11fa47156000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x617 value 0x617
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1559" at 0x80011a28=>[0]0x80011a28 (0x617a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a28 mem-ID=0 size=4 element-size=4 type=Instruction data=938a7a61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a28 end_addr=0x80011a2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xf11fa47156617, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a2c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011a2c=>[0]0x80011a2c (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a2c mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a2c end_addr=0x80011a2f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xf11fa47156617000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a30
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd99 value 0xd99
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -615" at 0x80011a30=>[0]0x80011a30 (0xd99a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a30 mem-ID=0 size=4 element-size=4 type=Instruction data=938a9ad9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a30 end_addr=0x80011a33
[notice]retire source stage: 18, access: 0x8, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0xf11fa47156616d99, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a34
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa15fcd8e4=>part 1 PA [0]0xa15fcd8e4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa15fcd8e4=>part 1 PA [0]0xa15fcd8e4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa15fcd8e4=>part 1 PA [0]0xa15fcd8e4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xa15fcd8e4=>part 1 PA [0]0xa15fcd8e4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000a15fcd8e4 mem-ID=0 size=4 element-size=4 type=Data data=d110045d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xa15fcd8e4 end_addr=0xa15fcd8e7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d81e4ad14=>part 1 PA [0]0x7d81e4ad14 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d81e4ad14=>part 1 PA [0]0x7d81e4ad14 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d81e4ad14=>part 1 PA [0]0x7d81e4ad14 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7d81e4ad14=>part 1 PA [0]0x7d81e4ad14 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007d81e4ad14 mem-ID=0 size=4 element-size=4 type=Data data=dfcf75b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7d81e4ad14 end_addr=0x7d81e4ad17
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6017b2e150=>part 1 PA [0]0x6017b2e150 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6017b2e150=>part 1 PA [0]0x6017b2e150 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6017b2e150=>part 1 PA [0]0x6017b2e150 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6017b2e150=>part 1 PA [0]0x6017b2e150 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006017b2e150 mem-ID=0 size=4 element-size=4 type=Data data=2d835527
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6017b2e150 end_addr=0x6017b2e153
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d91c442a0=>part 1 PA [0]0x4d91c442a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d91c442a0=>part 1 PA [0]0x4d91c442a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d91c442a0=>part 1 PA [0]0x4d91c442a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4d91c442a0=>part 1 PA [0]0x4d91c442a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004d91c442a0 mem-ID=0 size=4 element-size=4 type=Data data=be0c8ec5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4d91c442a0 end_addr=0x4d91c442a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x790b16fe4c=>part 1 PA [0]0x790b16fe4c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x790b16fe4c=>part 1 PA [0]0x790b16fe4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x790b16fe4c=>part 1 PA [0]0x790b16fe4c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x790b16fe4c=>part 1 PA [0]0x790b16fe4c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000790b16fe4c mem-ID=0 size=4 element-size=4 type=Data data=921ce71e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x790b16fe4c end_addr=0x790b16fe4f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cd4e14b98=>part 1 PA [0]0x7cd4e14b98 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cd4e14b98=>part 1 PA [0]0x7cd4e14b98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cd4e14b98=>part 1 PA [0]0x7cd4e14b98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7cd4e14b98=>part 1 PA [0]0x7cd4e14b98 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007cd4e14b98 mem-ID=0 size=4 element-size=4 type=Data data=c68c79ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7cd4e14b98 end_addr=0x7cd4e14b9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74486e9660=>part 1 PA [0]0x74486e9660 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74486e9660=>part 1 PA [0]0x74486e9660 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74486e9660=>part 1 PA [0]0x74486e9660 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74486e9660=>part 1 PA [0]0x74486e9660 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000074486e9660 mem-ID=0 size=4 element-size=4 type=Data data=3ec00651
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x74486e9660 end_addr=0x74486e9663
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ebb0208=>part 1 PA [0]0x5e0ebb0208 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ebb0208=>part 1 PA [0]0x5e0ebb0208 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ebb0208=>part 1 PA [0]0x5e0ebb0208 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ebb0208=>part 1 PA [0]0x5e0ebb0208 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e0ebb0208 mem-ID=0 size=4 element-size=4 type=Data data=59f0d5d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e0ebb0208 end_addr=0x5e0ebb020b
[notice]Committing instruction "VSOXEI64.V v17, x21, v15, Unmasked" at 0x80011a34=>[0]0x80011a34 (0xefaf8a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a34 mem-ID=0 size=4 element-size=4 type=Instruction data=a7f8fa0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a34 end_addr=0x80011a37
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a38
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xa15fcd8e4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7d81e4ad14
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6017b2e150
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x4d91c442a0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x790b16fe4c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7cd4e14b98
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x74486e9660
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5e0ebb0208
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v15 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x21 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x38b241ed80 alignment 4 data size 4 base value 0x37ea5580e6
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2a7de4980 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc7ec6c9a size:0x4 Big endian:0x0 to memory:0x2a7de4980 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4980 mem-ID=0 size=4 element-size=4 type=Data data=9a6cecc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4980 end_addr=0x2a7de4983
[notice]{DataBlock::Setup} allocate memory for value:0xe749fe46 size:0x4 Big endian:0x0 to memory:0x2a7de4984 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4984 mem-ID=0 size=4 element-size=4 type=Data data=46fe49e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4984 end_addr=0x2a7de4987
[notice]{DataBlock::Setup} allocate memory for value:0xb35056a6 size:0x4 Big endian:0x0 to memory:0x2a7de4988 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4988 mem-ID=0 size=4 element-size=4 type=Data data=a65650b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4988 end_addr=0x2a7de498b
[notice]{DataBlock::Setup} allocate memory for value:0x935b1992 size:0x4 Big endian:0x0 to memory:0x2a7de498c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de498c mem-ID=0 size=4 element-size=4 type=Data data=92195b93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de498c end_addr=0x2a7de498f
[notice]{DataBlock::Setup} allocate memory for value:0x5e451036 size:0x4 Big endian:0x0 to memory:0x2a7de4990 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4990 mem-ID=0 size=4 element-size=4 type=Data data=3610455e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4990 end_addr=0x2a7de4993
[notice]{DataBlock::Setup} allocate memory for value:0xdac42322 size:0x4 Big endian:0x0 to memory:0x2a7de4994 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4994 mem-ID=0 size=4 element-size=4 type=Data data=2223c4da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4994 end_addr=0x2a7de4997
[notice]{DataBlock::Setup} allocate memory for value:0xd46a8272 size:0x4 Big endian:0x0 to memory:0x2a7de4998 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de4998 mem-ID=0 size=4 element-size=4 type=Data data=72826ad4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de4998 end_addr=0x2a7de499b
[notice]{DataBlock::Setup} allocate memory for value:0x1ac891fe size:0x4 Big endian:0x0 to memory:0x2a7de499c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de499c mem-ID=0 size=4 element-size=4 type=Data data=fe91c81a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de499c end_addr=0x2a7de499f
[notice]{DataBlock::Setup} allocate memory for value:0x7bf39281 size:0x4 Big endian:0x0 to memory:0x2a7de49a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49a0 mem-ID=0 size=4 element-size=4 type=Data data=8192f37b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49a0 end_addr=0x2a7de49a3
[notice]{DataBlock::Setup} allocate memory for value:0x6a3b34b8 size:0x4 Big endian:0x0 to memory:0x2a7de49a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49a4 mem-ID=0 size=4 element-size=4 type=Data data=b8343b6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49a4 end_addr=0x2a7de49a7
[notice]{DataBlock::Setup} allocate memory for value:0xc6a520d3 size:0x4 Big endian:0x0 to memory:0x2a7de49a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49a8 mem-ID=0 size=4 element-size=4 type=Data data=d320a5c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49a8 end_addr=0x2a7de49ab
[notice]{DataBlock::Setup} allocate memory for value:0xa9d055e size:0x4 Big endian:0x0 to memory:0x2a7de49ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49ac mem-ID=0 size=4 element-size=4 type=Data data=5e059d0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49ac end_addr=0x2a7de49af
[notice]{DataBlock::Setup} allocate memory for value:0x3adb96d size:0x4 Big endian:0x0 to memory:0x2a7de49b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49b0 mem-ID=0 size=4 element-size=4 type=Data data=6db9ad03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49b0 end_addr=0x2a7de49b3
[notice]{DataBlock::Setup} allocate memory for value:0x2ccbce62 size:0x4 Big endian:0x0 to memory:0x2a7de49b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49b4 mem-ID=0 size=4 element-size=4 type=Data data=62cecb2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49b4 end_addr=0x2a7de49b7
[notice]{DataBlock::Setup} allocate memory for value:0x4284cd9 size:0x4 Big endian:0x0 to memory:0x2a7de49b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49b8 mem-ID=0 size=4 element-size=4 type=Data data=d94c2804
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49b8 end_addr=0x2a7de49bb
[notice]{DataBlock::Setup} allocate memory for value:0x50285bff size:0x4 Big endian:0x0 to memory:0x2a7de49bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000002a7de49bc mem-ID=0 size=4 element-size=4 type=Data data=ff5b2850
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2a7de49bc end_addr=0x2a7de49bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x1 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a8 value 0x2a8
[info] opname=rd
[notice]Committing instruction "LUI x21, 680" at 0x80011a38=>[0]0x80011a38 (0x2a8ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a38 mem-ID=0 size=4 element-size=4 type=Instruction data=b78a2a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a38 end_addr=0x80011a3b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2a8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a3c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xde5 value 0xde5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -539" at 0x80011a3c=>[0]0x80011a3c (0xde5a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a3c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a5ade
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a3c end_addr=0x80011a3f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2a7de5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a40
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011a40=>[0]0x80011a40 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a40 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a40 end_addr=0x80011a43
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2a7de5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a44
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x980 value 0x980
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1664" at 0x80011a44=>[0]0x80011a44 (0x980a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a44 mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a44 end_addr=0x80011a47
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x2a7de4980, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a48
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x21" at 0x80011a48=>[0]0x80011a48 (0x28a8f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a48 mem-ID=0 size=4 element-size=4 type=Instruction data=078f8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a48 end_addr=0x80011a4b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a4c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0xe749fe46c7ec6c9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0x935b1992b35056a6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0xdac423225e451036, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x1ac891fed46a8272, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0x6a3b34b87bf39281, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0xa9d055ec6a520d3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0x2ccbce6203adb96d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0x50285bff04284cd9, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6fd value 0x6fd
[info] opname=rd
[notice]Committing instruction "LUI x1, 1789" at 0x80011a4c=>[0]0x80011a4c (0x6fd0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a4c mem-ID=0 size=4 element-size=4 type=Instruction data=b7d06f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a4c end_addr=0x80011a4f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6fd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a50
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4ab value 0x4ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, 1195" at 0x80011a50=>[0]0x80011a50 (0x4ab0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a50 mem-ID=0 size=4 element-size=4 type=Instruction data=9b80b04a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a50 end_addr=0x80011a53
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6fd4ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a54
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xf" at 0x80011a54=>[0]0x80011a54 (0xf09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a54 mem-ID=0 size=4 element-size=4 type=Instruction data=9390f000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a54 end_addr=0x80011a57
[notice]retire source stage: 1, access: 0x5, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x37ea558000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a58
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe6 value 0xe6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 230" at 0x80011a58=>[0]0x80011a58 (0xe608093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a58 mem-ID=0 size=4 element-size=4 type=Instruction data=9380600e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a58 end_addr=0x80011a5b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x37ea5580e6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a5c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38b241ed80=>part 1 PA [0]0x38b241ed80 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38b241ed80=>part 1 PA [0]0x38b241ed80 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38b241ed80=>part 1 PA [0]0x38b241ed80 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x789bc3b8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38b241ed80=>part 1 PA [0]0x38b241ed80 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038b241ed80 mem-ID=0 size=4 element-size=4 type=Data data=b8c39b78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38b241ed80 end_addr=0x38b241ed83
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38d19f7f2c=>part 1 PA [0]0x38d19f7f2c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38d19f7f2c=>part 1 PA [0]0x38d19f7f2c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38d19f7f2c=>part 1 PA [0]0x38d19f7f2c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xef25b61c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38d19f7f2c=>part 1 PA [0]0x38d19f7f2c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038d19f7f2c mem-ID=0 size=4 element-size=4 type=Data data=1cb625ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38d19f7f2c end_addr=0x38d19f7f2f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389da5d78c=>part 1 PA [0]0x389da5d78c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389da5d78c=>part 1 PA [0]0x389da5d78c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389da5d78c=>part 1 PA [0]0x389da5d78c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b593d18
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x389da5d78c=>part 1 PA [0]0x389da5d78c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000389da5d78c mem-ID=0 size=4 element-size=4 type=Data data=183d594b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x389da5d78c end_addr=0x389da5d78f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x387db09a78=>part 1 PA [0]0x387db09a78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x387db09a78=>part 1 PA [0]0x387db09a78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x387db09a78=>part 1 PA [0]0x387db09a78 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe29290
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x387db09a78=>part 1 PA [0]0x387db09a78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000387db09a78 mem-ID=0 size=4 element-size=4 type=Data data=9092e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x387db09a78 end_addr=0x387db09a7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38489a911c=>part 1 PA [0]0x38489a911c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38489a911c=>part 1 PA [0]0x38489a911c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38489a911c=>part 1 PA [0]0x38489a911c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1fb13074
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38489a911c=>part 1 PA [0]0x38489a911c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038489a911c mem-ID=0 size=4 element-size=4 type=Data data=7430b11f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38489a911c end_addr=0x38489a911f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38c519a408=>part 1 PA [0]0x38c519a408 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38c519a408=>part 1 PA [0]0x38c519a408 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38c519a408=>part 1 PA [0]0x38c519a408 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38c519a408=>part 1 PA [0]0x38c519a408 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038c519a408 mem-ID=0 size=4 element-size=4 type=Data data=926f3cb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38c519a408 end_addr=0x38c519a40b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38bec00358=>part 1 PA [0]0x38bec00358 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38bec00358=>part 1 PA [0]0x38bec00358 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38bec00358=>part 1 PA [0]0x38bec00358 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38bec00358=>part 1 PA [0]0x38bec00358 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038bec00358 mem-ID=0 size=4 element-size=4 type=Data data=184fb514
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38bec00358 end_addr=0x38bec0035b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38051e12e4=>part 1 PA [0]0x38051e12e4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38051e12e4=>part 1 PA [0]0x38051e12e4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38051e12e4=>part 1 PA [0]0x38051e12e4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xde51ff84
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38051e12e4=>part 1 PA [0]0x38051e12e4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038051e12e4 mem-ID=0 size=4 element-size=4 type=Data data=84ff51de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38051e12e4 end_addr=0x38051e12e7
[notice]Committing instruction "VLOXEI32.V v8, x1, v30, Unmasked" at 0x80011a5c=>[0]0x80011a5c (0xfe0e407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a5c mem-ID=0 size=4 element-size=4 type=Instruction data=07e4e00f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a5c end_addr=0x80011a5f
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a60
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_0 value 0xef25b61c789bc3b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_1 value 0xe292904b593d18, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_2 value 0xb73c6f921fb13074, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v8_3 value 0xde51ff8414b54f18, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x1 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VSOXEI16.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x36ae value 0x36ae
[info] opname=rd
[notice]Committing instruction "LUI x5, 13998" at 0x80011a60=>[0]0x80011a60 (0x36ae2b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a60 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e26a03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a60 end_addr=0x80011a63
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x36ae000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a64
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe57 value 0xe57
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -425" at 0x80011a64=>[0]0x80011a64 (0xe572829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a64 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8272e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a64 end_addr=0x80011a67
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x36ade57, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a68
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80011a68=>[0]0x80011a68 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a68 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a68 end_addr=0x80011a6b
[notice]retire source stage: 6, access: 0x1c, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x36ade57000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a6c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xef0 value 0xef0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -272" at 0x80011a6c=>[0]0x80011a6c (0xef028293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a6c mem-ID=0 size=4 element-size=4 type=Instruction data=938202ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a6c end_addr=0x80011a6f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x36ade56ef0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a70
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x587 value 0x587
[info] opname=rd
[notice]Committing instruction "LUI x8, 1415" at 0x80011a70=>[0]0x80011a70 (0x587437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a70 mem-ID=0 size=4 element-size=4 type=Instruction data=37745800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a70 end_addr=0x80011a73
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x587000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a74
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa79 value 0xa79
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -1415" at 0x80011a74=>[0]0x80011a74 (0xa794041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a74 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0494a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a74 end_addr=0x80011a77
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x586a79, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a78
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xe" at 0x80011a78=>[0]0x80011a78 (0xe41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a78 mem-ID=0 size=4 element-size=4 type=Instruction data=1314e400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a78 end_addr=0x80011a7b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x161a9e4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a7c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x120 value 0x120
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 288" at 0x80011a7c=>[0]0x80011a7c (0x12040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a7c mem-ID=0 size=4 element-size=4 type=Instruction data=13040412
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a7c end_addr=0x80011a7f
[notice]retire source stage: b, access: 0x12, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x161a9e4120, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a80
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x117 value 0x117
[info] opname=rd
[notice]Committing instruction "LUI x15, 279" at 0x80011a80=>[0]0x80011a80 (0x1177b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a80 mem-ID=0 size=4 element-size=4 type=Instruction data=b7771100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a80 end_addr=0x80011a83
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x117000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x747 value 0x747
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, 1863" at 0x80011a84=>[0]0x80011a84 (0x7477879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a84 mem-ID=0 size=4 element-size=4 type=Instruction data=9b877774
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a84 end_addr=0x80011a87
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x117747, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xe" at 0x80011a88=>[0]0x80011a88 (0xe79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a88 mem-ID=0 size=4 element-size=4 type=Instruction data=9397e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a88 end_addr=0x80011a8b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x45dd1c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x79b value 0x79b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 1947" at 0x80011a8c=>[0]0x80011a8c (0x79b78793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a8c mem-ID=0 size=4 element-size=4 type=Instruction data=9387b779
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a8c end_addr=0x80011a8f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x45dd1c79b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a90
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b08 value 0x1b08
[info] opname=rd
[notice]Committing instruction "LUI x27, 6920" at 0x80011a90=>[0]0x80011a90 (0x1b08db7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a90 mem-ID=0 size=4 element-size=4 type=Instruction data=b78db001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a90 end_addr=0x80011a93
[notice]retire source stage: 10, access: 0x4, size: 1, type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x1b08000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a94
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9d7 value 0x9d7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, -1577" at 0x80011a94=>[0]0x80011a94 (0x9d7d8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a94 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8d7d9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a94 end_addr=0x80011a97
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x1b079d7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a98
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0xc" at 0x80011a98=>[0]0x80011a98 (0xcd9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a98 mem-ID=0 size=4 element-size=4 type=Instruction data=939dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a98 end_addr=0x80011a9b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x1b079d7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011a9c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x430 value 0x430
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, 1072" at 0x80011a9c=>[0]0x80011a9c (0x430d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011a9c mem-ID=0 size=4 element-size=4 type=Instruction data=938d0d43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011a9c end_addr=0x80011a9f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x1b079d7430, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5189 value 0x5189
[info] opname=rd
[notice]Committing instruction "LUI x2, 20873" at 0x80011aa0=>[0]0x80011aa0 (0x5189137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa0 mem-ID=0 size=4 element-size=4 type=Instruction data=37911805
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa0 end_addr=0x80011aa3
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x5189000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x36f value 0x36f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 879" at 0x80011aa4=>[0]0x80011aa4 (0x36f1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b01f136
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa4 end_addr=0x80011aa7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x518936f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aa8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011aa8=>[0]0x80011aa8 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aa8 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aa8 end_addr=0x80011aab
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x518936f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x770 value 0x770
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 1904" at 0x80011aac=>[0]0x80011aac (0x77010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aac mem-ID=0 size=4 element-size=4 type=Instruction data=13010177
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aac end_addr=0x80011aaf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x518936f770, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1637 value 0x1637
[info] opname=rd
[notice]Committing instruction "LUI x21, 5687" at 0x80011ab0=>[0]0x80011ab0 (0x1637ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab0 mem-ID=0 size=4 element-size=4 type=Instruction data=b77a6301
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab0 end_addr=0x80011ab3
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x1637000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x42b value 0x42b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, 1067" at 0x80011ab4=>[0]0x80011ab4 (0x42ba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8aba42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab4 end_addr=0x80011ab7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x163742b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ab8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x80011ab8=>[0]0x80011ab8 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ab8 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ab8 end_addr=0x80011abb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x163742b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011abc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x164 value 0x164
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 356" at 0x80011abc=>[0]0x80011abc (0x164a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011abc mem-ID=0 size=4 element-size=4 type=Instruction data=938a4a16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011abc end_addr=0x80011abf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x163742b164, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x17b value 0x17b
[info] opname=rd
[notice]Committing instruction "LUI x16, 379" at 0x80011ac0=>[0]0x80011ac0 (0x17b837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac0 mem-ID=0 size=4 element-size=4 type=Instruction data=37b81700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac0 end_addr=0x80011ac3
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x17b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x37d value 0x37d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 893" at 0x80011ac4=>[0]0x80011ac4 (0x37d8081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08d837
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac4 end_addr=0x80011ac7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x17b37d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ac8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0x12" at 0x80011ac8=>[0]0x80011ac8 (0x1281813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ac8 mem-ID=0 size=4 element-size=4 type=Instruction data=13182801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ac8 end_addr=0x80011acb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5ecdf40000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011acc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf90 value 0xf90
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -112" at 0x80011acc=>[0]0x80011acc (0xf9080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011acc mem-ID=0 size=4 element-size=4 type=Instruction data=130808f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011acc end_addr=0x80011acf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x5ecdf3ff90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5c value 0x5c
[info] opname=rd
[notice]Committing instruction "LUI x17, 92" at 0x80011ad0=>[0]0x80011ad0 (0x5c8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c80500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad0 end_addr=0x80011ad3
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd5f value 0xd5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -673" at 0x80011ad4=>[0]0x80011ad4 (0xd5f8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88f8d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad4 end_addr=0x80011ad7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x5bd5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ad8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x13 value 0x13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0x13" at 0x80011ad8=>[0]0x80011ad8 (0x1389893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ad8 mem-ID=0 size=4 element-size=4 type=Instruction data=93983801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ad8 end_addr=0x80011adb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2deaf80000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011adc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf70 value 0xf70
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -144" at 0x80011adc=>[0]0x80011adc (0xf7088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011adc mem-ID=0 size=4 element-size=4 type=Instruction data=938808f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011adc end_addr=0x80011adf
[notice]retire source stage: 3, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x2deaf7ff70, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1783 value 0x1783
[info] opname=rd
[notice]Committing instruction "LUI x19, 6019" at 0x80011ae0=>[0]0x80011ae0 (0x17839b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae0 mem-ID=0 size=4 element-size=4 type=Instruction data=b7397801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae0 end_addr=0x80011ae3
[info]current dest entropy:9, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned ON from CoolDown
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x1783000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc17 value 0xc17
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1001" at 0x80011ae4=>[0]0x80011ae4 (0xc179899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae4 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8979c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae4 end_addr=0x80011ae7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x1782c17, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ae8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xe" at 0x80011ae8=>[0]0x80011ae8 (0xe99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ae8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ae8 end_addr=0x80011aeb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5e0b05c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011aec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa26 value 0xa26
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -1498" at 0x80011aec=>[0]0x80011aec (0xa2698993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011aec mem-ID=0 size=4 element-size=4 type=Instruction data=938969a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011aec end_addr=0x80011aef
[notice]retire dest stage: 7, access: 0x5, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x5e0b05ba26, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2695 value 0x2695
[info] opname=rd
[notice]Committing instruction "LUI x28, 9877" at 0x80011af0=>[0]0x80011af0 (0x2695e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af0 mem-ID=0 size=4 element-size=4 type=Instruction data=375e6902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af0 end_addr=0x80011af3
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2695000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd93 value 0xd93
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -621" at 0x80011af4=>[0]0x80011af4 (0xd93e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e3ed9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af4 end_addr=0x80011af7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2694d93, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011af8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x80011af8=>[0]0x80011af8 (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011af8 mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011af8 end_addr=0x80011afb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2694d93000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011afc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x660 value 0x660
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1632" at 0x80011afc=>[0]0x80011afc (0x660e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011afc mem-ID=0 size=4 element-size=4 type=Instruction data=130e0e66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011afc end_addr=0x80011aff
[notice]retire dest stage: b, access: 0x8, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x2694d93660, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b00
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c1 value 0x1c1
[info] opname=rd
[notice]Committing instruction "LUI x20, 449" at 0x80011b00=>[0]0x80011b00 (0x1c1a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b00 mem-ID=0 size=4 element-size=4 type=Instruction data=371a1c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b00 end_addr=0x80011b03
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x1c1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b04
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x289 value 0x289
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 649" at 0x80011b04=>[0]0x80011b04 (0x289a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b04 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9a28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b04 end_addr=0x80011b07
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x1c1289, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b08
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x11" at 0x80011b08=>[0]0x80011b08 (0x11a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b08 mem-ID=0 size=4 element-size=4 type=Instruction data=131a1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b08 end_addr=0x80011b0b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x3825120000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b0c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -768" at 0x80011b0c=>[0]0x80011b0c (0xd00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b0c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ad0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b0c end_addr=0x80011b0f
[notice]retire dest stage: f, access: 0xf, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x382511fd00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b10
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x11a5 value 0x11a5
[info] opname=rd
[notice]Committing instruction "LUI x30, 4517" at 0x80011b10=>[0]0x80011b10 (0x11a5f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b10 mem-ID=0 size=4 element-size=4 type=Instruction data=375f1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b10 end_addr=0x80011b13
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x11a5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b14
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x27b value 0x27b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 635" at 0x80011b14=>[0]0x80011b14 (0x27bf0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b14 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fbf27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b14 end_addr=0x80011b17
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x11a527b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b18
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011b18=>[0]0x80011b18 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b18 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b18 end_addr=0x80011b1b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x11a527b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b1c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4f4 value 0x4f4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1268" at 0x80011b1c=>[0]0x80011b1c (0x4f4f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b1c mem-ID=0 size=4 element-size=4 type=Instruction data=130f4f4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b1c end_addr=0x80011b1f
[notice]retire dest stage: 13, access: 0x1b, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x11a527b4f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b20
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x9bc value 0x9bc
[info] opname=rd
[notice]Committing instruction "LUI x12, 2492" at 0x80011b20=>[0]0x80011b20 (0x9bc637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b20 mem-ID=0 size=4 element-size=4 type=Instruction data=37c69b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b20 end_addr=0x80011b23
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x9bc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b24
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x147 value 0x147
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x12, x12, 327" at 0x80011b24=>[0]0x80011b24 (0x1476061b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b24 mem-ID=0 size=4 element-size=4 type=Instruction data=1b067614
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b24 end_addr=0x80011b27
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x9bc147, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b28
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xe" at 0x80011b28=>[0]0x80011b28 (0xe61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b28 mem-ID=0 size=4 element-size=4 type=Instruction data=1316e600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b28 end_addr=0x80011b2b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x26f051c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b2c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x230 value 0x230
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 560" at 0x80011b2c=>[0]0x80011b2c (0x23060613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b2c mem-ID=0 size=4 element-size=4 type=Instruction data=13060623
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b2c end_addr=0x80011b2f
[notice]retire dest stage: 17, access: 0x2, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x26f051c230, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b30
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4e7 value 0x4e7
[info] opname=rd
[notice]Committing instruction "LUI x18, 1255" at 0x80011b30=>[0]0x80011b30 (0x4e7937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b30 mem-ID=0 size=4 element-size=4 type=Instruction data=37794e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b30 end_addr=0x80011b33
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b34
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x411 value 0x411
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 1041" at 0x80011b34=>[0]0x80011b34 (0x4119091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b34 mem-ID=0 size=4 element-size=4 type=Instruction data=1b091941
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b34 end_addr=0x80011b37
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4e7411, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b38
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011b38=>[0]0x80011b38 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b38 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b38 end_addr=0x80011b3b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4e7411000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b3c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbd8 value 0xbd8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1064" at 0x80011b3c=>[0]0x80011b3c (0xbd890913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b3c mem-ID=0 size=4 element-size=4 type=Instruction data=130989bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b3c end_addr=0x80011b3f
[notice]retire dest stage: 1b, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4e7410bd8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b40
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x7bb1 value 0x7bb1
[info] opname=rd
[notice]Committing instruction "LUI x10, 31665" at 0x80011b40=>[0]0x80011b40 (0x7bb1537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b40 mem-ID=0 size=4 element-size=4 type=Instruction data=3715bb07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b40 end_addr=0x80011b43
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x7bb1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b44
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4db value 0x4db
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 1243" at 0x80011b44=>[0]0x80011b44 (0x4db5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b44 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05b54d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b44 end_addr=0x80011b47
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x7bb14db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b48
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011b48=>[0]0x80011b48 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b48 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b48 end_addr=0x80011b4b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x7bb14db000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b4c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbc0 value 0xbc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1088" at 0x80011b4c=>[0]0x80011b4c (0xbc050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b4c mem-ID=0 size=4 element-size=4 type=Instruction data=130505bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b4c end_addr=0x80011b4f
[notice]retire dest stage: 1f, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x7bb14dabc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b50
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xaf7 value 0xaf7
[info] opname=rd
[notice]Committing instruction "LUI x22, 2807" at 0x80011b50=>[0]0x80011b50 (0xaf7b37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b50 mem-ID=0 size=4 element-size=4 type=Instruction data=377baf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b50 end_addr=0x80011b53
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0xaf7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b54
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5f value 0x5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 95" at 0x80011b54=>[0]0x80011b54 (0x5fb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b54 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bfb05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b54 end_addr=0x80011b57
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0xaf705f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b58
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80011b58=>[0]0x80011b58 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b58 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b58 end_addr=0x80011b5b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0xaf705f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b5c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x150 value 0x150
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 336" at 0x80011b5c=>[0]0x80011b5c (0x150b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b5c mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b15
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b5c end_addr=0x80011b5f
[notice]retire dest stage: 3, access: 0x11, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0xaf705f150, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b60
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x75dc value 0x75dc
[info] opname=rd
[notice]Committing instruction "LUI x9, 30172" at 0x80011b60=>[0]0x80011b60 (0x75dc4b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b60 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c45d07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b60 end_addr=0x80011b63
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x75dc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b64
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x441 value 0x441
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 1089" at 0x80011b64=>[0]0x80011b64 (0x4414849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b64 mem-ID=0 size=4 element-size=4 type=Instruction data=9b841444
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b64 end_addr=0x80011b67
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x75dc441, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b68
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x80011b68=>[0]0x80011b68 (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b68 mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b68 end_addr=0x80011b6b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x75dc441000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b6c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb0 value 0xb0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 176" at 0x80011b6c=>[0]0x80011b6c (0xb048493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b6c mem-ID=0 size=4 element-size=4 type=Instruction data=9384040b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b6c end_addr=0x80011b6f
[notice]retire dest stage: 7, access: 0x13, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x75dc4410b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b70
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x1ef91d8430 alignment 4 data size 4 base value 0x4215990444ed13db
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x2853e211c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xbdea671ab4307055 size:0x8 Big endian:0x0 to memory:0x2853e211c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211c0 mem-ID=0 size=8 element-size=8 type=Data data=557030b41a67eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211c0 end_addr=0x2853e211c7
[notice]{DataBlock::Setup} allocate memory for value:0xbdea66fc8fb9e4dd size:0x8 Big endian:0x0 to memory:0x2853e211c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211c8 mem-ID=0 size=8 element-size=8 type=Data data=dde4b98ffc66eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211c8 end_addr=0x2853e211cf
[notice]{DataBlock::Setup} allocate memory for value:0xbdea67284b1ddad9 size:0x8 Big endian:0x0 to memory:0x2853e211d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211d0 mem-ID=0 size=8 element-size=8 type=Data data=d9da1d4b2867eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211d0 end_addr=0x2853e211d7
[notice]{DataBlock::Setup} allocate memory for value:0xbdea672838a09415 size:0x8 Big endian:0x0 to memory:0x2853e211d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211d8 mem-ID=0 size=8 element-size=8 type=Data data=1594a0382867eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211d8 end_addr=0x2853e211df
[notice]{DataBlock::Setup} allocate memory for value:0xbdea6722d8b45f6d size:0x8 Big endian:0x0 to memory:0x2853e211e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211e0 mem-ID=0 size=8 element-size=8 type=Data data=6d5fb4d82267eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211e0 end_addr=0x2853e211e7
[notice]{DataBlock::Setup} allocate memory for value:0xbdea670bb916a075 size:0x8 Big endian:0x0 to memory:0x2853e211e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211e8 mem-ID=0 size=8 element-size=8 type=Data data=75a016b90b67eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211e8 end_addr=0x2853e211ef
[notice]{DataBlock::Setup} allocate memory for value:0xbdea67514cd02ba9 size:0x8 Big endian:0x0 to memory:0x2853e211f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211f0 mem-ID=0 size=8 element-size=8 type=Data data=a92bd04c5167eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211f0 end_addr=0x2853e211f7
[notice]{DataBlock::Setup} allocate memory for value:0xbdea676f21b24f09 size:0x8 Big endian:0x0 to memory:0x2853e211f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002853e211f8 mem-ID=0 size=8 element-size=8 type=Data data=094fb2216f67eabd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2853e211f8 end_addr=0x2853e211ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v12, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v12 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2854 value 0x2854
[info] opname=rd
[notice]Committing instruction "LUI x6, 10324" at 0x80011b70=>[0]0x80011b70 (0x2854337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b70 mem-ID=0 size=4 element-size=4 type=Instruction data=37438502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b70 end_addr=0x80011b73
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x2854000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b74
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe21 value 0xe21
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -479" at 0x80011b74=>[0]0x80011b74 (0xe213031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b74 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0313e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b74 end_addr=0x80011b77
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x2853e21, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b78
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80011b78=>[0]0x80011b78 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b78 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b78 end_addr=0x80011b7b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:a, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x2853e21000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b7c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1c0 value 0x1c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 448" at 0x80011b7c=>[0]0x80011b7c (0x1c030313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b7c mem-ID=0 size=4 element-size=4 type=Instruction data=1303031c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b7c end_addr=0x80011b7f
[notice]retire dest stage: b, access: 0x1c, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:9, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x2853e211c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b80
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v12, x6" at 0x80011b80=>[0]0x80011b80 (0x2830607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b80 mem-ID=0 size=4 element-size=4 type=Instruction data=07068302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b80 end_addr=0x80011b83
[info]current source entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b84
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_0 value 0xbdea671ab4307055, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0xbdea66fc8fb9e4dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0xbdea67284b1ddad9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0xbdea672838a09415, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_4 value 0xbdea6722d8b45f6d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_5 value 0xbdea670bb916a075, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_6 value 0xbdea67514cd02ba9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_7 value 0xbdea676f21b24f09, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x421 value 0x421
[info] opname=rd
[notice]Committing instruction "LUI x10, 1057" at 0x80011b84=>[0]0x80011b84 (0x421537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b84 mem-ID=0 size=4 element-size=4 type=Instruction data=37154200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b84 end_addr=0x80011b87
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x421000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b88
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x599 value 0x599
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 1433" at 0x80011b88=>[0]0x80011b88 (0x5995051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b88 mem-ID=0 size=4 element-size=4 type=Instruction data=1b059559
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b88 end_addr=0x80011b8b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x421599, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b8c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0x10" at 0x80011b8c=>[0]0x80011b8c (0x1051513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b8c mem-ID=0 size=4 element-size=4 type=Instruction data=13150501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b8c end_addr=0x80011b8f
[notice]retire dest stage: f, access: 0x14, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b90
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x445 value 0x445
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1093" at 0x80011b90=>[0]0x80011b90 (0x44550513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b90 mem-ID=0 size=4 element-size=4 type=Instruction data=13055544
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b90 end_addr=0x80011b93
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990445, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b94
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011b94=>[0]0x80011b94 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b94 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b94 end_addr=0x80011b97
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990445000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b98
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xed1 value 0xed1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -303" at 0x80011b98=>[0]0x80011b98 (0xed150513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b98 mem-ID=0 size=4 element-size=4 type=Instruction data=130515ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b98 end_addr=0x80011b9b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990444ed1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011b9c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011b9c=>[0]0x80011b9c (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011b9c mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011b9c end_addr=0x80011b9f
[notice]retire dest stage: 13, access: 0x1e, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990444ed1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3db value 0x3db
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 987" at 0x80011ba0=>[0]0x80011ba0 (0x3db50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba0 mem-ID=0 size=4 element-size=4 type=Instruction data=1305b53d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba0 end_addr=0x80011ba3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x4215990444ed13db, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef91d8430=>part 1 PA [0]0x1ef91d8430 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef91d8430=>part 1 PA [0]0x1ef91d8430 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef91d8430=>part 1 PA [0]0x1ef91d8430 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb8be4164
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1ef91d8430=>part 1 PA [0]0x1ef91d8430 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001ef91d8430 mem-ID=0 size=4 element-size=4 type=Data data=6441beb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ef91d8430 end_addr=0x1ef91d8433
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd4a6f8b8=>part 1 PA [0]0xd4a6f8b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd4a6f8b8=>part 1 PA [0]0xd4a6f8b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd4a6f8b8=>part 1 PA [0]0xd4a6f8b8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x62811890
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xd4a6f8b8=>part 1 PA [0]0xd4a6f8b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000000d4a6f8b8 mem-ID=0 size=4 element-size=4 type=Data data=90188162
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd4a6f8b8 end_addr=0xd4a6f8bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c900aeeb4=>part 1 PA [0]0x2c900aeeb4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c900aeeb4=>part 1 PA [0]0x2c900aeeb4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c900aeeb4=>part 1 PA [0]0x2c900aeeb4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc101c090
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c900aeeb4=>part 1 PA [0]0x2c900aeeb4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c900aeeb4 mem-ID=0 size=4 element-size=4 type=Data data=90c001c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c900aeeb4 end_addr=0x2c900aeeb7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c7d8da7f0=>part 1 PA [0]0x2c7d8da7f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c7d8da7f0=>part 1 PA [0]0x2c7d8da7f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c7d8da7f0=>part 1 PA [0]0x2c7d8da7f0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x78362440
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2c7d8da7f0=>part 1 PA [0]0x2c7d8da7f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c7d8da7f0 mem-ID=0 size=4 element-size=4 type=Data data=40243678
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c7d8da7f0 end_addr=0x2c7d8da7f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x271da17348=>part 1 PA [0]0x271da17348 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x271da17348=>part 1 PA [0]0x271da17348 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x271da17348=>part 1 PA [0]0x271da17348 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xff511d90
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x271da17348=>part 1 PA [0]0x271da17348 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000271da17348 mem-ID=0 size=4 element-size=4 type=Data data=901d51ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x271da17348 end_addr=0x271da1734b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xffe03b450=>part 1 PA [0]0xffe03b450 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xffe03b450=>part 1 PA [0]0xffe03b450 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xffe03b450=>part 1 PA [0]0xffe03b450 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x467d5ba4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xffe03b450=>part 1 PA [0]0xffe03b450 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000ffe03b450 mem-ID=0 size=4 element-size=4 type=Data data=a45b7d46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xffe03b450 end_addr=0xffe03b453
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591bd3f84=>part 1 PA [0]0x5591bd3f84 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591bd3f84=>part 1 PA [0]0x5591bd3f84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591bd3f84=>part 1 PA [0]0x5591bd3f84 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x8fed6dc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5591bd3f84=>part 1 PA [0]0x5591bd3f84 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005591bd3f84 mem-ID=0 size=4 element-size=4 type=Data data=dcd6fe08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5591bd3f84 end_addr=0x5591bd3f87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73669f62e4=>part 1 PA [0]0x73669f62e4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73669f62e4=>part 1 PA [0]0x73669f62e4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73669f62e4=>part 1 PA [0]0x73669f62e4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xca89cfcc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x73669f62e4=>part 1 PA [0]0x73669f62e4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073669f62e4 mem-ID=0 size=4 element-size=4 type=Data data=cccf89ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73669f62e4 end_addr=0x73669f62e7
[notice]Committing instruction "VLOXEI64.V v9, x10, v12, Vector result" at 0x80011ba4=>[0]0x80011ba4 (0xcc57487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba4 mem-ID=0 size=4 element-size=4 type=Instruction data=8774c50c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba4 end_addr=0x80011ba7
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ba8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x78362440c101c090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0x388deaff511d90, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0xca89cfcc2e3001ea, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v12, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v12 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0xcba918c70 alignment 4 data size 4 base value 0xcba918b7c
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x51191a23c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf4 size:0x1 Big endian:0x0 to memory:0x51191a23c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c0 mem-ID=0 size=1 element-size=1 type=Data data=f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c0 end_addr=0x51191a23c0
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x51191a23c1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c1 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c1 end_addr=0x51191a23c1
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x51191a23c2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c2 mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c2 end_addr=0x51191a23c2
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x51191a23c3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c3 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c3 end_addr=0x51191a23c3
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x51191a23c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c4 mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c4 end_addr=0x51191a23c4
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x51191a23c5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c5 mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c5 end_addr=0x51191a23c5
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x51191a23c6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c6 mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c6 end_addr=0x51191a23c6
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x51191a23c7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c7 mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c7 end_addr=0x51191a23c7
[notice]{DataBlock::Setup} allocate memory for value:0xd6 size:0x1 Big endian:0x0 to memory:0x51191a23c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c8 mem-ID=0 size=1 element-size=1 type=Data data=d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c8 end_addr=0x51191a23c8
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x51191a23c9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23c9 mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23c9 end_addr=0x51191a23c9
[notice]{DataBlock::Setup} allocate memory for value:0xe size:0x1 Big endian:0x0 to memory:0x51191a23ca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ca mem-ID=0 size=1 element-size=1 type=Data data=0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ca end_addr=0x51191a23ca
[notice]{DataBlock::Setup} allocate memory for value:0x7f size:0x1 Big endian:0x0 to memory:0x51191a23cb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23cb mem-ID=0 size=1 element-size=1 type=Data data=7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23cb end_addr=0x51191a23cb
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x1 Big endian:0x0 to memory:0x51191a23cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23cc mem-ID=0 size=1 element-size=1 type=Data data=13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23cc end_addr=0x51191a23cc
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x51191a23cd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23cd mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23cd end_addr=0x51191a23cd
[notice]{DataBlock::Setup} allocate memory for value:0xd7 size:0x1 Big endian:0x0 to memory:0x51191a23ce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ce mem-ID=0 size=1 element-size=1 type=Data data=d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ce end_addr=0x51191a23ce
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x51191a23cf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23cf mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23cf end_addr=0x51191a23cf
[notice]{DataBlock::Setup} allocate memory for value:0x36 size:0x1 Big endian:0x0 to memory:0x51191a23d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d0 mem-ID=0 size=1 element-size=1 type=Data data=36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d0 end_addr=0x51191a23d0
[notice]{DataBlock::Setup} allocate memory for value:0x12 size:0x1 Big endian:0x0 to memory:0x51191a23d1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d1 mem-ID=0 size=1 element-size=1 type=Data data=12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d1 end_addr=0x51191a23d1
[notice]{DataBlock::Setup} allocate memory for value:0xf5 size:0x1 Big endian:0x0 to memory:0x51191a23d2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d2 mem-ID=0 size=1 element-size=1 type=Data data=f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d2 end_addr=0x51191a23d2
[notice]{DataBlock::Setup} allocate memory for value:0x4d size:0x1 Big endian:0x0 to memory:0x51191a23d3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d3 mem-ID=0 size=1 element-size=1 type=Data data=4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d3 end_addr=0x51191a23d3
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x51191a23d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d4 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d4 end_addr=0x51191a23d4
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x51191a23d5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d5 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d5 end_addr=0x51191a23d5
[notice]{DataBlock::Setup} allocate memory for value:0x80 size:0x1 Big endian:0x0 to memory:0x51191a23d6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d6 mem-ID=0 size=1 element-size=1 type=Data data=80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d6 end_addr=0x51191a23d6
[notice]{DataBlock::Setup} allocate memory for value:0xb8 size:0x1 Big endian:0x0 to memory:0x51191a23d7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d7 mem-ID=0 size=1 element-size=1 type=Data data=b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d7 end_addr=0x51191a23d7
[notice]{DataBlock::Setup} allocate memory for value:0x92 size:0x1 Big endian:0x0 to memory:0x51191a23d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d8 mem-ID=0 size=1 element-size=1 type=Data data=92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d8 end_addr=0x51191a23d8
[notice]{DataBlock::Setup} allocate memory for value:0xb0 size:0x1 Big endian:0x0 to memory:0x51191a23d9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23d9 mem-ID=0 size=1 element-size=1 type=Data data=b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23d9 end_addr=0x51191a23d9
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x51191a23da bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23da mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23da end_addr=0x51191a23da
[notice]{DataBlock::Setup} allocate memory for value:0x60 size:0x1 Big endian:0x0 to memory:0x51191a23db bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23db mem-ID=0 size=1 element-size=1 type=Data data=60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23db end_addr=0x51191a23db
[notice]{DataBlock::Setup} allocate memory for value:0x6e size:0x1 Big endian:0x0 to memory:0x51191a23dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23dc mem-ID=0 size=1 element-size=1 type=Data data=6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23dc end_addr=0x51191a23dc
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x51191a23dd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23dd mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23dd end_addr=0x51191a23dd
[notice]{DataBlock::Setup} allocate memory for value:0x9b size:0x1 Big endian:0x0 to memory:0x51191a23de bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23de mem-ID=0 size=1 element-size=1 type=Data data=9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23de end_addr=0x51191a23de
[notice]{DataBlock::Setup} allocate memory for value:0x41 size:0x1 Big endian:0x0 to memory:0x51191a23df bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23df mem-ID=0 size=1 element-size=1 type=Data data=41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23df end_addr=0x51191a23df
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x51191a23e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e0 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e0 end_addr=0x51191a23e0
[notice]{DataBlock::Setup} allocate memory for value:0x3f size:0x1 Big endian:0x0 to memory:0x51191a23e1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e1 mem-ID=0 size=1 element-size=1 type=Data data=3f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e1 end_addr=0x51191a23e1
[notice]{DataBlock::Setup} allocate memory for value:0xc8 size:0x1 Big endian:0x0 to memory:0x51191a23e2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e2 mem-ID=0 size=1 element-size=1 type=Data data=c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e2 end_addr=0x51191a23e2
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x51191a23e3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e3 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e3 end_addr=0x51191a23e3
[notice]{DataBlock::Setup} allocate memory for value:0xfa size:0x1 Big endian:0x0 to memory:0x51191a23e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e4 mem-ID=0 size=1 element-size=1 type=Data data=fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e4 end_addr=0x51191a23e4
[notice]{DataBlock::Setup} allocate memory for value:0x40 size:0x1 Big endian:0x0 to memory:0x51191a23e5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e5 mem-ID=0 size=1 element-size=1 type=Data data=40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e5 end_addr=0x51191a23e5
[notice]{DataBlock::Setup} allocate memory for value:0x67 size:0x1 Big endian:0x0 to memory:0x51191a23e6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e6 mem-ID=0 size=1 element-size=1 type=Data data=67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e6 end_addr=0x51191a23e6
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x51191a23e7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e7 mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e7 end_addr=0x51191a23e7
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x51191a23e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e8 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e8 end_addr=0x51191a23e8
[notice]{DataBlock::Setup} allocate memory for value:0x32 size:0x1 Big endian:0x0 to memory:0x51191a23e9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23e9 mem-ID=0 size=1 element-size=1 type=Data data=32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23e9 end_addr=0x51191a23e9
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x51191a23ea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ea mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ea end_addr=0x51191a23ea
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x51191a23eb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23eb mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23eb end_addr=0x51191a23eb
[notice]{DataBlock::Setup} allocate memory for value:0xf size:0x1 Big endian:0x0 to memory:0x51191a23ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ec mem-ID=0 size=1 element-size=1 type=Data data=0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ec end_addr=0x51191a23ec
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x51191a23ed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ed mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ed end_addr=0x51191a23ed
[notice]{DataBlock::Setup} allocate memory for value:0x2d size:0x1 Big endian:0x0 to memory:0x51191a23ee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ee mem-ID=0 size=1 element-size=1 type=Data data=2d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ee end_addr=0x51191a23ee
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x51191a23ef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ef mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ef end_addr=0x51191a23ef
[notice]{DataBlock::Setup} allocate memory for value:0xda size:0x1 Big endian:0x0 to memory:0x51191a23f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f0 mem-ID=0 size=1 element-size=1 type=Data data=da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f0 end_addr=0x51191a23f0
[notice]{DataBlock::Setup} allocate memory for value:0x93 size:0x1 Big endian:0x0 to memory:0x51191a23f1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f1 mem-ID=0 size=1 element-size=1 type=Data data=93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f1 end_addr=0x51191a23f1
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x51191a23f2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f2 mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f2 end_addr=0x51191a23f2
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x51191a23f3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f3 mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f3 end_addr=0x51191a23f3
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x51191a23f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f4 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f4 end_addr=0x51191a23f4
[notice]{DataBlock::Setup} allocate memory for value:0xc7 size:0x1 Big endian:0x0 to memory:0x51191a23f5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f5 mem-ID=0 size=1 element-size=1 type=Data data=c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f5 end_addr=0x51191a23f5
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x51191a23f6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f6 mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f6 end_addr=0x51191a23f6
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x51191a23f7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f7 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f7 end_addr=0x51191a23f7
[notice]{DataBlock::Setup} allocate memory for value:0xa2 size:0x1 Big endian:0x0 to memory:0x51191a23f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f8 mem-ID=0 size=1 element-size=1 type=Data data=a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f8 end_addr=0x51191a23f8
[notice]{DataBlock::Setup} allocate memory for value:0xcb size:0x1 Big endian:0x0 to memory:0x51191a23f9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23f9 mem-ID=0 size=1 element-size=1 type=Data data=cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23f9 end_addr=0x51191a23f9
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x51191a23fa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23fa mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23fa end_addr=0x51191a23fa
[notice]{DataBlock::Setup} allocate memory for value:0x48 size:0x1 Big endian:0x0 to memory:0x51191a23fb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23fb mem-ID=0 size=1 element-size=1 type=Data data=48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23fb end_addr=0x51191a23fb
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x51191a23fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23fc mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23fc end_addr=0x51191a23fc
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x51191a23fd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23fd mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23fd end_addr=0x51191a23fd
[notice]{DataBlock::Setup} allocate memory for value:0x1f size:0x1 Big endian:0x0 to memory:0x51191a23fe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23fe mem-ID=0 size=1 element-size=1 type=Data data=1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23fe end_addr=0x51191a23fe
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x51191a23ff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000051191a23ff mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x51191a23ff end_addr=0x51191a23ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x29 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x288d value 0x288d
[info] opname=rd
[notice]Committing instruction "LUI x16, 10381" at 0x80011ba8=>[0]0x80011ba8 (0x288d837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ba8 mem-ID=0 size=4 element-size=4 type=Instruction data=37d88802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ba8 end_addr=0x80011bab
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x288d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8d1 value 0x8d1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, -1839" at 0x80011bac=>[0]0x80011bac (0x8d18081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bac mem-ID=0 size=4 element-size=4 type=Instruction data=1b08188d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bac end_addr=0x80011baf
[notice]retire dest stage: 17, access: 0xc, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x288c8d1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80011bb0=>[0]0x80011bb0 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb0 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb0 end_addr=0x80011bb3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x51191a2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3c0 value 0x3c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 960" at 0x80011bb4=>[0]0x80011bb4 (0x3c080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb4 mem-ID=0 size=4 element-size=4 type=Instruction data=1308083c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb4 end_addr=0x80011bb7
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x51191a23c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bb8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x16" at 0x80011bb8=>[0]0x80011bb8 (0x2880487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bb8 mem-ID=0 size=4 element-size=4 type=Instruction data=87048802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bb8 end_addr=0x80011bbb
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bbc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0xec648430145458f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x9bd7c3137f0eabd6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0xb88099144df51236, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0x419b966e6035b092, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0x826740fafbc83ffb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0x692dc30f7cfb32fb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x4901c7add02893da, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x301f06144861cba2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xcbb value 0xcbb
[info] opname=rd
[notice]Committing instruction "LUI x29, 3259" at 0x80011bbc=>[0]0x80011bbc (0xcbbeb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bbc mem-ID=0 size=4 element-size=4 type=Instruction data=b7becb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bbc end_addr=0x80011bbf
[notice]retire dest stage: 1b, access: 0x12, size: 1, type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xcbb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x919 value 0x919
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, -1767" at 0x80011bc0=>[0]0x80011bc0 (0x919e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e9e91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc0 end_addr=0x80011bc3
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xcba919, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x80011bc4=>[0]0x80011bc4 (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc4 mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc4 end_addr=0x80011bc7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xcba919000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bc8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb7c value 0xb7c
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -1156" at 0x80011bc8=>[0]0x80011bc8 (0xb7ce8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bc8 mem-ID=0 size=4 element-size=4 type=Instruction data=938eceb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bc8 end_addr=0x80011bcb
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0xcba918b7c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bcc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info] randomize the big data for "Random"
[info]{GenInstructionAgent::HandleNotification} new register initialization: v6
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c70=>part 1 PA [0]0xcba918c70 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c70=>part 1 PA [0]0xcba918c70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c70=>part 1 PA [0]0xcba918c70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c70=>part 1 PA [0]0xcba918c70 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918c70 mem-ID=0 size=4 element-size=4 type=Data data=8a48662e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918c70 end_addr=0xcba918c73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd4=>part 1 PA [0]0xcba918bd4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd4=>part 1 PA [0]0xcba918bd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd4=>part 1 PA [0]0xcba918bd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd4=>part 1 PA [0]0xcba918bd4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918bd4 mem-ID=0 size=4 element-size=4 type=Data data=5e380fdb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918bd4 end_addr=0xcba918bd7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd0=>part 1 PA [0]0xcba918bd0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd0=>part 1 PA [0]0xcba918bd0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd0=>part 1 PA [0]0xcba918bd0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bd0=>part 1 PA [0]0xcba918bd0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918bd0 mem-ID=0 size=4 element-size=4 type=Data data=3a5fbb66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918bd0 end_addr=0xcba918bd3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918b90=>part 1 PA [0]0xcba918b90 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918b90=>part 1 PA [0]0xcba918b90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918b90=>part 1 PA [0]0xcba918b90 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918b90=>part 1 PA [0]0xcba918b90 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918b90 mem-ID=0 size=4 element-size=4 type=Data data=ce85f843
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918b90 end_addr=0xcba918b93
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bac=>part 1 PA [0]0xcba918bac size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bac=>part 1 PA [0]0xcba918bac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bac=>part 1 PA [0]0xcba918bac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918bac=>part 1 PA [0]0xcba918bac size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918bac mem-ID=0 size=4 element-size=4 type=Data data=e346a1c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918bac end_addr=0xcba918baf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c00=>part 1 PA [0]0xcba918c00 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c00=>part 1 PA [0]0xcba918c00 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c00=>part 1 PA [0]0xcba918c00 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c00=>part 1 PA [0]0xcba918c00 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918c00 mem-ID=0 size=4 element-size=4 type=Data data=6094fcd5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918c00 end_addr=0xcba918c03
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918be0=>part 1 PA [0]0xcba918be0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918be0=>part 1 PA [0]0xcba918be0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918be0=>part 1 PA [0]0xcba918be0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918be0=>part 1 PA [0]0xcba918be0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918be0 mem-ID=0 size=4 element-size=4 type=Data data=c9a683cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918be0 end_addr=0xcba918be3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c68=>part 1 PA [0]0xcba918c68 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c68=>part 1 PA [0]0xcba918c68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c68=>part 1 PA [0]0xcba918c68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xcba918c68=>part 1 PA [0]0xcba918c68 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000cba918c68 mem-ID=0 size=4 element-size=4 type=Data data=49824dbf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xcba918c68 end_addr=0xcba918c6b
[notice]Committing instruction "VSUXEI8.V v6, x29, v9, Unmasked" at 0x80011bcc=>[0]0x80011bcc (0x69e8327) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bcc mem-ID=0 size=4 element-size=4 type=Instruction data=27839e06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bcc end_addr=0x80011bcf
[info]current source entropy:4, resource type: 0
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_0 initial value 0x37cc4a8df016775a
[SimApiHANDCAR::WriteRegister] v6_0 0x37cc4a8df016775a/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_1 initial value 0x3688f3da3d69c5ae
[SimApiHANDCAR::WriteRegister] v6_1 0x3688f3da3d69c5ae/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_2 initial value 0x38d3aa3f482c88f2
[SimApiHANDCAR::WriteRegister] v6_2 0x38d3aa3f482c88f2/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_3 initial value 0x318e3394d5b79d05
[SimApiHANDCAR::WriteRegister] v6_3 0x318e3394d5b79d05/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_4 initial value 0xf94dafafd9d8a0e9
[SimApiHANDCAR::WriteRegister] v6_4 0xf94dafafd9d8a0e9/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_5 initial value 0x63de4c4e9488ab12
[SimApiHANDCAR::WriteRegister] v6_5 0x63de4c4e9488ab12/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_6 initial value 0xa065e74cdd9ecf4d
[SimApiHANDCAR::WriteRegister] v6_6 0xa065e74cdd9ecf4d/0xffffffffffffffff
[info]{ GenInstructionAgent::SendInitsToISS} writing register v6_7 initial value 0xcc523342d4c4a45a
[SimApiHANDCAR::WriteRegister] v6_7 0xcc523342d4c4a45a/0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918c70
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918bd4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918bd0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918b90
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918bac
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918c00
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918be0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0xcba918c68
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x29 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 1
[info]Chosen random dependency constraint window: 1-20 resource index: 0 history limit: 32 resource type: GPR dep type: OnTarget
[info]Slide dependency window from the nearest to farthest, slot #2
[info]Slide dependency window from the nearest to farthest, slot #3
[info]Slide dependency window from the nearest to farthest, slot #4
[info]Slide dependency window from the nearest to farthest, slot #5
[info]Slide dependency window from the nearest to farthest, slot #6
[info]Slide dependency window from the nearest to farthest, slot #7
[info]Slide dependency window from the nearest to farthest, slot #8
[info]Slide dependency window from the nearest to farthest, slot #9
[info]Slide dependency window from the nearest to farthest, slot #10
[info]Slide dependency window from the nearest to farthest, slot #11
[info]Slide dependency window from the nearest to farthest, slot #12
[info]Slide dependency window from the nearest to farthest, slot #13
[info]Slide dependency window from the nearest to farthest, slot #14
[info]Slide dependency window from the nearest to farthest, slot #15
[info]Slide dependency window from the nearest to farthest, slot #16
[info]Slide dependency window from the nearest to farthest, slot #17
[info]Slide dependency window from the nearest to farthest, slot #18
[info]Slide dependency window from the nearest to farthest, slot #19
[info]Slide dependency window from the nearest to farthest, slot #20
[info]Not found random dependence resource, returning nullptr
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x65b19824b0 alignment 4 data size 4 base value 0x6568d8f87d
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x5a5aae8cc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x48bf2c33 size:0x4 Big endian:0x0 to memory:0x5a5aae8cc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cc0 mem-ID=0 size=4 element-size=4 type=Data data=332cbf48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cc0 end_addr=0x5a5aae8cc3
[notice]{DataBlock::Setup} allocate memory for value:0x311cb20f size:0x4 Big endian:0x0 to memory:0x5a5aae8cc4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cc4 mem-ID=0 size=4 element-size=4 type=Data data=0fb21c31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cc4 end_addr=0x5a5aae8cc7
[notice]{DataBlock::Setup} allocate memory for value:0xaa835ce3 size:0x4 Big endian:0x0 to memory:0x5a5aae8cc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cc8 mem-ID=0 size=4 element-size=4 type=Data data=e35c83aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cc8 end_addr=0x5a5aae8ccb
[notice]{DataBlock::Setup} allocate memory for value:0xaaa93faf size:0x4 Big endian:0x0 to memory:0x5a5aae8ccc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8ccc mem-ID=0 size=4 element-size=4 type=Data data=af3fa9aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8ccc end_addr=0x5a5aae8ccf
[notice]{DataBlock::Setup} allocate memory for value:0x5fbc5ea7 size:0x4 Big endian:0x0 to memory:0x5a5aae8cd0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cd0 mem-ID=0 size=4 element-size=4 type=Data data=a75ebc5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cd0 end_addr=0x5a5aae8cd3
[notice]{DataBlock::Setup} allocate memory for value:0xa952f20b size:0x4 Big endian:0x0 to memory:0x5a5aae8cd4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cd4 mem-ID=0 size=4 element-size=4 type=Data data=0bf252a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cd4 end_addr=0x5a5aae8cd7
[notice]{DataBlock::Setup} allocate memory for value:0x22dda82f size:0x4 Big endian:0x0 to memory:0x5a5aae8cd8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cd8 mem-ID=0 size=4 element-size=4 type=Data data=2fa8dd22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cd8 end_addr=0x5a5aae8cdb
[notice]{DataBlock::Setup} allocate memory for value:0x2f9a80b3 size:0x4 Big endian:0x0 to memory:0x5a5aae8cdc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cdc mem-ID=0 size=4 element-size=4 type=Data data=b3809a2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cdc end_addr=0x5a5aae8cdf
[notice]{DataBlock::Setup} allocate memory for value:0x4827a947 size:0x4 Big endian:0x0 to memory:0x5a5aae8ce0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8ce0 mem-ID=0 size=4 element-size=4 type=Data data=47a92748
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8ce0 end_addr=0x5a5aae8ce3
[notice]{DataBlock::Setup} allocate memory for value:0x907a7ac8 size:0x4 Big endian:0x0 to memory:0x5a5aae8ce4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8ce4 mem-ID=0 size=4 element-size=4 type=Data data=c87a7a90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8ce4 end_addr=0x5a5aae8ce7
[notice]{DataBlock::Setup} allocate memory for value:0x50628da8 size:0x4 Big endian:0x0 to memory:0x5a5aae8ce8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8ce8 mem-ID=0 size=4 element-size=4 type=Data data=a88d6250
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8ce8 end_addr=0x5a5aae8ceb
[notice]{DataBlock::Setup} allocate memory for value:0xd094333c size:0x4 Big endian:0x0 to memory:0x5a5aae8cec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cec mem-ID=0 size=4 element-size=4 type=Data data=3c3394d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cec end_addr=0x5a5aae8cef
[notice]{DataBlock::Setup} allocate memory for value:0x7bcb0025 size:0x4 Big endian:0x0 to memory:0x5a5aae8cf0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cf0 mem-ID=0 size=4 element-size=4 type=Data data=2500cb7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cf0 end_addr=0x5a5aae8cf3
[notice]{DataBlock::Setup} allocate memory for value:0x5a10182e size:0x4 Big endian:0x0 to memory:0x5a5aae8cf4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cf4 mem-ID=0 size=4 element-size=4 type=Data data=2e18105a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cf4 end_addr=0x5a5aae8cf7
[notice]{DataBlock::Setup} allocate memory for value:0x2f43767 size:0x4 Big endian:0x0 to memory:0x5a5aae8cf8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cf8 mem-ID=0 size=4 element-size=4 type=Data data=6737f402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cf8 end_addr=0x5a5aae8cfb
[notice]{DataBlock::Setup} allocate memory for value:0x1c12cf3f size:0x4 Big endian:0x0 to memory:0x5a5aae8cfc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005a5aae8cfc mem-ID=0 size=4 element-size=4 type=Data data=3fcf121c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5a5aae8cfc end_addr=0x5a5aae8cff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v18 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x23 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5a5b value 0x5a5b
[info] opname=rd
[notice]Committing instruction "LUI x4, 23131" at 0x80011bd0=>[0]0x80011bd0 (0x5a5b237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd0 mem-ID=0 size=4 element-size=4 type=Instruction data=37b2a505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd0 end_addr=0x80011bd3
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5a5b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xae9 value 0xae9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1303" at 0x80011bd4=>[0]0x80011bd4 (0xae92021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0292ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd4 end_addr=0x80011bd7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5a5aae9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bd8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80011bd8=>[0]0x80011bd8 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bd8 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bd8 end_addr=0x80011bdb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5a5aae9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bdc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -832" at 0x80011bdc=>[0]0x80011bdc (0xcc020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bdc mem-ID=0 size=4 element-size=4 type=Instruction data=130202cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bdc end_addr=0x80011bdf
[notice]retire dest stage: 3, access: 0x16, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x5a5aae8cc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x4" at 0x80011be0=>[0]0x80011be0 (0x2820907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be0 mem-ID=0 size=4 element-size=4 type=Instruction data=07098202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be0 end_addr=0x80011be3
[info]current source entropy:5, resource type: 0
[info]{AccessEntropy::UpdateState} Dest dependence turned OFF from Stable
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0x311cb20f48bf2c33, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0xaaa93fafaa835ce3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0xa952f20b5fbc5ea7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x2f9a80b322dda82f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_4 value 0x907a7ac84827a947, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_5 value 0xd094333c50628da8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_6 value 0x5a10182e7bcb0025, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_7 value 0x1c12cf3f02f43767, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x657 value 0x657
[info] opname=rd
[notice]Committing instruction "LUI x23, 1623" at 0x80011be4=>[0]0x80011be4 (0x657bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be4 mem-ID=0 size=4 element-size=4 type=Instruction data=b77b6500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be4 end_addr=0x80011be7
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x657000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011be8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8d9 value 0x8d9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -1831" at 0x80011be8=>[0]0x80011be8 (0x8d9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011be8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9b8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011be8 end_addr=0x80011beb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x6568d9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bec
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0x10" at 0x80011bec=>[0]0x80011bec (0x10b9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bec mem-ID=0 size=4 element-size=4 type=Instruction data=939b0b01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bec end_addr=0x80011bef
[notice]retire dest stage: 7, access: 0x9, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x6568d90000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x87d value 0x87d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -1923" at 0x80011bf0=>[0]0x80011bf0 (0x87db8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf0 mem-ID=0 size=4 element-size=4 type=Instruction data=938bdb87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf0 end_addr=0x80011bf3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0x6568d8f87d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65b19824b0=>part 1 PA [0]0x65b19824b0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65b19824b0=>part 1 PA [0]0x65b19824b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65b19824b0=>part 1 PA [0]0x65b19824b0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65b19824b0=>part 1 PA [0]0x65b19824b0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065b19824b0 mem-ID=0 size=4 element-size=4 type=Data data=b47a5286
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65b19824b0 end_addr=0x65b19824b3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6599f5aa8c=>part 1 PA [0]0x6599f5aa8c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6599f5aa8c=>part 1 PA [0]0x6599f5aa8c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6599f5aa8c=>part 1 PA [0]0x6599f5aa8c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6599f5aa8c=>part 1 PA [0]0x6599f5aa8c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006599f5aa8c mem-ID=0 size=4 element-size=4 type=Data data=8aabe0a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6599f5aa8c end_addr=0x6599f5aa8f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66135c5560=>part 1 PA [0]0x66135c5560 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66135c5560=>part 1 PA [0]0x66135c5560 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66135c5560=>part 1 PA [0]0x66135c5560 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66135c5560=>part 1 PA [0]0x66135c5560 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066135c5560 mem-ID=0 size=4 element-size=4 type=Data data=d9ec4926
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66135c5560 end_addr=0x66135c5563
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661382382c=>part 1 PA [0]0x661382382c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661382382c=>part 1 PA [0]0x661382382c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661382382c=>part 1 PA [0]0x661382382c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x661382382c=>part 1 PA [0]0x661382382c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000661382382c mem-ID=0 size=4 element-size=4 type=Data data=caf0e470
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x661382382c end_addr=0x661382382f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c8955724=>part 1 PA [0]0x65c8955724 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c8955724=>part 1 PA [0]0x65c8955724 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c8955724=>part 1 PA [0]0x65c8955724 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c8955724=>part 1 PA [0]0x65c8955724 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065c8955724 mem-ID=0 size=4 element-size=4 type=Data data=5684b7e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65c8955724 end_addr=0x65c8955727
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66122bea88=>part 1 PA [0]0x66122bea88 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66122bea88=>part 1 PA [0]0x66122bea88 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66122bea88=>part 1 PA [0]0x66122bea88 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66122bea88=>part 1 PA [0]0x66122bea88 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066122bea88 mem-ID=0 size=4 element-size=4 type=Data data=9a7a5f04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66122bea88 end_addr=0x66122bea8b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x658bb6a0ac=>part 1 PA [0]0x658bb6a0ac size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x658bb6a0ac=>part 1 PA [0]0x658bb6a0ac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x658bb6a0ac=>part 1 PA [0]0x658bb6a0ac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x658bb6a0ac=>part 1 PA [0]0x658bb6a0ac size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000658bb6a0ac mem-ID=0 size=4 element-size=4 type=Data data=867dfe32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x658bb6a0ac end_addr=0x658bb6a0af
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6598737930=>part 1 PA [0]0x6598737930 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6598737930=>part 1 PA [0]0x6598737930 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6598737930=>part 1 PA [0]0x6598737930 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6598737930=>part 1 PA [0]0x6598737930 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006598737930 mem-ID=0 size=4 element-size=4 type=Data data=d44c5886
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6598737930 end_addr=0x6598737933
[notice]Committing instruction "VSUXEI32.V v1, x23, v18, Vector result" at 0x80011bf4=>[0]0x80011bf4 (0x52be0a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf4 mem-ID=0 size=4 element-size=4 type=Instruction data=a7e02b05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf4 end_addr=0x80011bf7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bf8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66135c5560
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x661382382c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x65c8955724
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6598737930
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v18 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x23 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x41447ba050 alignment 4 data size 4 base value 0x41447b9f5b
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x653b423300 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xf5 size:0x1 Big endian:0x0 to memory:0x653b423300 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423300 mem-ID=0 size=1 element-size=1 type=Data data=f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423300 end_addr=0x653b423300
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x653b423301 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423301 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423301 end_addr=0x653b423301
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x653b423302 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423302 mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423302 end_addr=0x653b423302
[notice]{DataBlock::Setup} allocate memory for value:0xa1 size:0x1 Big endian:0x0 to memory:0x653b423303 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423303 mem-ID=0 size=1 element-size=1 type=Data data=a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423303 end_addr=0x653b423303
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x653b423304 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423304 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423304 end_addr=0x653b423304
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x653b423305 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423305 mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423305 end_addr=0x653b423305
[notice]{DataBlock::Setup} allocate memory for value:0xe1 size:0x1 Big endian:0x0 to memory:0x653b423306 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423306 mem-ID=0 size=1 element-size=1 type=Data data=e1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423306 end_addr=0x653b423306
[notice]{DataBlock::Setup} allocate memory for value:0x39 size:0x1 Big endian:0x0 to memory:0x653b423307 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423307 mem-ID=0 size=1 element-size=1 type=Data data=39
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423307 end_addr=0x653b423307
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x653b423308 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423308 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423308 end_addr=0x653b423308
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x653b423309 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423309 mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423309 end_addr=0x653b423309
[notice]{DataBlock::Setup} allocate memory for value:0xb5 size:0x1 Big endian:0x0 to memory:0x653b42330a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330a mem-ID=0 size=1 element-size=1 type=Data data=b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330a end_addr=0x653b42330a
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x653b42330b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330b mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330b end_addr=0x653b42330b
[notice]{DataBlock::Setup} allocate memory for value:0xa1 size:0x1 Big endian:0x0 to memory:0x653b42330c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330c mem-ID=0 size=1 element-size=1 type=Data data=a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330c end_addr=0x653b42330c
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x653b42330d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330d mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330d end_addr=0x653b42330d
[notice]{DataBlock::Setup} allocate memory for value:0xae size:0x1 Big endian:0x0 to memory:0x653b42330e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330e mem-ID=0 size=1 element-size=1 type=Data data=ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330e end_addr=0x653b42330e
[notice]{DataBlock::Setup} allocate memory for value:0x6a size:0x1 Big endian:0x0 to memory:0x653b42330f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42330f mem-ID=0 size=1 element-size=1 type=Data data=6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42330f end_addr=0x653b42330f
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x653b423310 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423310 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423310 end_addr=0x653b423310
[notice]{DataBlock::Setup} allocate memory for value:0x96 size:0x1 Big endian:0x0 to memory:0x653b423311 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423311 mem-ID=0 size=1 element-size=1 type=Data data=96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423311 end_addr=0x653b423311
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x653b423312 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423312 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423312 end_addr=0x653b423312
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x653b423313 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423313 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423313 end_addr=0x653b423313
[notice]{DataBlock::Setup} allocate memory for value:0x11 size:0x1 Big endian:0x0 to memory:0x653b423314 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423314 mem-ID=0 size=1 element-size=1 type=Data data=11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423314 end_addr=0x653b423314
[notice]{DataBlock::Setup} allocate memory for value:0xdd size:0x1 Big endian:0x0 to memory:0x653b423315 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423315 mem-ID=0 size=1 element-size=1 type=Data data=dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423315 end_addr=0x653b423315
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x653b423316 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423316 mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423316 end_addr=0x653b423316
[notice]{DataBlock::Setup} allocate memory for value:0xd3 size:0x1 Big endian:0x0 to memory:0x653b423317 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423317 mem-ID=0 size=1 element-size=1 type=Data data=d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423317 end_addr=0x653b423317
[notice]{DataBlock::Setup} allocate memory for value:0x91 size:0x1 Big endian:0x0 to memory:0x653b423318 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423318 mem-ID=0 size=1 element-size=1 type=Data data=91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423318 end_addr=0x653b423318
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x653b423319 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423319 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423319 end_addr=0x653b423319
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x653b42331a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331a mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331a end_addr=0x653b42331a
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x653b42331b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331b mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331b end_addr=0x653b42331b
[notice]{DataBlock::Setup} allocate memory for value:0xb4 size:0x1 Big endian:0x0 to memory:0x653b42331c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331c mem-ID=0 size=1 element-size=1 type=Data data=b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331c end_addr=0x653b42331c
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x653b42331d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331d mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331d end_addr=0x653b42331d
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x653b42331e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331e mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331e end_addr=0x653b42331e
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x653b42331f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42331f mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42331f end_addr=0x653b42331f
[notice]{DataBlock::Setup} allocate memory for value:0xb5 size:0x1 Big endian:0x0 to memory:0x653b423320 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423320 mem-ID=0 size=1 element-size=1 type=Data data=b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423320 end_addr=0x653b423320
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x653b423321 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423321 mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423321 end_addr=0x653b423321
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x653b423322 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423322 mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423322 end_addr=0x653b423322
[notice]{DataBlock::Setup} allocate memory for value:0xaf size:0x1 Big endian:0x0 to memory:0x653b423323 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423323 mem-ID=0 size=1 element-size=1 type=Data data=af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423323 end_addr=0x653b423323
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x653b423324 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423324 mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423324 end_addr=0x653b423324
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x653b423325 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423325 mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423325 end_addr=0x653b423325
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x653b423326 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423326 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423326 end_addr=0x653b423326
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x653b423327 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423327 mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423327 end_addr=0x653b423327
[notice]{DataBlock::Setup} allocate memory for value:0xe0 size:0x1 Big endian:0x0 to memory:0x653b423328 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423328 mem-ID=0 size=1 element-size=1 type=Data data=e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423328 end_addr=0x653b423328
[notice]{DataBlock::Setup} allocate memory for value:0xe3 size:0x1 Big endian:0x0 to memory:0x653b423329 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423329 mem-ID=0 size=1 element-size=1 type=Data data=e3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423329 end_addr=0x653b423329
[notice]{DataBlock::Setup} allocate memory for value:0x87 size:0x1 Big endian:0x0 to memory:0x653b42332a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332a mem-ID=0 size=1 element-size=1 type=Data data=87
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332a end_addr=0x653b42332a
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x653b42332b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332b mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332b end_addr=0x653b42332b
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x653b42332c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332c mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332c end_addr=0x653b42332c
[notice]{DataBlock::Setup} allocate memory for value:0xc1 size:0x1 Big endian:0x0 to memory:0x653b42332d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332d mem-ID=0 size=1 element-size=1 type=Data data=c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332d end_addr=0x653b42332d
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x653b42332e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332e mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332e end_addr=0x653b42332e
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x653b42332f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42332f mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42332f end_addr=0x653b42332f
[notice]{DataBlock::Setup} allocate memory for value:0x88 size:0x1 Big endian:0x0 to memory:0x653b423330 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423330 mem-ID=0 size=1 element-size=1 type=Data data=88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423330 end_addr=0x653b423330
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x653b423331 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423331 mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423331 end_addr=0x653b423331
[notice]{DataBlock::Setup} allocate memory for value:0x61 size:0x1 Big endian:0x0 to memory:0x653b423332 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423332 mem-ID=0 size=1 element-size=1 type=Data data=61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423332 end_addr=0x653b423332
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x653b423333 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423333 mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423333 end_addr=0x653b423333
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x653b423334 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423334 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423334 end_addr=0x653b423334
[notice]{DataBlock::Setup} allocate memory for value:0x0 size:0x1 Big endian:0x0 to memory:0x653b423335 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423335 mem-ID=0 size=1 element-size=1 type=Data data=00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423335 end_addr=0x653b423335
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x653b423336 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423336 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423336 end_addr=0x653b423336
[notice]{DataBlock::Setup} allocate memory for value:0xbd size:0x1 Big endian:0x0 to memory:0x653b423337 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423337 mem-ID=0 size=1 element-size=1 type=Data data=bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423337 end_addr=0x653b423337
[notice]{DataBlock::Setup} allocate memory for value:0x1b size:0x1 Big endian:0x0 to memory:0x653b423338 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423338 mem-ID=0 size=1 element-size=1 type=Data data=1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423338 end_addr=0x653b423338
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x653b423339 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b423339 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b423339 end_addr=0x653b423339
[notice]{DataBlock::Setup} allocate memory for value:0xb9 size:0x1 Big endian:0x0 to memory:0x653b42333a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333a mem-ID=0 size=1 element-size=1 type=Data data=b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333a end_addr=0x653b42333a
[notice]{DataBlock::Setup} allocate memory for value:0x6a size:0x1 Big endian:0x0 to memory:0x653b42333b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333b mem-ID=0 size=1 element-size=1 type=Data data=6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333b end_addr=0x653b42333b
[notice]{DataBlock::Setup} allocate memory for value:0x1b size:0x1 Big endian:0x0 to memory:0x653b42333c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333c mem-ID=0 size=1 element-size=1 type=Data data=1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333c end_addr=0x653b42333c
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x653b42333d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333d mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333d end_addr=0x653b42333d
[notice]{DataBlock::Setup} allocate memory for value:0x2f size:0x1 Big endian:0x0 to memory:0x653b42333e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333e mem-ID=0 size=1 element-size=1 type=Data data=2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333e end_addr=0x653b42333e
[notice]{DataBlock::Setup} allocate memory for value:0xed size:0x1 Big endian:0x0 to memory:0x653b42333f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000653b42333f mem-ID=0 size=1 element-size=1 type=Data data=ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x653b42333f end_addr=0x653b42333f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x653b value 0x653b
[info] opname=rd
[notice]Committing instruction "LUI x19, 25915" at 0x80011bf8=>[0]0x80011bf8 (0x653b9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bf8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b95306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bf8 end_addr=0x80011bfb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x653b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011bfc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x423 value 0x423
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 1059" at 0x80011bfc=>[0]0x80011bfc (0x4239899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011bfc mem-ID=0 size=4 element-size=4 type=Instruction data=9b893942
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011bfc end_addr=0x80011bff
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x653b423, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c00
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80011c00=>[0]0x80011c00 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c00 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c00 end_addr=0x80011c03
[notice]retire source stage: c, access: 0x6, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x653b423000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c04
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x300 value 0x300
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 768" at 0x80011c04=>[0]0x80011c04 (0x30098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c04 mem-ID=0 size=4 element-size=4 type=Instruction data=93890930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c04 end_addr=0x80011c07
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x653b423300, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c08
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x19" at 0x80011c08=>[0]0x80011c08 (0x2898f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c08 mem-ID=0 size=4 element-size=4 type=Instruction data=078f8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c08 end_addr=0x80011c0b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c0c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0x39e15d91a14539f5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0x6aae89a100b52938, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0xd37edd11dfa69658, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0x106f02b40c066291, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0x9824d452af022eb5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0x642ec1086187e3e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0xbde4002429612788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0xed2f8c1b6ab98c1b, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20a2 value 0x20a2
[info] opname=rd
[notice]Committing instruction "LUI x16, 8354" at 0x80011c0c=>[0]0x80011c0c (0x20a2837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c0c mem-ID=0 size=4 element-size=4 type=Instruction data=37280a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c0c end_addr=0x80011c0f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x20a2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c10
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3dd value 0x3dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 989" at 0x80011c10=>[0]0x80011c10 (0x3dd8081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c10 mem-ID=0 size=4 element-size=4 type=Instruction data=1b08d83d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c10 end_addr=0x80011c13
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x20a23dd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c14
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80011c14=>[0]0x80011c14 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c14 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c14 end_addr=0x80011c17
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x41447ba000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c18
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf5b value 0xf5b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -165" at 0x80011c18=>[0]0x80011c18 (0xf5b80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c18 mem-ID=0 size=4 element-size=4 type=Instruction data=1308b8f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c18 end_addr=0x80011c1b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x41447b9f5b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c1c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba050=>part 1 PA [0]0x41447ba050 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba050=>part 1 PA [0]0x41447ba050 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba050=>part 1 PA [0]0x41447ba050 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba050=>part 1 PA [0]0x41447ba050 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447ba050 mem-ID=0 size=4 element-size=4 type=Data data=4bf637bd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447ba050 end_addr=0x41447ba053
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9f94=>part 1 PA [0]0x41447b9f94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9f94=>part 1 PA [0]0x41447b9f94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9f94=>part 1 PA [0]0x41447b9f94 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb7bd81d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9f94=>part 1 PA [0]0x41447b9f94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447b9f94 mem-ID=0 size=4 element-size=4 type=Data data=d481bdb7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447b9f94 end_addr=0x41447b9f97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fa0=>part 1 PA [0]0x41447b9fa0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fa0=>part 1 PA [0]0x41447b9fa0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fa0=>part 1 PA [0]0x41447b9fa0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf3c133c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fa0=>part 1 PA [0]0x41447b9fa0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447b9fa0 mem-ID=0 size=4 element-size=4 type=Data data=c033c1f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447b9fa0 end_addr=0x41447b9fa3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9ffc=>part 1 PA [0]0x41447b9ffc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9ffc=>part 1 PA [0]0x41447b9ffc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9ffc=>part 1 PA [0]0x41447b9ffc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc7ebd48c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9ffc=>part 1 PA [0]0x41447b9ffc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447b9ffc mem-ID=0 size=4 element-size=4 type=Data data=8cd4ebc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447b9ffc end_addr=0x41447b9fff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fec=>part 1 PA [0]0x41447b9fec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fec=>part 1 PA [0]0x41447b9fec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fec=>part 1 PA [0]0x41447b9fec size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaca5d8b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fec=>part 1 PA [0]0x41447b9fec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447b9fec mem-ID=0 size=4 element-size=4 type=Data data=b4d8a5ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447b9fec end_addr=0x41447b9fef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fb8=>part 1 PA [0]0x41447b9fb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fb8=>part 1 PA [0]0x41447b9fb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fb8=>part 1 PA [0]0x41447b9fb8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9426fb38
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9fb8=>part 1 PA [0]0x41447b9fb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447b9fb8 mem-ID=0 size=4 element-size=4 type=Data data=38fb2694
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447b9fb8 end_addr=0x41447b9fbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba03c=>part 1 PA [0]0x41447ba03c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba03c=>part 1 PA [0]0x41447ba03c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba03c=>part 1 PA [0]0x41447ba03c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd09c4478
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447ba03c=>part 1 PA [0]0x41447ba03c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041447ba03c mem-ID=0 size=4 element-size=4 type=Data data=78449cd0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41447ba03c end_addr=0x41447ba03f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41447b9f94=>part 1 PA [0]0x41447b9f94 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VLOXEI8.V v28, x16, v30, Unmasked" at 0x80011c1c=>[0]0x80011c1c (0xfe80e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c1c mem-ID=0 size=4 element-size=4 type=Instruction data=070ee80f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c1c end_addr=0x80011c1f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c20
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_0 value 0xb7bd81d4bd37f64b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_1 value 0xc7ebd48cf3c133c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_2 value 0x9426fb38aca5d8b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v28_3 value 0xb7bd81d4d09c4478, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x53d164578c alignment 4 data size 4 base value 0x533e5df2a6
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x21cd328940 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x930664e6 size:0x4 Big endian:0x0 to memory:0x21cd328940 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328940 mem-ID=0 size=4 element-size=4 type=Data data=e6640693
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328940 end_addr=0x21cd328943
[notice]{DataBlock::Setup} allocate memory for value:0x6088d452 size:0x4 Big endian:0x0 to memory:0x21cd328944 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328944 mem-ID=0 size=4 element-size=4 type=Data data=52d48860
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328944 end_addr=0x21cd328947
[notice]{DataBlock::Setup} allocate memory for value:0x23e8d09a size:0x4 Big endian:0x0 to memory:0x21cd328948 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328948 mem-ID=0 size=4 element-size=4 type=Data data=9ad0e823
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328948 end_addr=0x21cd32894b
[notice]{DataBlock::Setup} allocate memory for value:0x955620ea size:0x4 Big endian:0x0 to memory:0x21cd32894c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd32894c mem-ID=0 size=4 element-size=4 type=Data data=ea205695
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd32894c end_addr=0x21cd32894f
[notice]{DataBlock::Setup} allocate memory for value:0x34ec6d32 size:0x4 Big endian:0x0 to memory:0x21cd328950 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328950 mem-ID=0 size=4 element-size=4 type=Data data=326dec34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328950 end_addr=0x21cd328953
[notice]{DataBlock::Setup} allocate memory for value:0xd4cd87ca size:0x4 Big endian:0x0 to memory:0x21cd328954 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328954 mem-ID=0 size=4 element-size=4 type=Data data=ca87cdd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328954 end_addr=0x21cd328957
[notice]{DataBlock::Setup} allocate memory for value:0xc9360132 size:0x4 Big endian:0x0 to memory:0x21cd328958 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328958 mem-ID=0 size=4 element-size=4 type=Data data=320136c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328958 end_addr=0x21cd32895b
[notice]{DataBlock::Setup} allocate memory for value:0xd4db4bc6 size:0x4 Big endian:0x0 to memory:0x21cd32895c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd32895c mem-ID=0 size=4 element-size=4 type=Data data=c64bdbd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd32895c end_addr=0x21cd32895f
[notice]{DataBlock::Setup} allocate memory for value:0x21c14e33 size:0x4 Big endian:0x0 to memory:0x21cd328960 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328960 mem-ID=0 size=4 element-size=4 type=Data data=334ec121
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328960 end_addr=0x21cd328963
[notice]{DataBlock::Setup} allocate memory for value:0xc39b4fee size:0x4 Big endian:0x0 to memory:0x21cd328964 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328964 mem-ID=0 size=4 element-size=4 type=Data data=ee4f9bc3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328964 end_addr=0x21cd328967
[notice]{DataBlock::Setup} allocate memory for value:0x76aae241 size:0x4 Big endian:0x0 to memory:0x21cd328968 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328968 mem-ID=0 size=4 element-size=4 type=Data data=41e2aa76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328968 end_addr=0x21cd32896b
[notice]{DataBlock::Setup} allocate memory for value:0xf6a9a23 size:0x4 Big endian:0x0 to memory:0x21cd32896c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd32896c mem-ID=0 size=4 element-size=4 type=Data data=239a6a0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd32896c end_addr=0x21cd32896f
[notice]{DataBlock::Setup} allocate memory for value:0x8405f5d0 size:0x4 Big endian:0x0 to memory:0x21cd328970 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328970 mem-ID=0 size=4 element-size=4 type=Data data=d0f50584
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328970 end_addr=0x21cd328973
[notice]{DataBlock::Setup} allocate memory for value:0x6ab3b4f7 size:0x4 Big endian:0x0 to memory:0x21cd328974 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328974 mem-ID=0 size=4 element-size=4 type=Data data=f7b4b36a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328974 end_addr=0x21cd328977
[notice]{DataBlock::Setup} allocate memory for value:0x80ee521d size:0x4 Big endian:0x0 to memory:0x21cd328978 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd328978 mem-ID=0 size=4 element-size=4 type=Data data=1d52ee80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd328978 end_addr=0x21cd32897b
[notice]{DataBlock::Setup} allocate memory for value:0x6fcbfba4 size:0x4 Big endian:0x0 to memory:0x21cd32897c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021cd32897c mem-ID=0 size=4 element-size=4 type=Data data=a4fbcb6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21cd32897c end_addr=0x21cd32897f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v9, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v9 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x21cd value 0x21cd
[info] opname=rd
[notice]Committing instruction "LUI x20, 8653" at 0x80011c20=>[0]0x80011c20 (0x21cda37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c20 mem-ID=0 size=4 element-size=4 type=Instruction data=37da1c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c20 end_addr=0x80011c23
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x21cd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c24
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x329 value 0x329
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 809" at 0x80011c24=>[0]0x80011c24 (0x329a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c24 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9a32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c24 end_addr=0x80011c27
[notice]retire source stage: 15, access: 0xa, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x21cd329, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c28
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011c28=>[0]0x80011c28 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c28 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c28 end_addr=0x80011c2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x21cd329000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c2c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x940 value 0x940
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1728" at 0x80011c2c=>[0]0x80011c2c (0x940a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c2c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c2c end_addr=0x80011c2f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x21cd328940, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c30
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x20" at 0x80011c30=>[0]0x80011c30 (0x28a0487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c30 mem-ID=0 size=4 element-size=4 type=Instruction data=87048a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c30 end_addr=0x80011c33
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c34
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_0 value 0x6088d452930664e6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_1 value 0x955620ea23e8d09a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_2 value 0xd4cd87ca34ec6d32, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_3 value 0xd4db4bc6c9360132, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_4 value 0xc39b4fee21c14e33, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_5 value 0xf6a9a2376aae241, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_6 value 0x6ab3b4f78405f5d0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v9_7 value 0x6fcbfba480ee521d, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x533e value 0x533e
[info] opname=rd
[notice]Committing instruction "LUI x2, 21310" at 0x80011c34=>[0]0x80011c34 (0x533e137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c34 mem-ID=0 size=4 element-size=4 type=Instruction data=37e13305
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c34 end_addr=0x80011c37
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x533e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c38
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5df value 0x5df
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1503" at 0x80011c38=>[0]0x80011c38 (0x5df1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c38 mem-ID=0 size=4 element-size=4 type=Instruction data=1b01f15d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c38 end_addr=0x80011c3b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x533e5df, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c3c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011c3c=>[0]0x80011c3c (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c3c mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c3c end_addr=0x80011c3f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x533e5df000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c40
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2a6 value 0x2a6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 678" at 0x80011c40=>[0]0x80011c40 (0x2a610113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c40 mem-ID=0 size=4 element-size=4 type=Instruction data=1301612a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c40 end_addr=0x80011c43
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x533e5df2a6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c44
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d164578c=>part 1 PA [0]0x53d164578c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d164578c=>part 1 PA [0]0x53d164578c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d164578c=>part 1 PA [0]0x53d164578c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x49f07ff4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d164578c=>part 1 PA [0]0x53d164578c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053d164578c mem-ID=0 size=4 element-size=4 type=Data data=f47ff049
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53d164578c end_addr=0x53d164578f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x539ee6c6f8=>part 1 PA [0]0x539ee6c6f8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x539ee6c6f8=>part 1 PA [0]0x539ee6c6f8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x539ee6c6f8=>part 1 PA [0]0x539ee6c6f8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1230d534
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x539ee6c6f8=>part 1 PA [0]0x539ee6c6f8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000539ee6c6f8 mem-ID=0 size=4 element-size=4 type=Data data=34d53012
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x539ee6c6f8 end_addr=0x539ee6c6fb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x536246c340=>part 1 PA [0]0x536246c340 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x536246c340=>part 1 PA [0]0x536246c340 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x536246c340=>part 1 PA [0]0x536246c340 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9be867d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x536246c340=>part 1 PA [0]0x536246c340 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000536246c340 mem-ID=0 size=4 element-size=4 type=Data data=d467e89b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x536246c340 end_addr=0x536246c343
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d3b41390=>part 1 PA [0]0x53d3b41390 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d3b41390=>part 1 PA [0]0x53d3b41390 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d3b41390=>part 1 PA [0]0x53d3b41390 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcc7cfdec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53d3b41390=>part 1 PA [0]0x53d3b41390 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053d3b41390 mem-ID=0 size=4 element-size=4 type=Data data=ecfd7ccc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53d3b41390 end_addr=0x53d3b41393
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53734a5fd8=>part 1 PA [0]0x53734a5fd8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53734a5fd8=>part 1 PA [0]0x53734a5fd8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53734a5fd8=>part 1 PA [0]0x53734a5fd8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xb6b61cec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53734a5fd8=>part 1 PA [0]0x53734a5fd8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053734a5fd8 mem-ID=0 size=4 element-size=4 type=Data data=ec1cb6b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53734a5fd8 end_addr=0x53734a5fdb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54132b7a70=>part 1 PA [0]0x54132b7a70 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54132b7a70=>part 1 PA [0]0x54132b7a70 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54132b7a70=>part 1 PA [0]0x54132b7a70 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x935cd1e8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x54132b7a70=>part 1 PA [0]0x54132b7a70 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054132b7a70 mem-ID=0 size=4 element-size=4 type=Data data=e8d15c93
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54132b7a70 end_addr=0x54132b7a73
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x540793f3d8=>part 1 PA [0]0x540793f3d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x540793f3d8=>part 1 PA [0]0x540793f3d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x540793f3d8=>part 1 PA [0]0x540793f3d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa07a0074
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x540793f3d8=>part 1 PA [0]0x540793f3d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000540793f3d8 mem-ID=0 size=4 element-size=4 type=Data data=74007aa0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x540793f3d8 end_addr=0x540793f3db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5413393e6c=>part 1 PA [0]0x5413393e6c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5413393e6c=>part 1 PA [0]0x5413393e6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5413393e6c=>part 1 PA [0]0x5413393e6c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4f97fdf4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5413393e6c=>part 1 PA [0]0x5413393e6c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005413393e6c mem-ID=0 size=4 element-size=4 type=Data data=f4fd974f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5413393e6c end_addr=0x5413393e6f
[notice]Committing instruction "VLUXEI32.V v18, x2, v9, Vector result" at 0x80011c44=>[0]0x80011c44 (0x4916907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c44 mem-ID=0 size=4 element-size=4 type=Instruction data=07699104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c44 end_addr=0x80011c47
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c48
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0xcc7cfdec9be867d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0xa952f20bb6b61cec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x4f97fdf422dda82f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v9, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v9 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x76e664aa98 alignment 4 data size 4 base value 0xb39b8a76dfabdd0e
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x304c248300 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4c64760006b8cd8a size:0x8 Big endian:0x0 to memory:0x304c248300 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248300 mem-ID=0 size=8 element-size=8 type=Data data=8acdb8060076644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248300 end_addr=0x304c248307
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475f38c561e5a size:0x8 Big endian:0x0 to memory:0x304c248308 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248308 mem-ID=0 size=8 element-size=8 type=Data data=5a1e568cf375644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248308 end_addr=0x304c24830f
[notice]{DataBlock::Setup} allocate memory for value:0x4c64758bae30e9e2 size:0x8 Big endian:0x0 to memory:0x304c248310 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248310 mem-ID=0 size=8 element-size=8 type=Data data=e2e930ae8b75644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248310 end_addr=0x304c248317
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475c6e00a0052 size:0x8 Big endian:0x0 to memory:0x304c248318 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248318 mem-ID=0 size=8 element-size=8 type=Data data=52000ae0c675644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248318 end_addr=0x304c24831f
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475b4d3a85d42 size:0x8 Big endian:0x0 to memory:0x304c248320 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248320 mem-ID=0 size=8 element-size=8 type=Data data=425da8d3b475644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248320 end_addr=0x304c248327
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475b4b2ee6706 size:0x8 Big endian:0x0 to memory:0x304c248328 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248328 mem-ID=0 size=8 element-size=8 type=Data data=0667eeb2b475644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248328 end_addr=0x304c24832f
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475f6927e51c2 size:0x8 Big endian:0x0 to memory:0x304c248330 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248330 mem-ID=0 size=8 element-size=8 type=Data data=c2517e92f675644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248330 end_addr=0x304c248337
[notice]{DataBlock::Setup} allocate memory for value:0x4c6475b16de51b02 size:0x8 Big endian:0x0 to memory:0x304c248338 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000304c248338 mem-ID=0 size=8 element-size=8 type=Data data=021be56db175644c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x304c248338 end_addr=0x304c24833f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x5 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x60a value 0x60a
[info] opname=rd
[notice]Committing instruction "LUI x19, 1546" at 0x80011c48=>[0]0x80011c48 (0x60a9b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c48 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a96000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c48 end_addr=0x80011c4b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x60a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c4c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x849 value 0x849
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, -1975" at 0x80011c4c=>[0]0x80011c4c (0x8499899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c4c mem-ID=0 size=4 element-size=4 type=Instruction data=9b899984
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c4c end_addr=0x80011c4f
[notice]retire source stage: 1f, access: 0x1d, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x609849, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c50
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xf" at 0x80011c50=>[0]0x80011c50 (0xf99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c50 mem-ID=0 size=4 element-size=4 type=Instruction data=9399f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c50 end_addr=0x80011c53
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x304c248000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c54
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x300 value 0x300
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 768" at 0x80011c54=>[0]0x80011c54 (0x30098993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c54 mem-ID=0 size=4 element-size=4 type=Instruction data=93890930
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c54 end_addr=0x80011c57
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x19 value 0x304c248300, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c58
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x19" at 0x80011c58=>[0]0x80011c58 (0x2898807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c58 mem-ID=0 size=4 element-size=4 type=Instruction data=07888902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c58 end_addr=0x80011c5b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c5c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0x4c64760006b8cd8a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x4c6475f38c561e5a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x4c64758bae30e9e2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x4c6475c6e00a0052, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0x4c6475b4d3a85d42, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0x4c6475b4b2ee6706, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0x4c6475f6927e51c2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0x4c6475b16de51b02, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x59d value 0x59d
[info] opname=rd
[notice]Committing instruction "LUI x5, 1437" at 0x80011c5c=>[0]0x80011c5c (0x59d2b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c5c mem-ID=0 size=4 element-size=4 type=Instruction data=b7d25900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c5c end_addr=0x80011c5f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c60
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdc5 value 0xdc5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -571" at 0x80011c60=>[0]0x80011c60 (0xdc52829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c60 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8252dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c60 end_addr=0x80011c63
[notice]retire source stage: 4, access: 0x4, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59cdc5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c64
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80011c64=>[0]0x80011c64 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c64 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c64 end_addr=0x80011c67
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59cdc5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c68
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b7 value 0x3b7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, 951" at 0x80011c68=>[0]0x80011c68 (0x3b728293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c68 mem-ID=0 size=4 element-size=4 type=Instruction data=9382723b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c68 end_addr=0x80011c6b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59cdc53b7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c6c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0x10" at 0x80011c6c=>[0]0x80011c6c (0x1029293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c6c mem-ID=0 size=4 element-size=4 type=Instruction data=93920201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c6c end_addr=0x80011c6f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59cdc53b70000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c70
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd5f value 0xd5f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -673" at 0x80011c70=>[0]0x80011c70 (0xd5f28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c70 mem-ID=0 size=4 element-size=4 type=Instruction data=9382f2d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c70 end_addr=0x80011c73
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x59cdc53b6fd5f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c74
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x80011c74=>[0]0x80011c74 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c74 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c74 end_addr=0x80011c77
[notice]retire source stage: 9, access: 0x17, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xb39b8a76dfabe000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c78
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd0e value 0xd0e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -754" at 0x80011c78=>[0]0x80011c78 (0xd0e28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c78 mem-ID=0 size=4 element-size=4 type=Instruction data=9382e2d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c78 end_addr=0x80011c7b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0xb39b8a76dfabdd0e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c7c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76e664aa98=>part 1 PA [0]0x76e664aa98 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76e664aa98=>part 1 PA [0]0x76e664aa98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76e664aa98=>part 1 PA [0]0x76e664aa98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x76e664aa98=>part 1 PA [0]0x76e664aa98 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000076e664aa98 mem-ID=0 size=4 element-size=4 type=Data data=53d0b854
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x76e664aa98 end_addr=0x76e664aa9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a6c01fb68=>part 1 PA [0]0x6a6c01fb68 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a6c01fb68=>part 1 PA [0]0x6a6c01fb68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a6c01fb68=>part 1 PA [0]0x6a6c01fb68 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6a6c01fb68=>part 1 PA [0]0x6a6c01fb68 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a6c01fb68 mem-ID=0 size=4 element-size=4 type=Data data=7920c5aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a6c01fb68 end_addr=0x6a6c01fb6b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28ddcc6f0=>part 1 PA [0]0x28ddcc6f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28ddcc6f0=>part 1 PA [0]0x28ddcc6f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28ddcc6f0=>part 1 PA [0]0x28ddcc6f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x28ddcc6f0=>part 1 PA [0]0x28ddcc6f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000028ddcc6f0 mem-ID=0 size=4 element-size=4 type=Data data=f5a24c29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x28ddcc6f0 end_addr=0x28ddcc6f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dbfb5dd60=>part 1 PA [0]0x3dbfb5dd60 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dbfb5dd60=>part 1 PA [0]0x3dbfb5dd60 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dbfb5dd60=>part 1 PA [0]0x3dbfb5dd60 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3dbfb5dd60=>part 1 PA [0]0x3dbfb5dd60 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003dbfb5dd60 mem-ID=0 size=4 element-size=4 type=Data data=3a380012
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3dbfb5dd60 end_addr=0x3dbfb5dd63
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bb3543a50=>part 1 PA [0]0x2bb3543a50 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bb3543a50=>part 1 PA [0]0x2bb3543a50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bb3543a50=>part 1 PA [0]0x2bb3543a50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2bb3543a50=>part 1 PA [0]0x2bb3543a50 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002bb3543a50 mem-ID=0 size=4 element-size=4 type=Data data=6341b0d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2bb3543a50 end_addr=0x2bb3543a53
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b929a4414=>part 1 PA [0]0x2b929a4414 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b929a4414=>part 1 PA [0]0x2b929a4414 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b929a4414=>part 1 PA [0]0x2b929a4414 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b929a4414=>part 1 PA [0]0x2b929a4414 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b929a4414 mem-ID=0 size=4 element-size=4 type=Data data=642b268b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b929a4414 end_addr=0x2b929a4417
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d722a2ed0=>part 1 PA [0]0x6d722a2ed0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d722a2ed0=>part 1 PA [0]0x6d722a2ed0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d722a2ed0=>part 1 PA [0]0x6d722a2ed0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d722a2ed0=>part 1 PA [0]0x6d722a2ed0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d722a2ed0 mem-ID=0 size=4 element-size=4 type=Data data=fa22806e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d722a2ed0 end_addr=0x6d722a2ed3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284d90f810=>part 1 PA [0]0x284d90f810 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284d90f810=>part 1 PA [0]0x284d90f810 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284d90f810=>part 1 PA [0]0x284d90f810 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x284d90f810=>part 1 PA [0]0x284d90f810 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000284d90f810 mem-ID=0 size=4 element-size=4 type=Data data=c5ffdde0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x284d90f810 end_addr=0x284d90f813
[notice]Committing instruction "VSOXEI64.V v14, x5, v16, Vector result" at 0x80011c7c=>[0]0x80011c7c (0xd02f727) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c7c mem-ID=0 size=4 element-size=4 type=Instruction data=27f7020d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c7c end_addr=0x80011c7f
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c80
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x28ddcc6f0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3dbfb5dd60
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2bb3543a50
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x284d90f810
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x5 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6cd281eb50 alignment 4 data size 4 base value 0x6cd281eae0
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1b9cc48c40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x1b9cc48c40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c40 mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c40 end_addr=0x1b9cc48c40
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x1b9cc48c41 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c41 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c41 end_addr=0x1b9cc48c41
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x1b9cc48c42 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c42 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c42 end_addr=0x1b9cc48c42
[notice]{DataBlock::Setup} allocate memory for value:0x4 size:0x1 Big endian:0x0 to memory:0x1b9cc48c43 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c43 mem-ID=0 size=1 element-size=1 type=Data data=04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c43 end_addr=0x1b9cc48c43
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x1b9cc48c44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c44 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c44 end_addr=0x1b9cc48c44
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x1b9cc48c45 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c45 mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c45 end_addr=0x1b9cc48c45
[notice]{DataBlock::Setup} allocate memory for value:0x80 size:0x1 Big endian:0x0 to memory:0x1b9cc48c46 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c46 mem-ID=0 size=1 element-size=1 type=Data data=80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c46 end_addr=0x1b9cc48c46
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x1b9cc48c47 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c47 mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c47 end_addr=0x1b9cc48c47
[notice]{DataBlock::Setup} allocate memory for value:0x45 size:0x1 Big endian:0x0 to memory:0x1b9cc48c48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c48 mem-ID=0 size=1 element-size=1 type=Data data=45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c48 end_addr=0x1b9cc48c48
[notice]{DataBlock::Setup} allocate memory for value:0x7d size:0x1 Big endian:0x0 to memory:0x1b9cc48c49 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c49 mem-ID=0 size=1 element-size=1 type=Data data=7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c49 end_addr=0x1b9cc48c49
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x1b9cc48c4a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4a mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4a end_addr=0x1b9cc48c4a
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x1b9cc48c4b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4b mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4b end_addr=0x1b9cc48c4b
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x1b9cc48c4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4c mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4c end_addr=0x1b9cc48c4c
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x1b9cc48c4d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4d mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4d end_addr=0x1b9cc48c4d
[notice]{DataBlock::Setup} allocate memory for value:0x84 size:0x1 Big endian:0x0 to memory:0x1b9cc48c4e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4e mem-ID=0 size=1 element-size=1 type=Data data=84
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4e end_addr=0x1b9cc48c4e
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x1b9cc48c4f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c4f mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c4f end_addr=0x1b9cc48c4f
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x1b9cc48c50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c50 mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c50 end_addr=0x1b9cc48c50
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x1b9cc48c51 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c51 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c51 end_addr=0x1b9cc48c51
[notice]{DataBlock::Setup} allocate memory for value:0x74 size:0x1 Big endian:0x0 to memory:0x1b9cc48c52 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c52 mem-ID=0 size=1 element-size=1 type=Data data=74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c52 end_addr=0x1b9cc48c52
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x1b9cc48c53 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c53 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c53 end_addr=0x1b9cc48c53
[notice]{DataBlock::Setup} allocate memory for value:0xae size:0x1 Big endian:0x0 to memory:0x1b9cc48c54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c54 mem-ID=0 size=1 element-size=1 type=Data data=ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c54 end_addr=0x1b9cc48c54
[notice]{DataBlock::Setup} allocate memory for value:0xfd size:0x1 Big endian:0x0 to memory:0x1b9cc48c55 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c55 mem-ID=0 size=1 element-size=1 type=Data data=fd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c55 end_addr=0x1b9cc48c55
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x1b9cc48c56 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c56 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c56 end_addr=0x1b9cc48c56
[notice]{DataBlock::Setup} allocate memory for value:0x50 size:0x1 Big endian:0x0 to memory:0x1b9cc48c57 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c57 mem-ID=0 size=1 element-size=1 type=Data data=50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c57 end_addr=0x1b9cc48c57
[notice]{DataBlock::Setup} allocate memory for value:0xd9 size:0x1 Big endian:0x0 to memory:0x1b9cc48c58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c58 mem-ID=0 size=1 element-size=1 type=Data data=d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c58 end_addr=0x1b9cc48c58
[notice]{DataBlock::Setup} allocate memory for value:0xbf size:0x1 Big endian:0x0 to memory:0x1b9cc48c59 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c59 mem-ID=0 size=1 element-size=1 type=Data data=bf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c59 end_addr=0x1b9cc48c59
[notice]{DataBlock::Setup} allocate memory for value:0xb6 size:0x1 Big endian:0x0 to memory:0x1b9cc48c5a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5a mem-ID=0 size=1 element-size=1 type=Data data=b6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5a end_addr=0x1b9cc48c5a
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x1b9cc48c5b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5b mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5b end_addr=0x1b9cc48c5b
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x1b9cc48c5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5c mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5c end_addr=0x1b9cc48c5c
[notice]{DataBlock::Setup} allocate memory for value:0x68 size:0x1 Big endian:0x0 to memory:0x1b9cc48c5d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5d mem-ID=0 size=1 element-size=1 type=Data data=68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5d end_addr=0x1b9cc48c5d
[notice]{DataBlock::Setup} allocate memory for value:0x73 size:0x1 Big endian:0x0 to memory:0x1b9cc48c5e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5e mem-ID=0 size=1 element-size=1 type=Data data=73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5e end_addr=0x1b9cc48c5e
[notice]{DataBlock::Setup} allocate memory for value:0x32 size:0x1 Big endian:0x0 to memory:0x1b9cc48c5f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c5f mem-ID=0 size=1 element-size=1 type=Data data=32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c5f end_addr=0x1b9cc48c5f
[notice]{DataBlock::Setup} allocate memory for value:0x94 size:0x1 Big endian:0x0 to memory:0x1b9cc48c60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c60 mem-ID=0 size=1 element-size=1 type=Data data=94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c60 end_addr=0x1b9cc48c60
[notice]{DataBlock::Setup} allocate memory for value:0xcd size:0x1 Big endian:0x0 to memory:0x1b9cc48c61 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c61 mem-ID=0 size=1 element-size=1 type=Data data=cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c61 end_addr=0x1b9cc48c61
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x1b9cc48c62 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c62 mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c62 end_addr=0x1b9cc48c62
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x1b9cc48c63 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c63 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c63 end_addr=0x1b9cc48c63
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x1b9cc48c64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c64 mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c64 end_addr=0x1b9cc48c64
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x1b9cc48c65 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c65 mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c65 end_addr=0x1b9cc48c65
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x1b9cc48c66 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c66 mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c66 end_addr=0x1b9cc48c66
[notice]{DataBlock::Setup} allocate memory for value:0x2f size:0x1 Big endian:0x0 to memory:0x1b9cc48c67 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c67 mem-ID=0 size=1 element-size=1 type=Data data=2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c67 end_addr=0x1b9cc48c67
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x1b9cc48c68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c68 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c68 end_addr=0x1b9cc48c68
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x1b9cc48c69 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c69 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c69 end_addr=0x1b9cc48c69
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x1b9cc48c6a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6a mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6a end_addr=0x1b9cc48c6a
[notice]{DataBlock::Setup} allocate memory for value:0x83 size:0x1 Big endian:0x0 to memory:0x1b9cc48c6b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6b mem-ID=0 size=1 element-size=1 type=Data data=83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6b end_addr=0x1b9cc48c6b
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x1b9cc48c6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6c mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6c end_addr=0x1b9cc48c6c
[notice]{DataBlock::Setup} allocate memory for value:0x95 size:0x1 Big endian:0x0 to memory:0x1b9cc48c6d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6d mem-ID=0 size=1 element-size=1 type=Data data=95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6d end_addr=0x1b9cc48c6d
[notice]{DataBlock::Setup} allocate memory for value:0xd0 size:0x1 Big endian:0x0 to memory:0x1b9cc48c6e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6e mem-ID=0 size=1 element-size=1 type=Data data=d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6e end_addr=0x1b9cc48c6e
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x1b9cc48c6f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c6f mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c6f end_addr=0x1b9cc48c6f
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x1b9cc48c70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c70 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c70 end_addr=0x1b9cc48c70
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x1b9cc48c71 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c71 mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c71 end_addr=0x1b9cc48c71
[notice]{DataBlock::Setup} allocate memory for value:0xa6 size:0x1 Big endian:0x0 to memory:0x1b9cc48c72 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c72 mem-ID=0 size=1 element-size=1 type=Data data=a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c72 end_addr=0x1b9cc48c72
[notice]{DataBlock::Setup} allocate memory for value:0x2e size:0x1 Big endian:0x0 to memory:0x1b9cc48c73 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c73 mem-ID=0 size=1 element-size=1 type=Data data=2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c73 end_addr=0x1b9cc48c73
[notice]{DataBlock::Setup} allocate memory for value:0x4b size:0x1 Big endian:0x0 to memory:0x1b9cc48c74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c74 mem-ID=0 size=1 element-size=1 type=Data data=4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c74 end_addr=0x1b9cc48c74
[notice]{DataBlock::Setup} allocate memory for value:0xb2 size:0x1 Big endian:0x0 to memory:0x1b9cc48c75 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c75 mem-ID=0 size=1 element-size=1 type=Data data=b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c75 end_addr=0x1b9cc48c75
[notice]{DataBlock::Setup} allocate memory for value:0x95 size:0x1 Big endian:0x0 to memory:0x1b9cc48c76 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c76 mem-ID=0 size=1 element-size=1 type=Data data=95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c76 end_addr=0x1b9cc48c76
[notice]{DataBlock::Setup} allocate memory for value:0x25 size:0x1 Big endian:0x0 to memory:0x1b9cc48c77 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c77 mem-ID=0 size=1 element-size=1 type=Data data=25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c77 end_addr=0x1b9cc48c77
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x1b9cc48c78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c78 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c78 end_addr=0x1b9cc48c78
[notice]{DataBlock::Setup} allocate memory for value:0xfa size:0x1 Big endian:0x0 to memory:0x1b9cc48c79 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c79 mem-ID=0 size=1 element-size=1 type=Data data=fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c79 end_addr=0x1b9cc48c79
[notice]{DataBlock::Setup} allocate memory for value:0xa size:0x1 Big endian:0x0 to memory:0x1b9cc48c7a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7a mem-ID=0 size=1 element-size=1 type=Data data=0a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7a end_addr=0x1b9cc48c7a
[notice]{DataBlock::Setup} allocate memory for value:0x2 size:0x1 Big endian:0x0 to memory:0x1b9cc48c7b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7b mem-ID=0 size=1 element-size=1 type=Data data=02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7b end_addr=0x1b9cc48c7b
[notice]{DataBlock::Setup} allocate memory for value:0xf7 size:0x1 Big endian:0x0 to memory:0x1b9cc48c7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7c mem-ID=0 size=1 element-size=1 type=Data data=f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7c end_addr=0x1b9cc48c7c
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x1b9cc48c7d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7d mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7d end_addr=0x1b9cc48c7d
[notice]{DataBlock::Setup} allocate memory for value:0xec size:0x1 Big endian:0x0 to memory:0x1b9cc48c7e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7e mem-ID=0 size=1 element-size=1 type=Data data=ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7e end_addr=0x1b9cc48c7e
[notice]{DataBlock::Setup} allocate memory for value:0x90 size:0x1 Big endian:0x0 to memory:0x1b9cc48c7f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001b9cc48c7f mem-ID=0 size=1 element-size=1 type=Data data=90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1b9cc48c7f end_addr=0x1b9cc48c7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v18 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x15 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b9d value 0x1b9d
[info] opname=rd
[notice]Committing instruction "LUI x30, 7069" at 0x80011c80=>[0]0x80011c80 (0x1b9df37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c80 mem-ID=0 size=4 element-size=4 type=Instruction data=37dfb901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c80 end_addr=0x80011c83
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1b9d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc49 value 0xc49
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -951" at 0x80011c84=>[0]0x80011c84 (0xc49f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c84 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f9fc4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c84 end_addr=0x80011c87
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1b9cc49, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011c88=>[0]0x80011c88 (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c88 mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c88 end_addr=0x80011c8b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1b9cc49000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc40 value 0xc40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -960" at 0x80011c8c=>[0]0x80011c8c (0xc40f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c8c mem-ID=0 size=4 element-size=4 type=Instruction data=130f0fc4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c8c end_addr=0x80011c8f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1b9cc48c40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c90
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x30" at 0x80011c90=>[0]0x80011c90 (0x28f0907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c90 mem-ID=0 size=4 element-size=4 type=Instruction data=07098f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c90 end_addr=0x80011c93
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c94
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0xec80708c04bce470, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0x798470fe8b6f7d45, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0x50d9fdae4e74d2cc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x327368f9ffb6bfd9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_4 value 0x2fe23a7562d2cd94, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_5 value 0x64d095ab837ca634, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_6 value 0x2595b24b2ea69aca, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_7 value 0x90ecbcf7020afa57, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6cd3 value 0x6cd3
[info] opname=rd
[notice]Committing instruction "LUI x15, 27859" at 0x80011c94=>[0]0x80011c94 (0x6cd37b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c94 mem-ID=0 size=4 element-size=4 type=Instruction data=b737cd06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c94 end_addr=0x80011c97
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x6cd3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c98
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x81f value 0x81f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, -2017" at 0x80011c98=>[0]0x80011c98 (0x81f7879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c98 mem-ID=0 size=4 element-size=4 type=Instruction data=9b87f781
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c98 end_addr=0x80011c9b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x6cd281f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011c9c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x80011c9c=>[0]0x80011c9c (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011c9c mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011c9c end_addr=0x80011c9f
[notice]retire source stage: 13, access: 0x10, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x6cd281f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xae0 value 0xae0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -1312" at 0x80011ca0=>[0]0x80011ca0 (0xae078793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca0 mem-ID=0 size=4 element-size=4 type=Instruction data=938707ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca0 end_addr=0x80011ca3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x15 value 0x6cd281eae0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb50=>part 1 PA [0]0x6cd281eb50 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb50=>part 1 PA [0]0x6cd281eb50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb50=>part 1 PA [0]0x6cd281eb50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb50=>part 1 PA [0]0x6cd281eb50 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281eb50 mem-ID=0 size=4 element-size=4 type=Data data=bf08d83b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281eb50 end_addr=0x6cd281eb53
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebc4=>part 1 PA [0]0x6cd281ebc4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebc4=>part 1 PA [0]0x6cd281ebc4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebc4=>part 1 PA [0]0x6cd281ebc4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebc4=>part 1 PA [0]0x6cd281ebc4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281ebc4 mem-ID=0 size=4 element-size=4 type=Data data=089f54b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281ebc4 end_addr=0x6cd281ebc7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb9c=>part 1 PA [0]0x6cd281eb9c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb9c=>part 1 PA [0]0x6cd281eb9c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb9c=>part 1 PA [0]0x6cd281eb9c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb9c=>part 1 PA [0]0x6cd281eb9c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281eb9c mem-ID=0 size=4 element-size=4 type=Data data=1ae6d0a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281eb9c end_addr=0x6cd281eb9f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eae4=>part 1 PA [0]0x6cd281eae4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eae4=>part 1 PA [0]0x6cd281eae4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eae4=>part 1 PA [0]0x6cd281eae4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eae4=>part 1 PA [0]0x6cd281eae4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281eae4 mem-ID=0 size=4 element-size=4 type=Data data=1e689924
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281eae4 end_addr=0x6cd281eae7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb6c=>part 1 PA [0]0x6cd281eb6c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb6c=>part 1 PA [0]0x6cd281eb6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb6c=>part 1 PA [0]0x6cd281eb6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb6c=>part 1 PA [0]0x6cd281eb6c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281eb6c mem-ID=0 size=4 element-size=4 type=Data data=bbd2c967
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281eb6c end_addr=0x6cd281eb6f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb50=>part 1 PA [0]0x6cd281eb50 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb60=>part 1 PA [0]0x6cd281eb60 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb60=>part 1 PA [0]0x6cd281eb60 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb60=>part 1 PA [0]0x6cd281eb60 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281eb60=>part 1 PA [0]0x6cd281eb60 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281eb60 mem-ID=0 size=4 element-size=4 type=Data data=15847802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281eb60 end_addr=0x6cd281eb63
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebcc=>part 1 PA [0]0x6cd281ebcc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebcc=>part 1 PA [0]0x6cd281ebcc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebcc=>part 1 PA [0]0x6cd281ebcc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6cd281ebcc=>part 1 PA [0]0x6cd281ebcc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006cd281ebcc mem-ID=0 size=4 element-size=4 type=Data data=64ddc18d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6cd281ebcc end_addr=0x6cd281ebcf
[notice]Committing instruction "VSUXEI8.V v22, x15, v18, Vector result" at 0x80011ca4=>[0]0x80011ca4 (0x5278b27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca4 mem-ID=0 size=4 element-size=4 type=Instruction data=278b2705
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca4 end_addr=0x80011ca7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ca8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6cd281eb9c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6cd281eae4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6cd281eb6c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6cd281ebcc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v18 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x15 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x7729679548 alignment 4 data size 4 base value 0x6e9043fb9d0e939e
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1578ab6680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc7b8c5901aa size:0x8 Big endian:0x0 to memory:0x1578ab6680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab6680 mem-ID=0 size=8 element-size=8 type=Data data=aa01598c7bbc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab6680 end_addr=0x1578ab6687
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc530afc6cb2 size:0x8 Big endian:0x0 to memory:0x1578ab6688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab6688 mem-ID=0 size=8 element-size=8 type=Data data=b26cfc0a53bc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab6688 end_addr=0x1578ab668f
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc3766316da2 size:0x8 Big endian:0x0 to memory:0x1578ab6690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab6690 mem-ID=0 size=8 element-size=8 type=Data data=a26d316637bc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab6690 end_addr=0x1578ab6697
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc38dba5bca6 size:0x8 Big endian:0x0 to memory:0x1578ab6698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab6698 mem-ID=0 size=8 element-size=8 type=Data data=a6bca5db38bc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab6698 end_addr=0x1578ab669f
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc6aeee765fe size:0x8 Big endian:0x0 to memory:0x1578ab66a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab66a0 mem-ID=0 size=8 element-size=8 type=Data data=fe65e7ee6abc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab66a0 end_addr=0x1578ab66a7
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc05ea7f2136 size:0x8 Big endian:0x0 to memory:0x1578ab66a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab66a8 mem-ID=0 size=8 element-size=8 type=Data data=36217fea05bc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab66a8 end_addr=0x1578ab66af
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc19fe554ec2 size:0x8 Big endian:0x0 to memory:0x1578ab66b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab66b0 mem-ID=0 size=8 element-size=8 type=Data data=c24e55fe19bc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab66b0 end_addr=0x1578ab66b7
[notice]{DataBlock::Setup} allocate memory for value:0x916fbc2fc1d5e966 size:0x8 Big endian:0x0 to memory:0x1578ab66b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001578ab66b8 mem-ID=0 size=8 element-size=8 type=Data data=66e9d5c12fbc6f91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1578ab66b8 end_addr=0x1578ab66bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v4, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v4 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xabc value 0xabc
[info] opname=rd
[notice]Committing instruction "LUI x2, 2748" at 0x80011ca8=>[0]0x80011ca8 (0xabc137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ca8 mem-ID=0 size=4 element-size=4 type=Instruction data=37c1ab00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ca8 end_addr=0x80011cab
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xabc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x55b value 0x55b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1371" at 0x80011cac=>[0]0x80011cac (0x55b1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cac mem-ID=0 size=4 element-size=4 type=Instruction data=1b01b155
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cac end_addr=0x80011caf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xabc55b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x80011cb0=>[0]0x80011cb0 (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb0 mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb0 end_addr=0x80011cb3
[notice]retire source stage: 18, access: 0x14, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1578ab6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 1664" at 0x80011cb4=>[0]0x80011cb4 (0x68010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb4 mem-ID=0 size=4 element-size=4 type=Instruction data=13010168
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb4 end_addr=0x80011cb7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x1578ab6680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cb8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x2" at 0x80011cb8=>[0]0x80011cb8 (0x2810207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cb8 mem-ID=0 size=4 element-size=4 type=Instruction data=07028102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cb8 end_addr=0x80011cbb
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cbc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_0 value 0x916fbc7b8c5901aa, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_1 value 0x916fbc530afc6cb2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_2 value 0x916fbc3766316da2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_3 value 0x916fbc38dba5bca6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_4 value 0x916fbc6aeee765fe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_5 value 0x916fbc05ea7f2136, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_6 value 0x916fbc19fe554ec2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v4_7 value 0x916fbc2fc1d5e966, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ba value 0x1ba
[info] opname=rd
[notice]Committing instruction "LUI x10, 442" at 0x80011cbc=>[0]0x80011cbc (0x1ba537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cbc mem-ID=0 size=4 element-size=4 type=Instruction data=37a51b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cbc end_addr=0x80011cbf
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x1ba000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x411 value 0x411
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 1041" at 0x80011cc0=>[0]0x80011cc0 (0x4115051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b051541
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc0 end_addr=0x80011cc3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x1ba411, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0x12" at 0x80011cc4=>[0]0x80011cc4 (0x1251513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc4 mem-ID=0 size=4 element-size=4 type=Instruction data=13152501
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc4 end_addr=0x80011cc7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e90440000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cc8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb9d value 0xb9d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1123" at 0x80011cc8=>[0]0x80011cc8 (0xb9d50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cc8 mem-ID=0 size=4 element-size=4 type=Instruction data=1305d5b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cc8 end_addr=0x80011ccb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e9043fb9d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ccc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011ccc=>[0]0x80011ccc (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ccc mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ccc end_addr=0x80011ccf
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e9043fb9d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe9 value 0xe9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 233" at 0x80011cd0=>[0]0x80011cd0 (0xe950513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd0 mem-ID=0 size=4 element-size=4 type=Instruction data=1305950e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd0 end_addr=0x80011cd3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e9043fb9d0e9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011cd4=>[0]0x80011cd4 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd4 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd4 end_addr=0x80011cd7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e9043fb9d0e9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cd8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x39e value 0x39e
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 926" at 0x80011cd8=>[0]0x80011cd8 (0x39e50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cd8 mem-ID=0 size=4 element-size=4 type=Instruction data=1305e539
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cd8 end_addr=0x80011cdb
[notice]retire source stage: 2, access: 0x13, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x6e9043fb9d0e939e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cdc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7729679548=>part 1 PA [0]0x7729679548 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7729679548=>part 1 PA [0]0x7729679548 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7729679548=>part 1 PA [0]0x7729679548 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7729679548=>part 1 PA [0]0x7729679548 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007729679548 mem-ID=0 size=4 element-size=4 type=Data data=1693895e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7729679548 end_addr=0x772967954b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ea80b0050=>part 1 PA [0]0x4ea80b0050 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ea80b0050=>part 1 PA [0]0x4ea80b0050 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ea80b0050=>part 1 PA [0]0x4ea80b0050 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ea80b0050=>part 1 PA [0]0x4ea80b0050 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ea80b0050 mem-ID=0 size=4 element-size=4 type=Data data=4ec33e8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ea80b0050 end_addr=0x4ea80b0053
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3303400140=>part 1 PA [0]0x3303400140 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3303400140=>part 1 PA [0]0x3303400140 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3303400140=>part 1 PA [0]0x3303400140 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3303400140=>part 1 PA [0]0x3303400140 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003303400140 mem-ID=0 size=4 element-size=4 type=Data data=a9157a26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3303400140 end_addr=0x3303400143
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3478b45044=>part 1 PA [0]0x3478b45044 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3478b45044=>part 1 PA [0]0x3478b45044 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3478b45044=>part 1 PA [0]0x3478b45044 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3478b45044=>part 1 PA [0]0x3478b45044 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003478b45044 mem-ID=0 size=4 element-size=4 type=Data data=173d8c2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3478b45044 end_addr=0x3478b45047
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x668bf5f99c=>part 1 PA [0]0x668bf5f99c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x668bf5f99c=>part 1 PA [0]0x668bf5f99c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x668bf5f99c=>part 1 PA [0]0x668bf5f99c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x668bf5f99c=>part 1 PA [0]0x668bf5f99c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000668bf5f99c mem-ID=0 size=4 element-size=4 type=Data data=8cd5f99d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x668bf5f99c end_addr=0x668bf5f99f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1878db4d4=>part 1 PA [0]0x1878db4d4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1878db4d4=>part 1 PA [0]0x1878db4d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1878db4d4=>part 1 PA [0]0x1878db4d4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1878db4d4=>part 1 PA [0]0x1878db4d4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001878db4d4 mem-ID=0 size=4 element-size=4 type=Data data=aa2e67c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1878db4d4 end_addr=0x1878db4d7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x159b63e260=>part 1 PA [0]0x159b63e260 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x159b63e260=>part 1 PA [0]0x159b63e260 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x159b63e260=>part 1 PA [0]0x159b63e260 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x159b63e260=>part 1 PA [0]0x159b63e260 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000159b63e260 mem-ID=0 size=4 element-size=4 type=Data data=eb173196
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x159b63e260 end_addr=0x159b63e263
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b5ee47d04=>part 1 PA [0]0x2b5ee47d04 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b5ee47d04=>part 1 PA [0]0x2b5ee47d04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b5ee47d04=>part 1 PA [0]0x2b5ee47d04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2b5ee47d04=>part 1 PA [0]0x2b5ee47d04 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b5ee47d04 mem-ID=0 size=4 element-size=4 type=Data data=1d946f64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b5ee47d04 end_addr=0x2b5ee47d07
[notice]Committing instruction "VSUXEI64.V v15, x10, v4, Unmasked" at 0x80011cdc=>[0]0x80011cdc (0x64577a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cdc mem-ID=0 size=4 element-size=4 type=Instruction data=a7774506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cdc end_addr=0x80011cdf
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce0
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x7729679548
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x4ea80b0050
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3303400140
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x3478b45044
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x668bf5f99c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x1878db4d4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x159b63e260
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2b5ee47d04
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v4, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v4 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x27cc182a8 alignment 4 data size 4 base value 0x27cc0f033
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1e0053e700 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x9275 size:0x2 Big endian:0x0 to memory:0x1e0053e700 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e700 mem-ID=0 size=2 element-size=2 type=Data data=7592
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e700 end_addr=0x1e0053e701
[notice]{DataBlock::Setup} allocate memory for value:0xf869 size:0x2 Big endian:0x0 to memory:0x1e0053e702 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e702 mem-ID=0 size=2 element-size=2 type=Data data=69f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e702 end_addr=0x1e0053e703
[notice]{DataBlock::Setup} allocate memory for value:0x592d size:0x2 Big endian:0x0 to memory:0x1e0053e704 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e704 mem-ID=0 size=2 element-size=2 type=Data data=2d59
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e704 end_addr=0x1e0053e705
[notice]{DataBlock::Setup} allocate memory for value:0xff25 size:0x2 Big endian:0x0 to memory:0x1e0053e706 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e706 mem-ID=0 size=2 element-size=2 type=Data data=25ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e706 end_addr=0x1e0053e707
[notice]{DataBlock::Setup} allocate memory for value:0x60e1 size:0x2 Big endian:0x0 to memory:0x1e0053e708 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e708 mem-ID=0 size=2 element-size=2 type=Data data=e160
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e708 end_addr=0x1e0053e709
[notice]{DataBlock::Setup} allocate memory for value:0xcdc9 size:0x2 Big endian:0x0 to memory:0x1e0053e70a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e70a mem-ID=0 size=2 element-size=2 type=Data data=c9cd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e70a end_addr=0x1e0053e70b
[notice]{DataBlock::Setup} allocate memory for value:0xa4f5 size:0x2 Big endian:0x0 to memory:0x1e0053e70c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e70c mem-ID=0 size=2 element-size=2 type=Data data=f5a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e70c end_addr=0x1e0053e70d
[notice]{DataBlock::Setup} allocate memory for value:0x23d9 size:0x2 Big endian:0x0 to memory:0x1e0053e70e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e70e mem-ID=0 size=2 element-size=2 type=Data data=d923
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e70e end_addr=0x1e0053e70f
[notice]{DataBlock::Setup} allocate memory for value:0x5aeb size:0x2 Big endian:0x0 to memory:0x1e0053e710 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e710 mem-ID=0 size=2 element-size=2 type=Data data=eb5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e710 end_addr=0x1e0053e711
[notice]{DataBlock::Setup} allocate memory for value:0xed0a size:0x2 Big endian:0x0 to memory:0x1e0053e712 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e712 mem-ID=0 size=2 element-size=2 type=Data data=0aed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e712 end_addr=0x1e0053e713
[notice]{DataBlock::Setup} allocate memory for value:0x4a42 size:0x2 Big endian:0x0 to memory:0x1e0053e714 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e714 mem-ID=0 size=2 element-size=2 type=Data data=424a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e714 end_addr=0x1e0053e715
[notice]{DataBlock::Setup} allocate memory for value:0x1f2d size:0x2 Big endian:0x0 to memory:0x1e0053e716 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e716 mem-ID=0 size=2 element-size=2 type=Data data=2d1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e716 end_addr=0x1e0053e717
[notice]{DataBlock::Setup} allocate memory for value:0x60d7 size:0x2 Big endian:0x0 to memory:0x1e0053e718 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e718 mem-ID=0 size=2 element-size=2 type=Data data=d760
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e718 end_addr=0x1e0053e719
[notice]{DataBlock::Setup} allocate memory for value:0x2a28 size:0x2 Big endian:0x0 to memory:0x1e0053e71a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e71a mem-ID=0 size=2 element-size=2 type=Data data=282a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e71a end_addr=0x1e0053e71b
[notice]{DataBlock::Setup} allocate memory for value:0x8c2d size:0x2 Big endian:0x0 to memory:0x1e0053e71c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e71c mem-ID=0 size=2 element-size=2 type=Data data=2d8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e71c end_addr=0x1e0053e71d
[notice]{DataBlock::Setup} allocate memory for value:0x4d9e size:0x2 Big endian:0x0 to memory:0x1e0053e71e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e71e mem-ID=0 size=2 element-size=2 type=Data data=9e4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e71e end_addr=0x1e0053e71f
[notice]{DataBlock::Setup} allocate memory for value:0x6a50 size:0x2 Big endian:0x0 to memory:0x1e0053e720 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e720 mem-ID=0 size=2 element-size=2 type=Data data=506a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e720 end_addr=0x1e0053e721
[notice]{DataBlock::Setup} allocate memory for value:0x467 size:0x2 Big endian:0x0 to memory:0x1e0053e722 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e722 mem-ID=0 size=2 element-size=2 type=Data data=6704
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e722 end_addr=0x1e0053e723
[notice]{DataBlock::Setup} allocate memory for value:0xccc9 size:0x2 Big endian:0x0 to memory:0x1e0053e724 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e724 mem-ID=0 size=2 element-size=2 type=Data data=c9cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e724 end_addr=0x1e0053e725
[notice]{DataBlock::Setup} allocate memory for value:0x43ce size:0x2 Big endian:0x0 to memory:0x1e0053e726 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e726 mem-ID=0 size=2 element-size=2 type=Data data=ce43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e726 end_addr=0x1e0053e727
[notice]{DataBlock::Setup} allocate memory for value:0x2b10 size:0x2 Big endian:0x0 to memory:0x1e0053e728 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e728 mem-ID=0 size=2 element-size=2 type=Data data=102b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e728 end_addr=0x1e0053e729
[notice]{DataBlock::Setup} allocate memory for value:0x6147 size:0x2 Big endian:0x0 to memory:0x1e0053e72a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e72a mem-ID=0 size=2 element-size=2 type=Data data=4761
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e72a end_addr=0x1e0053e72b
[notice]{DataBlock::Setup} allocate memory for value:0xfe27 size:0x2 Big endian:0x0 to memory:0x1e0053e72c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e72c mem-ID=0 size=2 element-size=2 type=Data data=27fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e72c end_addr=0x1e0053e72d
[notice]{DataBlock::Setup} allocate memory for value:0x8576 size:0x2 Big endian:0x0 to memory:0x1e0053e72e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e72e mem-ID=0 size=2 element-size=2 type=Data data=7685
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e72e end_addr=0x1e0053e72f
[notice]{DataBlock::Setup} allocate memory for value:0x3c7d size:0x2 Big endian:0x0 to memory:0x1e0053e730 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e730 mem-ID=0 size=2 element-size=2 type=Data data=7d3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e730 end_addr=0x1e0053e731
[notice]{DataBlock::Setup} allocate memory for value:0xe87f size:0x2 Big endian:0x0 to memory:0x1e0053e732 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e732 mem-ID=0 size=2 element-size=2 type=Data data=7fe8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e732 end_addr=0x1e0053e733
[notice]{DataBlock::Setup} allocate memory for value:0x4b74 size:0x2 Big endian:0x0 to memory:0x1e0053e734 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e734 mem-ID=0 size=2 element-size=2 type=Data data=744b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e734 end_addr=0x1e0053e735
[notice]{DataBlock::Setup} allocate memory for value:0x3155 size:0x2 Big endian:0x0 to memory:0x1e0053e736 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e736 mem-ID=0 size=2 element-size=2 type=Data data=5531
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e736 end_addr=0x1e0053e737
[notice]{DataBlock::Setup} allocate memory for value:0x3ae0 size:0x2 Big endian:0x0 to memory:0x1e0053e738 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e738 mem-ID=0 size=2 element-size=2 type=Data data=e03a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e738 end_addr=0x1e0053e739
[notice]{DataBlock::Setup} allocate memory for value:0xb80b size:0x2 Big endian:0x0 to memory:0x1e0053e73a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e73a mem-ID=0 size=2 element-size=2 type=Data data=0bb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e73a end_addr=0x1e0053e73b
[notice]{DataBlock::Setup} allocate memory for value:0x477c size:0x2 Big endian:0x0 to memory:0x1e0053e73c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e73c mem-ID=0 size=2 element-size=2 type=Data data=7c47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e73c end_addr=0x1e0053e73d
[notice]{DataBlock::Setup} allocate memory for value:0x83b7 size:0x2 Big endian:0x0 to memory:0x1e0053e73e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e0053e73e mem-ID=0 size=2 element-size=2 type=Data data=b783
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e0053e73e end_addr=0x1e0053e73f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v5 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x13 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf00 value 0xf00
[info] opname=rd
[notice]Committing instruction "LUI x30, 3840" at 0x80011ce0=>[0]0x80011ce0 (0xf00f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce0 mem-ID=0 size=4 element-size=4 type=Instruction data=370ff000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce0 end_addr=0x80011ce3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xf00000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x29f value 0x29f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 671" at 0x80011ce4=>[0]0x80011ce4 (0x29ff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fff29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce4 end_addr=0x80011ce7
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0xf0029f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ce8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x80011ce8=>[0]0x80011ce8 (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ce8 mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ce8 end_addr=0x80011ceb
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1e0053e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x700 value 0x700
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1792" at 0x80011cec=>[0]0x80011cec (0x700f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cec mem-ID=0 size=4 element-size=4 type=Instruction data=130f0f70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cec end_addr=0x80011cef
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x1e0053e700, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x30" at 0x80011cf0=>[0]0x80011cf0 (0x28f0287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf0 mem-ID=0 size=4 element-size=4 type=Instruction data=87028f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf0 end_addr=0x80011cf3
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_0 value 0xff25592df8699275, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_1 value 0x23d9a4f5cdc960e1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_2 value 0x1f2d4a42ed0a5aeb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_3 value 0x4d9e8c2d2a2860d7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_4 value 0x43ceccc904676a50, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_5 value 0x8576fe2761472b10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_6 value 0x31554b74e87f3c7d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v5_7 value 0x83b7477cb80b3ae0, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x27d value 0x27d
[info] opname=rd
[notice]Committing instruction "LUI x13, 637" at 0x80011cf4=>[0]0x80011cf4 (0x27d6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7d62700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf4 end_addr=0x80011cf7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x27d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cf8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc0f value 0xc0f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1009" at 0x80011cf8=>[0]0x80011cf8 (0xc0f6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cf8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b86f6c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cf8 end_addr=0x80011cfb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x27cc0f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011cfc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011cfc=>[0]0x80011cfc (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011cfc mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011cfc end_addr=0x80011cff
[notice]retire source stage: b, access: 0x5, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x27cc0f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d00
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x33 value 0x33
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 51" at 0x80011d00=>[0]0x80011d00 (0x3368693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d00 mem-ID=0 size=4 element-size=4 type=Instruction data=93863603
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d00 end_addr=0x80011d03
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x27cc0f033, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d04
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc182a8=>part 1 PA [0]0x27cc182a8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc182a8=>part 1 PA [0]0x27cc182a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc182a8=>part 1 PA [0]0x27cc182a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc182a8=>part 1 PA [0]0x27cc182a8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc182a8 mem-ID=0 size=4 element-size=4 type=Data data=e276d6ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc182a8 end_addr=0x27cc182ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1e89c=>part 1 PA [0]0x27cc1e89c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1e89c=>part 1 PA [0]0x27cc1e89c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1e89c=>part 1 PA [0]0x27cc1e89c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1e89c=>part 1 PA [0]0x27cc1e89c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc1e89c mem-ID=0 size=4 element-size=4 type=Data data=bd177dd8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc1e89c end_addr=0x27cc1e89f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc14960=>part 1 PA [0]0x27cc14960 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc14960=>part 1 PA [0]0x27cc14960 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc14960=>part 1 PA [0]0x27cc14960 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc14960=>part 1 PA [0]0x27cc14960 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc14960 mem-ID=0 size=4 element-size=4 type=Data data=a00bee69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc14960 end_addr=0x27cc14963
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1ef58=>part 1 PA [0]0x27cc1ef58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1ef58=>part 1 PA [0]0x27cc1ef58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1ef58=>part 1 PA [0]0x27cc1ef58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1ef58=>part 1 PA [0]0x27cc1ef58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc1ef58 mem-ID=0 size=4 element-size=4 type=Data data=05b53dc4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc1ef58 end_addr=0x27cc1ef5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc15114=>part 1 PA [0]0x27cc15114 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc15114=>part 1 PA [0]0x27cc15114 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc15114=>part 1 PA [0]0x27cc15114 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc15114=>part 1 PA [0]0x27cc15114 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc15114 mem-ID=0 size=4 element-size=4 type=Data data=3ff6231a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc15114 end_addr=0x27cc15117
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1bdfc=>part 1 PA [0]0x27cc1bdfc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1bdfc=>part 1 PA [0]0x27cc1bdfc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1bdfc=>part 1 PA [0]0x27cc1bdfc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1bdfc=>part 1 PA [0]0x27cc1bdfc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc1bdfc mem-ID=0 size=4 element-size=4 type=Data data=ace3ccf9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc1bdfc end_addr=0x27cc1bdff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc19528=>part 1 PA [0]0x27cc19528 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc19528=>part 1 PA [0]0x27cc19528 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc19528=>part 1 PA [0]0x27cc19528 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc19528=>part 1 PA [0]0x27cc19528 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc19528 mem-ID=0 size=4 element-size=4 type=Data data=1fe3cfa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc19528 end_addr=0x27cc1952b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1140c=>part 1 PA [0]0x27cc1140c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1140c=>part 1 PA [0]0x27cc1140c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1140c=>part 1 PA [0]0x27cc1140c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27cc1140c=>part 1 PA [0]0x27cc1140c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000027cc1140c mem-ID=0 size=4 element-size=4 type=Data data=4bb11d3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27cc1140c end_addr=0x27cc1140f
[notice]Committing instruction "VSUXEI16.V v21, x13, v5, Unmasked" at 0x80011d04=>[0]0x80011d04 (0x656daa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d04 mem-ID=0 size=4 element-size=4 type=Instruction data=a7da5606
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d04 end_addr=0x80011d07
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d08
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc182a8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc1e89c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc14960
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc1ef58
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc15114
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc1bdfc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc19528
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x27cc1140c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v5 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x13 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4c7f667e40 alignment 4 data size 4 base value 0x4c7f65c575
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x66b9787680 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xb8cb size:0x2 Big endian:0x0 to memory:0x66b9787680 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787680 mem-ID=0 size=2 element-size=2 type=Data data=cbb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787680 end_addr=0x66b9787681
[notice]{DataBlock::Setup} allocate memory for value:0x6607 size:0x2 Big endian:0x0 to memory:0x66b9787682 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787682 mem-ID=0 size=2 element-size=2 type=Data data=0766
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787682 end_addr=0x66b9787683
[notice]{DataBlock::Setup} allocate memory for value:0xe557 size:0x2 Big endian:0x0 to memory:0x66b9787684 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787684 mem-ID=0 size=2 element-size=2 type=Data data=57e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787684 end_addr=0x66b9787685
[notice]{DataBlock::Setup} allocate memory for value:0x6213 size:0x2 Big endian:0x0 to memory:0x66b9787686 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787686 mem-ID=0 size=2 element-size=2 type=Data data=1362
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787686 end_addr=0x66b9787687
[notice]{DataBlock::Setup} allocate memory for value:0x9a33 size:0x2 Big endian:0x0 to memory:0x66b9787688 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787688 mem-ID=0 size=2 element-size=2 type=Data data=339a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787688 end_addr=0x66b9787689
[notice]{DataBlock::Setup} allocate memory for value:0x7f4f size:0x2 Big endian:0x0 to memory:0x66b978768a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978768a mem-ID=0 size=2 element-size=2 type=Data data=4f7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978768a end_addr=0x66b978768b
[notice]{DataBlock::Setup} allocate memory for value:0xc0a7 size:0x2 Big endian:0x0 to memory:0x66b978768c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978768c mem-ID=0 size=2 element-size=2 type=Data data=a7c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978768c end_addr=0x66b978768d
[notice]{DataBlock::Setup} allocate memory for value:0x8d27 size:0x2 Big endian:0x0 to memory:0x66b978768e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978768e mem-ID=0 size=2 element-size=2 type=Data data=278d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978768e end_addr=0x66b978768f
[notice]{DataBlock::Setup} allocate memory for value:0xdf9d size:0x2 Big endian:0x0 to memory:0x66b9787690 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787690 mem-ID=0 size=2 element-size=2 type=Data data=9ddf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787690 end_addr=0x66b9787691
[notice]{DataBlock::Setup} allocate memory for value:0xf02f size:0x2 Big endian:0x0 to memory:0x66b9787692 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787692 mem-ID=0 size=2 element-size=2 type=Data data=2ff0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787692 end_addr=0x66b9787693
[notice]{DataBlock::Setup} allocate memory for value:0x4068 size:0x2 Big endian:0x0 to memory:0x66b9787694 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787694 mem-ID=0 size=2 element-size=2 type=Data data=6840
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787694 end_addr=0x66b9787695
[notice]{DataBlock::Setup} allocate memory for value:0xcac5 size:0x2 Big endian:0x0 to memory:0x66b9787696 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787696 mem-ID=0 size=2 element-size=2 type=Data data=c5ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787696 end_addr=0x66b9787697
[notice]{DataBlock::Setup} allocate memory for value:0xa791 size:0x2 Big endian:0x0 to memory:0x66b9787698 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b9787698 mem-ID=0 size=2 element-size=2 type=Data data=91a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b9787698 end_addr=0x66b9787699
[notice]{DataBlock::Setup} allocate memory for value:0xe3a size:0x2 Big endian:0x0 to memory:0x66b978769a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978769a mem-ID=0 size=2 element-size=2 type=Data data=3a0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978769a end_addr=0x66b978769b
[notice]{DataBlock::Setup} allocate memory for value:0x1aaf size:0x2 Big endian:0x0 to memory:0x66b978769c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978769c mem-ID=0 size=2 element-size=2 type=Data data=af1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978769c end_addr=0x66b978769d
[notice]{DataBlock::Setup} allocate memory for value:0xbbc9 size:0x2 Big endian:0x0 to memory:0x66b978769e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b978769e mem-ID=0 size=2 element-size=2 type=Data data=c9bb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b978769e end_addr=0x66b978769f
[notice]{DataBlock::Setup} allocate memory for value:0x1dac size:0x2 Big endian:0x0 to memory:0x66b97876a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876a0 mem-ID=0 size=2 element-size=2 type=Data data=ac1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876a0 end_addr=0x66b97876a1
[notice]{DataBlock::Setup} allocate memory for value:0xfb92 size:0x2 Big endian:0x0 to memory:0x66b97876a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876a2 mem-ID=0 size=2 element-size=2 type=Data data=92fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876a2 end_addr=0x66b97876a3
[notice]{DataBlock::Setup} allocate memory for value:0x63b7 size:0x2 Big endian:0x0 to memory:0x66b97876a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876a4 mem-ID=0 size=2 element-size=2 type=Data data=b763
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876a4 end_addr=0x66b97876a5
[notice]{DataBlock::Setup} allocate memory for value:0x258a size:0x2 Big endian:0x0 to memory:0x66b97876a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876a6 mem-ID=0 size=2 element-size=2 type=Data data=8a25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876a6 end_addr=0x66b97876a7
[notice]{DataBlock::Setup} allocate memory for value:0xd47c size:0x2 Big endian:0x0 to memory:0x66b97876a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876a8 mem-ID=0 size=2 element-size=2 type=Data data=7cd4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876a8 end_addr=0x66b97876a9
[notice]{DataBlock::Setup} allocate memory for value:0x1ff3 size:0x2 Big endian:0x0 to memory:0x66b97876aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876aa mem-ID=0 size=2 element-size=2 type=Data data=f31f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876aa end_addr=0x66b97876ab
[notice]{DataBlock::Setup} allocate memory for value:0x22b5 size:0x2 Big endian:0x0 to memory:0x66b97876ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876ac mem-ID=0 size=2 element-size=2 type=Data data=b522
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876ac end_addr=0x66b97876ad
[notice]{DataBlock::Setup} allocate memory for value:0xa0b3 size:0x2 Big endian:0x0 to memory:0x66b97876ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876ae mem-ID=0 size=2 element-size=2 type=Data data=b3a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876ae end_addr=0x66b97876af
[notice]{DataBlock::Setup} allocate memory for value:0x6c9a size:0x2 Big endian:0x0 to memory:0x66b97876b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876b0 mem-ID=0 size=2 element-size=2 type=Data data=9a6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876b0 end_addr=0x66b97876b1
[notice]{DataBlock::Setup} allocate memory for value:0xdef size:0x2 Big endian:0x0 to memory:0x66b97876b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876b2 mem-ID=0 size=2 element-size=2 type=Data data=ef0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876b2 end_addr=0x66b97876b3
[notice]{DataBlock::Setup} allocate memory for value:0xbefc size:0x2 Big endian:0x0 to memory:0x66b97876b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876b4 mem-ID=0 size=2 element-size=2 type=Data data=fcbe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876b4 end_addr=0x66b97876b5
[notice]{DataBlock::Setup} allocate memory for value:0xeeb0 size:0x2 Big endian:0x0 to memory:0x66b97876b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876b6 mem-ID=0 size=2 element-size=2 type=Data data=b0ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876b6 end_addr=0x66b97876b7
[notice]{DataBlock::Setup} allocate memory for value:0x7cef size:0x2 Big endian:0x0 to memory:0x66b97876b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876b8 mem-ID=0 size=2 element-size=2 type=Data data=ef7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876b8 end_addr=0x66b97876b9
[notice]{DataBlock::Setup} allocate memory for value:0x5282 size:0x2 Big endian:0x0 to memory:0x66b97876ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876ba mem-ID=0 size=2 element-size=2 type=Data data=8252
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876ba end_addr=0x66b97876bb
[notice]{DataBlock::Setup} allocate memory for value:0x64eb size:0x2 Big endian:0x0 to memory:0x66b97876bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876bc mem-ID=0 size=2 element-size=2 type=Data data=eb64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876bc end_addr=0x66b97876bd
[notice]{DataBlock::Setup} allocate memory for value:0xdea0 size:0x2 Big endian:0x0 to memory:0x66b97876be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066b97876be mem-ID=0 size=2 element-size=2 type=Data data=a0de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66b97876be end_addr=0x66b97876bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v12, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v12 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x28 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x66b9 value 0x66b9
[info] opname=rd
[notice]Committing instruction "LUI x20, 26297" at 0x80011d08=>[0]0x80011d08 (0x66b9a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d08 mem-ID=0 size=4 element-size=4 type=Instruction data=379a6b06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d08 end_addr=0x80011d0b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66b9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d0c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x787 value 0x787
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1927" at 0x80011d0c=>[0]0x80011d0c (0x787a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d0c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d0c end_addr=0x80011d0f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66b9787, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d10
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011d10=>[0]0x80011d10 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d10 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d10 end_addr=0x80011d13
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66b9787000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d14
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x680 value 0x680
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1664" at 0x80011d14=>[0]0x80011d14 (0x680a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d14 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a68
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d14 end_addr=0x80011d17
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66b9787680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d18
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v12, x20" at 0x80011d18=>[0]0x80011d18 (0x28a0607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d18 mem-ID=0 size=4 element-size=4 type=Instruction data=07068a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d18 end_addr=0x80011d1b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d1c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_0 value 0x6213e5576607b8cb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0x8d27c0a77f4f9a33, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0xcac54068f02fdf9d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0xbbc91aaf0e3aa791, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_4 value 0x258a63b7fb921dac, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_5 value 0xa0b322b51ff3d47c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_6 value 0xeeb0befc0def6c9a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_7 value 0xdea064eb52827cef, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1320 value 0x1320
[info] opname=rd
[notice]Committing instruction "LUI x28, 4896" at 0x80011d1c=>[0]0x80011d1c (0x1320e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d1c mem-ID=0 size=4 element-size=4 type=Instruction data=370e3201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d1c end_addr=0x80011d1f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x1320000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d20
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd97 value 0xd97
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -617" at 0x80011d20=>[0]0x80011d20 (0xd97e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d20 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e7ed9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d20 end_addr=0x80011d23
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x131fd97, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xe" at 0x80011d24=>[0]0x80011d24 (0xee1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d24 mem-ID=0 size=4 element-size=4 type=Instruction data=131eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d24 end_addr=0x80011d27
[notice]retire source stage: 15, access: 0xf, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4c7f65c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x575 value 0x575
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1397" at 0x80011d28=>[0]0x80011d28 (0x575e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d28 mem-ID=0 size=4 element-size=4 type=Instruction data=130e5e57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d28 end_addr=0x80011d2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4c7f65c575, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d2c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f667e40=>part 1 PA [0]0x4c7f667e40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f667e40=>part 1 PA [0]0x4c7f667e40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f667e40=>part 1 PA [0]0x4c7f667e40 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x15555094
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f667e40=>part 1 PA [0]0x4c7f667e40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f667e40 mem-ID=0 size=4 element-size=4 type=Data data=94505515
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f667e40 end_addr=0x4c7f667e43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662b7c=>part 1 PA [0]0x4c7f662b7c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662b7c=>part 1 PA [0]0x4c7f662b7c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662b7c=>part 1 PA [0]0x4c7f662b7c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xccce3944
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662b7c=>part 1 PA [0]0x4c7f662b7c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f662b7c mem-ID=0 size=4 element-size=4 type=Data data=4439cecc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f662b7c end_addr=0x4c7f662b7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66aacc=>part 1 PA [0]0x4c7f66aacc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66aacc=>part 1 PA [0]0x4c7f66aacc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66aacc=>part 1 PA [0]0x4c7f66aacc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x57855694
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66aacc=>part 1 PA [0]0x4c7f66aacc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f66aacc mem-ID=0 size=4 element-size=4 type=Data data=94568557
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f66aacc end_addr=0x4c7f66aacf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662788=>part 1 PA [0]0x4c7f662788 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662788=>part 1 PA [0]0x4c7f662788 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662788=>part 1 PA [0]0x4c7f662788 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x93635584
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f662788=>part 1 PA [0]0x4c7f662788 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f662788 mem-ID=0 size=4 element-size=4 type=Data data=84556393
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f662788 end_addr=0x4c7f66278b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f665fa8=>part 1 PA [0]0x4c7f665fa8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f665fa8=>part 1 PA [0]0x4c7f665fa8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f665fa8=>part 1 PA [0]0x4c7f665fa8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcf32f9fc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f665fa8=>part 1 PA [0]0x4c7f665fa8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f665fa8 mem-ID=0 size=4 element-size=4 type=Data data=fcf932cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f665fa8 end_addr=0x4c7f665fab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f6644c4=>part 1 PA [0]0x4c7f6644c4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f6644c4=>part 1 PA [0]0x4c7f6644c4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f6644c4=>part 1 PA [0]0x4c7f6644c4 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf5ce3df0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f6644c4=>part 1 PA [0]0x4c7f6644c4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f6644c4 mem-ID=0 size=4 element-size=4 type=Data data=f03dcef5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f6644c4 end_addr=0x4c7f6644c7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66861c=>part 1 PA [0]0x4c7f66861c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66861c=>part 1 PA [0]0x4c7f66861c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66861c=>part 1 PA [0]0x4c7f66861c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xba137040
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66861c=>part 1 PA [0]0x4c7f66861c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f66861c mem-ID=0 size=4 element-size=4 type=Data data=407013ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f66861c end_addr=0x4c7f66861f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66529c=>part 1 PA [0]0x4c7f66529c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66529c=>part 1 PA [0]0x4c7f66529c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66529c=>part 1 PA [0]0x4c7f66529c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe82e5e08
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c7f66529c=>part 1 PA [0]0x4c7f66529c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c7f66529c mem-ID=0 size=4 element-size=4 type=Data data=085e2ee8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c7f66529c end_addr=0x4c7f66529f
[notice]Committing instruction "VLOXEI16.V v0, x28, v12, Unmasked" at 0x80011d2c=>[0]0x80011d2c (0xece5007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d2c mem-ID=0 size=4 element-size=4 type=Instruction data=0750ce0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d2c end_addr=0x80011d2f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d30
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_0 value 0xccce394415555094, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_1 value 0x9363558457855694, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_2 value 0xf5ce3df0cf32f9fc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v0_3 value 0xe82e5e08ba137040, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v12, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v12 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x28 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x470071acd8 alignment 4 data size 4 base value 0x4700716925
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x75e6830d80 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x43b3 size:0x2 Big endian:0x0 to memory:0x75e6830d80 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d80 mem-ID=0 size=2 element-size=2 type=Data data=b343
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d80 end_addr=0x75e6830d81
[notice]{DataBlock::Setup} allocate memory for value:0xf7b3 size:0x2 Big endian:0x0 to memory:0x75e6830d82 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d82 mem-ID=0 size=2 element-size=2 type=Data data=b3f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d82 end_addr=0x75e6830d83
[notice]{DataBlock::Setup} allocate memory for value:0xa353 size:0x2 Big endian:0x0 to memory:0x75e6830d84 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d84 mem-ID=0 size=2 element-size=2 type=Data data=53a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d84 end_addr=0x75e6830d85
[notice]{DataBlock::Setup} allocate memory for value:0xf753 size:0x2 Big endian:0x0 to memory:0x75e6830d86 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d86 mem-ID=0 size=2 element-size=2 type=Data data=53f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d86 end_addr=0x75e6830d87
[notice]{DataBlock::Setup} allocate memory for value:0x6b0b size:0x2 Big endian:0x0 to memory:0x75e6830d88 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d88 mem-ID=0 size=2 element-size=2 type=Data data=0b6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d88 end_addr=0x75e6830d89
[notice]{DataBlock::Setup} allocate memory for value:0xc83f size:0x2 Big endian:0x0 to memory:0x75e6830d8a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d8a mem-ID=0 size=2 element-size=2 type=Data data=3fc8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d8a end_addr=0x75e6830d8b
[notice]{DataBlock::Setup} allocate memory for value:0x80b3 size:0x2 Big endian:0x0 to memory:0x75e6830d8c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d8c mem-ID=0 size=2 element-size=2 type=Data data=b380
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d8c end_addr=0x75e6830d8d
[notice]{DataBlock::Setup} allocate memory for value:0xf05b size:0x2 Big endian:0x0 to memory:0x75e6830d8e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d8e mem-ID=0 size=2 element-size=2 type=Data data=5bf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d8e end_addr=0x75e6830d8f
[notice]{DataBlock::Setup} allocate memory for value:0x1367 size:0x2 Big endian:0x0 to memory:0x75e6830d90 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d90 mem-ID=0 size=2 element-size=2 type=Data data=6713
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d90 end_addr=0x75e6830d91
[notice]{DataBlock::Setup} allocate memory for value:0xa84c size:0x2 Big endian:0x0 to memory:0x75e6830d92 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d92 mem-ID=0 size=2 element-size=2 type=Data data=4ca8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d92 end_addr=0x75e6830d93
[notice]{DataBlock::Setup} allocate memory for value:0x11c1 size:0x2 Big endian:0x0 to memory:0x75e6830d94 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d94 mem-ID=0 size=2 element-size=2 type=Data data=c111
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d94 end_addr=0x75e6830d95
[notice]{DataBlock::Setup} allocate memory for value:0x8280 size:0x2 Big endian:0x0 to memory:0x75e6830d96 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d96 mem-ID=0 size=2 element-size=2 type=Data data=8082
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d96 end_addr=0x75e6830d97
[notice]{DataBlock::Setup} allocate memory for value:0x22e3 size:0x2 Big endian:0x0 to memory:0x75e6830d98 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d98 mem-ID=0 size=2 element-size=2 type=Data data=e322
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d98 end_addr=0x75e6830d99
[notice]{DataBlock::Setup} allocate memory for value:0x93f7 size:0x2 Big endian:0x0 to memory:0x75e6830d9a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d9a mem-ID=0 size=2 element-size=2 type=Data data=f793
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d9a end_addr=0x75e6830d9b
[notice]{DataBlock::Setup} allocate memory for value:0x746c size:0x2 Big endian:0x0 to memory:0x75e6830d9c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d9c mem-ID=0 size=2 element-size=2 type=Data data=6c74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d9c end_addr=0x75e6830d9d
[notice]{DataBlock::Setup} allocate memory for value:0x427b size:0x2 Big endian:0x0 to memory:0x75e6830d9e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830d9e mem-ID=0 size=2 element-size=2 type=Data data=7b42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830d9e end_addr=0x75e6830d9f
[notice]{DataBlock::Setup} allocate memory for value:0x8665 size:0x2 Big endian:0x0 to memory:0x75e6830da0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830da0 mem-ID=0 size=2 element-size=2 type=Data data=6586
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830da0 end_addr=0x75e6830da1
[notice]{DataBlock::Setup} allocate memory for value:0xc3e2 size:0x2 Big endian:0x0 to memory:0x75e6830da2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830da2 mem-ID=0 size=2 element-size=2 type=Data data=e2c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830da2 end_addr=0x75e6830da3
[notice]{DataBlock::Setup} allocate memory for value:0xfccf size:0x2 Big endian:0x0 to memory:0x75e6830da4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830da4 mem-ID=0 size=2 element-size=2 type=Data data=cffc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830da4 end_addr=0x75e6830da5
[notice]{DataBlock::Setup} allocate memory for value:0xa111 size:0x2 Big endian:0x0 to memory:0x75e6830da6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830da6 mem-ID=0 size=2 element-size=2 type=Data data=11a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830da6 end_addr=0x75e6830da7
[notice]{DataBlock::Setup} allocate memory for value:0x7359 size:0x2 Big endian:0x0 to memory:0x75e6830da8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830da8 mem-ID=0 size=2 element-size=2 type=Data data=5973
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830da8 end_addr=0x75e6830da9
[notice]{DataBlock::Setup} allocate memory for value:0x134a size:0x2 Big endian:0x0 to memory:0x75e6830daa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830daa mem-ID=0 size=2 element-size=2 type=Data data=4a13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830daa end_addr=0x75e6830dab
[notice]{DataBlock::Setup} allocate memory for value:0x3604 size:0x2 Big endian:0x0 to memory:0x75e6830dac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830dac mem-ID=0 size=2 element-size=2 type=Data data=0436
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830dac end_addr=0x75e6830dad
[notice]{DataBlock::Setup} allocate memory for value:0x4549 size:0x2 Big endian:0x0 to memory:0x75e6830dae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830dae mem-ID=0 size=2 element-size=2 type=Data data=4945
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830dae end_addr=0x75e6830daf
[notice]{DataBlock::Setup} allocate memory for value:0x698b size:0x2 Big endian:0x0 to memory:0x75e6830db0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830db0 mem-ID=0 size=2 element-size=2 type=Data data=8b69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830db0 end_addr=0x75e6830db1
[notice]{DataBlock::Setup} allocate memory for value:0x6512 size:0x2 Big endian:0x0 to memory:0x75e6830db2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830db2 mem-ID=0 size=2 element-size=2 type=Data data=1265
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830db2 end_addr=0x75e6830db3
[notice]{DataBlock::Setup} allocate memory for value:0x60e3 size:0x2 Big endian:0x0 to memory:0x75e6830db4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830db4 mem-ID=0 size=2 element-size=2 type=Data data=e360
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830db4 end_addr=0x75e6830db5
[notice]{DataBlock::Setup} allocate memory for value:0x663c size:0x2 Big endian:0x0 to memory:0x75e6830db6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830db6 mem-ID=0 size=2 element-size=2 type=Data data=3c66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830db6 end_addr=0x75e6830db7
[notice]{DataBlock::Setup} allocate memory for value:0x19aa size:0x2 Big endian:0x0 to memory:0x75e6830db8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830db8 mem-ID=0 size=2 element-size=2 type=Data data=aa19
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830db8 end_addr=0x75e6830db9
[notice]{DataBlock::Setup} allocate memory for value:0x629e size:0x2 Big endian:0x0 to memory:0x75e6830dba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830dba mem-ID=0 size=2 element-size=2 type=Data data=9e62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830dba end_addr=0x75e6830dbb
[notice]{DataBlock::Setup} allocate memory for value:0x4b1b size:0x2 Big endian:0x0 to memory:0x75e6830dbc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830dbc mem-ID=0 size=2 element-size=2 type=Data data=1b4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830dbc end_addr=0x75e6830dbd
[notice]{DataBlock::Setup} allocate memory for value:0x1d0f size:0x2 Big endian:0x0 to memory:0x75e6830dbe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000075e6830dbe mem-ID=0 size=2 element-size=2 type=Data data=0f1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75e6830dbe end_addr=0x75e6830dbf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v7, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v7 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x75e7 value 0x75e7
[info] opname=rd
[notice]Committing instruction "LUI x17, 30183" at 0x80011d30=>[0]0x80011d30 (0x75e78b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d30 mem-ID=0 size=4 element-size=4 type=Instruction data=b7785e07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d30 end_addr=0x80011d33
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x75e7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d34
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x831 value 0x831
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1999" at 0x80011d34=>[0]0x80011d34 (0x8318889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d34 mem-ID=0 size=4 element-size=4 type=Instruction data=9b881883
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d34 end_addr=0x80011d37
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x75e6831, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d38
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80011d38=>[0]0x80011d38 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d38 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d38 end_addr=0x80011d3b
[notice]retire source stage: 1a, access: 0x2, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x75e6831000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d3c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd80 value 0xd80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, -640" at 0x80011d3c=>[0]0x80011d3c (0xd8088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d3c mem-ID=0 size=4 element-size=4 type=Instruction data=938808d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d3c end_addr=0x80011d3f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x75e6830d80, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d40
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x17" at 0x80011d40=>[0]0x80011d40 (0x2888387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d40 mem-ID=0 size=4 element-size=4 type=Instruction data=87838802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d40 end_addr=0x80011d43
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d44
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0xf753a353f7b343b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0xf05b80b3c83f6b0b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0x828011c1a84c1367, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0x427b746c93f722e3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_4 value 0xa111fccfc3e28665, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_5 value 0x45493604134a7359, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_6 value 0x663c60e36512698b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_7 value 0x1d0f4b1b629e19aa, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4700 value 0x4700
[info] opname=rd
[notice]Committing instruction "LUI x30, 18176" at 0x80011d44=>[0]0x80011d44 (0x4700f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d44 mem-ID=0 size=4 element-size=4 type=Instruction data=370f7004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d44 end_addr=0x80011d47
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4700000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d48
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x717 value 0x717
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 1815" at 0x80011d48=>[0]0x80011d48 (0x717f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d48 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f7f71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d48 end_addr=0x80011d4b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4700717, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d4c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xc" at 0x80011d4c=>[0]0x80011d4c (0xcf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d4c mem-ID=0 size=4 element-size=4 type=Instruction data=131fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d4c end_addr=0x80011d4f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4700717000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d50
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x925 value 0x925
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -1755" at 0x80011d50=>[0]0x80011d50 (0x925f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d50 mem-ID=0 size=4 element-size=4 type=Instruction data=130f5f92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d50 end_addr=0x80011d53
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x4700716925, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d54
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071acd8=>part 1 PA [0]0x470071acd8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071acd8=>part 1 PA [0]0x470071acd8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071acd8=>part 1 PA [0]0x470071acd8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe0e1a64c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071acd8=>part 1 PA [0]0x470071acd8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000470071acd8 mem-ID=0 size=4 element-size=4 type=Data data=4ca6e1e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x470071acd8 end_addr=0x470071acdb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47007260d8=>part 1 PA [0]0x47007260d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47007260d8=>part 1 PA [0]0x47007260d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47007260d8=>part 1 PA [0]0x47007260d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b05832c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x47007260d8=>part 1 PA [0]0x47007260d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000047007260d8 mem-ID=0 size=4 element-size=4 type=Data data=2c83051b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x47007260d8 end_addr=0x47007260db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700720c78=>part 1 PA [0]0x4700720c78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700720c78=>part 1 PA [0]0x4700720c78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700720c78=>part 1 PA [0]0x4700720c78 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd5cb3074
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700720c78=>part 1 PA [0]0x4700720c78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004700720c78 mem-ID=0 size=4 element-size=4 type=Data data=7430cbd5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4700720c78 end_addr=0x4700720c7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700726078=>part 1 PA [0]0x4700726078 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700726078=>part 1 PA [0]0x4700726078 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700726078=>part 1 PA [0]0x4700726078 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc207ffc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700726078=>part 1 PA [0]0x4700726078 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004700726078 mem-ID=0 size=4 element-size=4 type=Data data=fc7f200c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4700726078 end_addr=0x470072607b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071d430=>part 1 PA [0]0x470071d430 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071d430=>part 1 PA [0]0x470071d430 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071d430=>part 1 PA [0]0x470071d430 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2e56e030
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071d430=>part 1 PA [0]0x470071d430 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000470071d430 mem-ID=0 size=4 element-size=4 type=Data data=30e0562e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x470071d430 end_addr=0x470071d433
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700723164=>part 1 PA [0]0x4700723164 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700723164=>part 1 PA [0]0x4700723164 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700723164=>part 1 PA [0]0x4700723164 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x48d226f0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700723164=>part 1 PA [0]0x4700723164 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004700723164 mem-ID=0 size=4 element-size=4 type=Data data=f026d248
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4700723164 end_addr=0x4700723167
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071e9d8=>part 1 PA [0]0x470071e9d8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071e9d8=>part 1 PA [0]0x470071e9d8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071e9d8=>part 1 PA [0]0x470071e9d8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a350c40
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x470071e9d8=>part 1 PA [0]0x470071e9d8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000470071e9d8 mem-ID=0 size=4 element-size=4 type=Data data=400c355a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x470071e9d8 end_addr=0x470071e9db
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700725980=>part 1 PA [0]0x4700725980 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700725980=>part 1 PA [0]0x4700725980 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700725980=>part 1 PA [0]0x4700725980 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xd47ab690
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4700725980=>part 1 PA [0]0x4700725980 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004700725980 mem-ID=0 size=4 element-size=4 type=Data data=90b67ad4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4700725980 end_addr=0x4700725983
[notice]Committing instruction "VLUXEI16.V v2, x30, v7, Vector result" at 0x80011d54=>[0]0x80011d54 (0x47f5107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d54 mem-ID=0 size=4 element-size=4 type=Instruction data=07517f04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d54 end_addr=0x80011d57
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d58
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0xb52c4bc9d5cb3074, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x5d5f1c02e56e030, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0xd47ab69087a97483, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v7, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v7 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x69d238ece4 alignment 4 data size 4 base value 0x69d2388f06
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x334f27adc0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5dde size:0x2 Big endian:0x0 to memory:0x334f27adc0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adc0 mem-ID=0 size=2 element-size=2 type=Data data=de5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adc0 end_addr=0x334f27adc1
[notice]{DataBlock::Setup} allocate memory for value:0xda06 size:0x2 Big endian:0x0 to memory:0x334f27adc2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adc2 mem-ID=0 size=2 element-size=2 type=Data data=06da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adc2 end_addr=0x334f27adc3
[notice]{DataBlock::Setup} allocate memory for value:0x2a8e size:0x2 Big endian:0x0 to memory:0x334f27adc4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adc4 mem-ID=0 size=2 element-size=2 type=Data data=8e2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adc4 end_addr=0x334f27adc5
[notice]{DataBlock::Setup} allocate memory for value:0xb58e size:0x2 Big endian:0x0 to memory:0x334f27adc6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adc6 mem-ID=0 size=2 element-size=2 type=Data data=8eb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adc6 end_addr=0x334f27adc7
[notice]{DataBlock::Setup} allocate memory for value:0x3992 size:0x2 Big endian:0x0 to memory:0x334f27adc8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adc8 mem-ID=0 size=2 element-size=2 type=Data data=9239
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adc8 end_addr=0x334f27adc9
[notice]{DataBlock::Setup} allocate memory for value:0x2a52 size:0x2 Big endian:0x0 to memory:0x334f27adca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adca mem-ID=0 size=2 element-size=2 type=Data data=522a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adca end_addr=0x334f27adcb
[notice]{DataBlock::Setup} allocate memory for value:0xea72 size:0x2 Big endian:0x0 to memory:0x334f27adcc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adcc mem-ID=0 size=2 element-size=2 type=Data data=72ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adcc end_addr=0x334f27adcd
[notice]{DataBlock::Setup} allocate memory for value:0xb22e size:0x2 Big endian:0x0 to memory:0x334f27adce bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adce mem-ID=0 size=2 element-size=2 type=Data data=2eb2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adce end_addr=0x334f27adcf
[notice]{DataBlock::Setup} allocate memory for value:0x5868 size:0x2 Big endian:0x0 to memory:0x334f27add0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27add0 mem-ID=0 size=2 element-size=2 type=Data data=6858
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27add0 end_addr=0x334f27add1
[notice]{DataBlock::Setup} allocate memory for value:0x4d03 size:0x2 Big endian:0x0 to memory:0x334f27add2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27add2 mem-ID=0 size=2 element-size=2 type=Data data=034d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27add2 end_addr=0x334f27add3
[notice]{DataBlock::Setup} allocate memory for value:0x1b7 size:0x2 Big endian:0x0 to memory:0x334f27add4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27add4 mem-ID=0 size=2 element-size=2 type=Data data=b701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27add4 end_addr=0x334f27add5
[notice]{DataBlock::Setup} allocate memory for value:0x3ed3 size:0x2 Big endian:0x0 to memory:0x334f27add6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27add6 mem-ID=0 size=2 element-size=2 type=Data data=d33e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27add6 end_addr=0x334f27add7
[notice]{DataBlock::Setup} allocate memory for value:0xfed size:0x2 Big endian:0x0 to memory:0x334f27add8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27add8 mem-ID=0 size=2 element-size=2 type=Data data=ed0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27add8 end_addr=0x334f27add9
[notice]{DataBlock::Setup} allocate memory for value:0x778b size:0x2 Big endian:0x0 to memory:0x334f27adda bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adda mem-ID=0 size=2 element-size=2 type=Data data=8b77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adda end_addr=0x334f27addb
[notice]{DataBlock::Setup} allocate memory for value:0xfc26 size:0x2 Big endian:0x0 to memory:0x334f27addc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27addc mem-ID=0 size=2 element-size=2 type=Data data=26fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27addc end_addr=0x334f27addd
[notice]{DataBlock::Setup} allocate memory for value:0xf9e3 size:0x2 Big endian:0x0 to memory:0x334f27adde bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adde mem-ID=0 size=2 element-size=2 type=Data data=e3f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adde end_addr=0x334f27addf
[notice]{DataBlock::Setup} allocate memory for value:0xdbad size:0x2 Big endian:0x0 to memory:0x334f27ade0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27ade0 mem-ID=0 size=2 element-size=2 type=Data data=addb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27ade0 end_addr=0x334f27ade1
[notice]{DataBlock::Setup} allocate memory for value:0x9ddb size:0x2 Big endian:0x0 to memory:0x334f27ade2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27ade2 mem-ID=0 size=2 element-size=2 type=Data data=db9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27ade2 end_addr=0x334f27ade3
[notice]{DataBlock::Setup} allocate memory for value:0xad74 size:0x2 Big endian:0x0 to memory:0x334f27ade4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27ade4 mem-ID=0 size=2 element-size=2 type=Data data=74ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27ade4 end_addr=0x334f27ade5
[notice]{DataBlock::Setup} allocate memory for value:0xbc52 size:0x2 Big endian:0x0 to memory:0x334f27ade6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27ade6 mem-ID=0 size=2 element-size=2 type=Data data=52bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27ade6 end_addr=0x334f27ade7
[notice]{DataBlock::Setup} allocate memory for value:0x7a1d size:0x2 Big endian:0x0 to memory:0x334f27ade8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27ade8 mem-ID=0 size=2 element-size=2 type=Data data=1d7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27ade8 end_addr=0x334f27ade9
[notice]{DataBlock::Setup} allocate memory for value:0xa103 size:0x2 Big endian:0x0 to memory:0x334f27adea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adea mem-ID=0 size=2 element-size=2 type=Data data=03a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adea end_addr=0x334f27adeb
[notice]{DataBlock::Setup} allocate memory for value:0xe4f5 size:0x2 Big endian:0x0 to memory:0x334f27adec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adec mem-ID=0 size=2 element-size=2 type=Data data=f5e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adec end_addr=0x334f27aded
[notice]{DataBlock::Setup} allocate memory for value:0xd2e size:0x2 Big endian:0x0 to memory:0x334f27adee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adee mem-ID=0 size=2 element-size=2 type=Data data=2e0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adee end_addr=0x334f27adef
[notice]{DataBlock::Setup} allocate memory for value:0xcf9e size:0x2 Big endian:0x0 to memory:0x334f27adf0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adf0 mem-ID=0 size=2 element-size=2 type=Data data=9ecf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adf0 end_addr=0x334f27adf1
[notice]{DataBlock::Setup} allocate memory for value:0xf045 size:0x2 Big endian:0x0 to memory:0x334f27adf2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adf2 mem-ID=0 size=2 element-size=2 type=Data data=45f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adf2 end_addr=0x334f27adf3
[notice]{DataBlock::Setup} allocate memory for value:0xc72c size:0x2 Big endian:0x0 to memory:0x334f27adf4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adf4 mem-ID=0 size=2 element-size=2 type=Data data=2cc7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adf4 end_addr=0x334f27adf5
[notice]{DataBlock::Setup} allocate memory for value:0x8c32 size:0x2 Big endian:0x0 to memory:0x334f27adf6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adf6 mem-ID=0 size=2 element-size=2 type=Data data=328c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adf6 end_addr=0x334f27adf7
[notice]{DataBlock::Setup} allocate memory for value:0x66f6 size:0x2 Big endian:0x0 to memory:0x334f27adf8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adf8 mem-ID=0 size=2 element-size=2 type=Data data=f666
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adf8 end_addr=0x334f27adf9
[notice]{DataBlock::Setup} allocate memory for value:0x26a5 size:0x2 Big endian:0x0 to memory:0x334f27adfa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adfa mem-ID=0 size=2 element-size=2 type=Data data=a526
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adfa end_addr=0x334f27adfb
[notice]{DataBlock::Setup} allocate memory for value:0x19b8 size:0x2 Big endian:0x0 to memory:0x334f27adfc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adfc mem-ID=0 size=2 element-size=2 type=Data data=b819
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adfc end_addr=0x334f27adfd
[notice]{DataBlock::Setup} allocate memory for value:0x2f1a size:0x2 Big endian:0x0 to memory:0x334f27adfe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000334f27adfe mem-ID=0 size=2 element-size=2 type=Data data=1a2f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x334f27adfe end_addr=0x334f27adff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v23, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v23 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x5 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x334f value 0x334f
[info] opname=rd
[notice]Committing instruction "LUI x13, 13135" at 0x80011d58=>[0]0x80011d58 (0x334f6b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d58 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f63403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d58 end_addr=0x80011d5b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x334f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d5c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x27b value 0x27b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 635" at 0x80011d5c=>[0]0x80011d5c (0x27b6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d5c mem-ID=0 size=4 element-size=4 type=Instruction data=9b86b627
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d5c end_addr=0x80011d5f
[notice]retire source stage: 3, access: 0xa, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x334f27b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d60
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x80011d60=>[0]0x80011d60 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d60 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d60 end_addr=0x80011d63
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x334f27b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d64
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdc0 value 0xdc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -576" at 0x80011d64=>[0]0x80011d64 (0xdc068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d64 mem-ID=0 size=4 element-size=4 type=Instruction data=938606dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d64 end_addr=0x80011d67
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x334f27adc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d68
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x13" at 0x80011d68=>[0]0x80011d68 (0x2868b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d68 mem-ID=0 size=4 element-size=4 type=Instruction data=878b8602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d68 end_addr=0x80011d6b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d6c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_0 value 0xb58e2a8eda065dde, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_1 value 0xb22eea722a523992, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_2 value 0x3ed301b74d035868, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_3 value 0xf9e3fc26778b0fed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_4 value 0xbc52ad749ddbdbad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_5 value 0xd2ee4f5a1037a1d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_6 value 0x8c32c72cf045cf9e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v23_7 value 0x2f1a19b826a566f6, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x69d2 value 0x69d2
[info] opname=rd
[notice]Committing instruction "LUI x5, 27090" at 0x80011d6c=>[0]0x80011d6c (0x69d22b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d6c mem-ID=0 size=4 element-size=4 type=Instruction data=b7229d06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d6c end_addr=0x80011d6f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x69d2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d70
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x389 value 0x389
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, 905" at 0x80011d70=>[0]0x80011d70 (0x3892829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d70 mem-ID=0 size=4 element-size=4 type=Instruction data=9b829238
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d70 end_addr=0x80011d73
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x69d2389, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d74
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80011d74=>[0]0x80011d74 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d74 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d74 end_addr=0x80011d77
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x69d2389000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d78
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf06 value 0xf06
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -250" at 0x80011d78=>[0]0x80011d78 (0xf0628293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d78 mem-ID=0 size=4 element-size=4 type=Instruction data=938262f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d78 end_addr=0x80011d7b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x69d2388f06, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d7c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238ece4=>part 1 PA [0]0x69d238ece4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238ece4=>part 1 PA [0]0x69d238ece4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238ece4=>part 1 PA [0]0x69d238ece4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238ece4=>part 1 PA [0]0x69d238ece4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d238ece4 mem-ID=0 size=4 element-size=4 type=Data data=e576d7ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d238ece4 end_addr=0x69d238ece7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d239690c=>part 1 PA [0]0x69d239690c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d239690c=>part 1 PA [0]0x69d239690c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d239690c=>part 1 PA [0]0x69d239690c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d239690c=>part 1 PA [0]0x69d239690c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d239690c mem-ID=0 size=4 element-size=4 type=Data data=a2b272ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d239690c end_addr=0x69d239690f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b994=>part 1 PA [0]0x69d238b994 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b994=>part 1 PA [0]0x69d238b994 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b994=>part 1 PA [0]0x69d238b994 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b994=>part 1 PA [0]0x69d238b994 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d238b994 mem-ID=0 size=4 element-size=4 type=Data data=45d7459e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d238b994 end_addr=0x69d238b997
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394494=>part 1 PA [0]0x69d2394494 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394494=>part 1 PA [0]0x69d2394494 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394494=>part 1 PA [0]0x69d2394494 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394494=>part 1 PA [0]0x69d2394494 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d2394494 mem-ID=0 size=4 element-size=4 type=Data data=9eb5134f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d2394494 end_addr=0x69d2394497
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238c898=>part 1 PA [0]0x69d238c898 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238c898=>part 1 PA [0]0x69d238c898 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238c898=>part 1 PA [0]0x69d238c898 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238c898=>part 1 PA [0]0x69d238c898 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d238c898 mem-ID=0 size=4 element-size=4 type=Data data=062b5719
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d238c898 end_addr=0x69d238c89b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b958=>part 1 PA [0]0x69d238b958 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b958=>part 1 PA [0]0x69d238b958 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b958=>part 1 PA [0]0x69d238b958 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d238b958=>part 1 PA [0]0x69d238b958 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d238b958 mem-ID=0 size=4 element-size=4 type=Data data=cdcdf04b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d238b958 end_addr=0x69d238b95b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2397978=>part 1 PA [0]0x69d2397978 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2397978=>part 1 PA [0]0x69d2397978 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2397978=>part 1 PA [0]0x69d2397978 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2397978=>part 1 PA [0]0x69d2397978 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d2397978 mem-ID=0 size=4 element-size=4 type=Data data=edae4efc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d2397978 end_addr=0x69d239797b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394134=>part 1 PA [0]0x69d2394134 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394134=>part 1 PA [0]0x69d2394134 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394134=>part 1 PA [0]0x69d2394134 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x69d2394134=>part 1 PA [0]0x69d2394134 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000069d2394134 mem-ID=0 size=4 element-size=4 type=Data data=4aa34105
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x69d2394134 end_addr=0x69d2394137
[notice]Committing instruction "VSOXEI16.V v7, x5, v23, Unmasked" at 0x80011d7c=>[0]0x80011d7c (0xf72d3a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d7c mem-ID=0 size=4 element-size=4 type=Instruction data=a7d3720f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d7c end_addr=0x80011d7f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d80
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d238ece4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d239690c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d238b994
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d2394494
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d238c898
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d238b958
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d2397978
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x69d2394134
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v23, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v23 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x5 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x41a484e14c alignment 4 data size 4 base value 0x40d95f8493
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4824bcaec0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xcb255cb9 size:0x4 Big endian:0x0 to memory:0x4824bcaec0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaec0 mem-ID=0 size=4 element-size=4 type=Data data=b95c25cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaec0 end_addr=0x4824bcaec3
[notice]{DataBlock::Setup} allocate memory for value:0x6710c42d size:0x4 Big endian:0x0 to memory:0x4824bcaec4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaec4 mem-ID=0 size=4 element-size=4 type=Data data=2dc41067
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaec4 end_addr=0x4824bcaec7
[notice]{DataBlock::Setup} allocate memory for value:0x67c04c75 size:0x4 Big endian:0x0 to memory:0x4824bcaec8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaec8 mem-ID=0 size=4 element-size=4 type=Data data=754cc067
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaec8 end_addr=0x4824bcaecb
[notice]{DataBlock::Setup} allocate memory for value:0x6d414cc1 size:0x4 Big endian:0x0 to memory:0x4824bcaecc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaecc mem-ID=0 size=4 element-size=4 type=Data data=c14c416d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaecc end_addr=0x4824bcaecf
[notice]{DataBlock::Setup} allocate memory for value:0xbbbd0b29 size:0x4 Big endian:0x0 to memory:0x4824bcaed0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaed0 mem-ID=0 size=4 element-size=4 type=Data data=290bbdbb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaed0 end_addr=0x4824bcaed3
[notice]{DataBlock::Setup} allocate memory for value:0x79f105c5 size:0x4 Big endian:0x0 to memory:0x4824bcaed4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaed4 mem-ID=0 size=4 element-size=4 type=Data data=c505f179
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaed4 end_addr=0x4824bcaed7
[notice]{DataBlock::Setup} allocate memory for value:0x4d834c11 size:0x4 Big endian:0x0 to memory:0x4824bcaed8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaed8 mem-ID=0 size=4 element-size=4 type=Data data=114c834d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaed8 end_addr=0x4824bcaedb
[notice]{DataBlock::Setup} allocate memory for value:0x86be3d2d size:0x4 Big endian:0x0 to memory:0x4824bcaedc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaedc mem-ID=0 size=4 element-size=4 type=Data data=2d3dbe86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaedc end_addr=0x4824bcaedf
[notice]{DataBlock::Setup} allocate memory for value:0xddc971b4 size:0x4 Big endian:0x0 to memory:0x4824bcaee0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaee0 mem-ID=0 size=4 element-size=4 type=Data data=b471c9dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaee0 end_addr=0x4824bcaee3
[notice]{DataBlock::Setup} allocate memory for value:0x547cc918 size:0x4 Big endian:0x0 to memory:0x4824bcaee4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaee4 mem-ID=0 size=4 element-size=4 type=Data data=18c97c54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaee4 end_addr=0x4824bcaee7
[notice]{DataBlock::Setup} allocate memory for value:0x7c3e6ad3 size:0x4 Big endian:0x0 to memory:0x4824bcaee8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaee8 mem-ID=0 size=4 element-size=4 type=Data data=d36a3e7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaee8 end_addr=0x4824bcaeeb
[notice]{DataBlock::Setup} allocate memory for value:0x4a329685 size:0x4 Big endian:0x0 to memory:0x4824bcaeec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaeec mem-ID=0 size=4 element-size=4 type=Data data=8596324a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaeec end_addr=0x4824bcaeef
[notice]{DataBlock::Setup} allocate memory for value:0x3eef383f size:0x4 Big endian:0x0 to memory:0x4824bcaef0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaef0 mem-ID=0 size=4 element-size=4 type=Data data=3f38ef3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaef0 end_addr=0x4824bcaef3
[notice]{DataBlock::Setup} allocate memory for value:0xead962d4 size:0x4 Big endian:0x0 to memory:0x4824bcaef4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaef4 mem-ID=0 size=4 element-size=4 type=Data data=d462d9ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaef4 end_addr=0x4824bcaef7
[notice]{DataBlock::Setup} allocate memory for value:0x812e48cb size:0x4 Big endian:0x0 to memory:0x4824bcaef8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaef8 mem-ID=0 size=4 element-size=4 type=Data data=cb482e81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaef8 end_addr=0x4824bcaefb
[notice]{DataBlock::Setup} allocate memory for value:0x72257544 size:0x4 Big endian:0x0 to memory:0x4824bcaefc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004824bcaefc mem-ID=0 size=4 element-size=4 type=Data data=44752572
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4824bcaefc end_addr=0x4824bcaeff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v21, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v21 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x30 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4825 value 0x4825
[info] opname=rd
[notice]Committing instruction "LUI x18, 18469" at 0x80011d80=>[0]0x80011d80 (0x4825937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d80 mem-ID=0 size=4 element-size=4 type=Instruction data=37598204
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d80 end_addr=0x80011d83
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4825000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbcb value 0xbcb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -1077" at 0x80011d84=>[0]0x80011d84 (0xbcb9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d84 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b9bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d84 end_addr=0x80011d87
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4824bcb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80011d88=>[0]0x80011d88 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d88 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d88 end_addr=0x80011d8b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4824bcb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -320" at 0x80011d8c=>[0]0x80011d8c (0xec090913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d8c mem-ID=0 size=4 element-size=4 type=Instruction data=130909ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d8c end_addr=0x80011d8f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x4824bcaec0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d90
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x18" at 0x80011d90=>[0]0x80011d90 (0x2890a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d90 mem-ID=0 size=4 element-size=4 type=Instruction data=870a8902
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d90 end_addr=0x80011d93
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d94
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_0 value 0x6710c42dcb255cb9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_1 value 0x6d414cc167c04c75, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_2 value 0x79f105c5bbbd0b29, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_3 value 0x86be3d2d4d834c11, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_4 value 0x547cc918ddc971b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_5 value 0x4a3296857c3e6ad3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_6 value 0xead962d43eef383f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v21_7 value 0x72257544812e48cb, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x81b value 0x81b
[info] opname=rd
[notice]Committing instruction "LUI x30, 2075" at 0x80011d94=>[0]0x80011d94 (0x81bf37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d94 mem-ID=0 size=4 element-size=4 type=Instruction data=37bf8100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d94 end_addr=0x80011d97
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x81b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d98
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2bf value 0x2bf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 703" at 0x80011d98=>[0]0x80011d98 (0x2bff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d98 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fff2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d98 end_addr=0x80011d9b
[notice]retire source stage: 12, access: 0x14, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x81b2bf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011d9c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xf" at 0x80011d9c=>[0]0x80011d9c (0xff1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011d9c mem-ID=0 size=4 element-size=4 type=Instruction data=131fff00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011d9c end_addr=0x80011d9f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x40d95f8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x493 value 0x493
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1171" at 0x80011da0=>[0]0x80011da0 (0x493f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da0 mem-ID=0 size=4 element-size=4 type=Instruction data=130f3f49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da0 end_addr=0x80011da3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x30 value 0x40d95f8493, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41a484e14c=>part 1 PA [0]0x41a484e14c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41a484e14c=>part 1 PA [0]0x41a484e14c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41a484e14c=>part 1 PA [0]0x41a484e14c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41a484e14c=>part 1 PA [0]0x41a484e14c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041a484e14c mem-ID=0 size=4 element-size=4 type=Data data=d8a859d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41a484e14c end_addr=0x41a484e14f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41407048c0=>part 1 PA [0]0x41407048c0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41407048c0=>part 1 PA [0]0x41407048c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41407048c0=>part 1 PA [0]0x41407048c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41407048c0=>part 1 PA [0]0x41407048c0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041407048c0 mem-ID=0 size=4 element-size=4 type=Data data=f2362d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41407048c0 end_addr=0x41407048c3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41411fd108=>part 1 PA [0]0x41411fd108 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41411fd108=>part 1 PA [0]0x41411fd108 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41411fd108=>part 1 PA [0]0x41411fd108 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41411fd108=>part 1 PA [0]0x41411fd108 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041411fd108 mem-ID=0 size=4 element-size=4 type=Data data=c9e7a714
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41411fd108 end_addr=0x41411fd10b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4146a0d154=>part 1 PA [0]0x4146a0d154 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4146a0d154=>part 1 PA [0]0x4146a0d154 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4146a0d154=>part 1 PA [0]0x4146a0d154 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4146a0d154=>part 1 PA [0]0x4146a0d154 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004146a0d154 mem-ID=0 size=4 element-size=4 type=Data data=466c99a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4146a0d154 end_addr=0x4146a0d157
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41951c8fbc=>part 1 PA [0]0x41951c8fbc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41951c8fbc=>part 1 PA [0]0x41951c8fbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41951c8fbc=>part 1 PA [0]0x41951c8fbc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41951c8fbc=>part 1 PA [0]0x41951c8fbc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041951c8fbc mem-ID=0 size=4 element-size=4 type=Data data=0cec044d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41951c8fbc end_addr=0x41951c8fbf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4153508a58=>part 1 PA [0]0x4153508a58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4153508a58=>part 1 PA [0]0x4153508a58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4153508a58=>part 1 PA [0]0x4153508a58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4153508a58=>part 1 PA [0]0x4153508a58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004153508a58 mem-ID=0 size=4 element-size=4 type=Data data=b37529d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4153508a58 end_addr=0x4153508a5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4126e2d0a4=>part 1 PA [0]0x4126e2d0a4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4126e2d0a4=>part 1 PA [0]0x4126e2d0a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4126e2d0a4=>part 1 PA [0]0x4126e2d0a4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4126e2d0a4=>part 1 PA [0]0x4126e2d0a4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004126e2d0a4 mem-ID=0 size=4 element-size=4 type=Data data=28b86494
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4126e2d0a4 end_addr=0x4126e2d0a7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41601dc1c0=>part 1 PA [0]0x41601dc1c0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41601dc1c0=>part 1 PA [0]0x41601dc1c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41601dc1c0=>part 1 PA [0]0x41601dc1c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x41601dc1c0=>part 1 PA [0]0x41601dc1c0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041601dc1c0 mem-ID=0 size=4 element-size=4 type=Data data=76c47a2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41601dc1c0 end_addr=0x41601dc1c3
[notice]Committing instruction "VSUXEI32.V v28, x30, v21, Vector result" at 0x80011da4=>[0]0x80011da4 (0x55f6e27) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da4 mem-ID=0 size=4 element-size=4 type=Instruction data=276e5f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da4 end_addr=0x80011da7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011da8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x41411fd108
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x41951c8fbc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x41601dc1c0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v21, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v21 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x30 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x60f634095c alignment 4 data size 4 base value 0x60f634090b
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x9bc052ac0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x9bc052ac0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac0 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac0 end_addr=0x9bc052ac0
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x9bc052ac1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac1 mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac1 end_addr=0x9bc052ac1
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x9bc052ac2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac2 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac2 end_addr=0x9bc052ac2
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x9bc052ac3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac3 mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac3 end_addr=0x9bc052ac3
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x9bc052ac4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac4 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac4 end_addr=0x9bc052ac4
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x9bc052ac5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac5 mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac5 end_addr=0x9bc052ac5
[notice]{DataBlock::Setup} allocate memory for value:0x65 size:0x1 Big endian:0x0 to memory:0x9bc052ac6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac6 mem-ID=0 size=1 element-size=1 type=Data data=65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac6 end_addr=0x9bc052ac6
[notice]{DataBlock::Setup} allocate memory for value:0x79 size:0x1 Big endian:0x0 to memory:0x9bc052ac7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac7 mem-ID=0 size=1 element-size=1 type=Data data=79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac7 end_addr=0x9bc052ac7
[notice]{DataBlock::Setup} allocate memory for value:0x5a size:0x1 Big endian:0x0 to memory:0x9bc052ac8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac8 mem-ID=0 size=1 element-size=1 type=Data data=5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac8 end_addr=0x9bc052ac8
[notice]{DataBlock::Setup} allocate memory for value:0xf size:0x1 Big endian:0x0 to memory:0x9bc052ac9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ac9 mem-ID=0 size=1 element-size=1 type=Data data=0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ac9 end_addr=0x9bc052ac9
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x9bc052aca bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aca mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aca end_addr=0x9bc052aca
[notice]{DataBlock::Setup} allocate memory for value:0x89 size:0x1 Big endian:0x0 to memory:0x9bc052acb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052acb mem-ID=0 size=1 element-size=1 type=Data data=89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052acb end_addr=0x9bc052acb
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x9bc052acc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052acc mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052acc end_addr=0x9bc052acc
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x9bc052acd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052acd mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052acd end_addr=0x9bc052acd
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x9bc052ace bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ace mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ace end_addr=0x9bc052ace
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x9bc052acf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052acf mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052acf end_addr=0x9bc052acf
[notice]{DataBlock::Setup} allocate memory for value:0xfb size:0x1 Big endian:0x0 to memory:0x9bc052ad0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad0 mem-ID=0 size=1 element-size=1 type=Data data=fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad0 end_addr=0x9bc052ad0
[notice]{DataBlock::Setup} allocate memory for value:0xc5 size:0x1 Big endian:0x0 to memory:0x9bc052ad1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad1 mem-ID=0 size=1 element-size=1 type=Data data=c5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad1 end_addr=0x9bc052ad1
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x9bc052ad2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad2 mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad2 end_addr=0x9bc052ad2
[notice]{DataBlock::Setup} allocate memory for value:0x6 size:0x1 Big endian:0x0 to memory:0x9bc052ad3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad3 mem-ID=0 size=1 element-size=1 type=Data data=06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad3 end_addr=0x9bc052ad3
[notice]{DataBlock::Setup} allocate memory for value:0x9c size:0x1 Big endian:0x0 to memory:0x9bc052ad4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad4 mem-ID=0 size=1 element-size=1 type=Data data=9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad4 end_addr=0x9bc052ad4
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x9bc052ad5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad5 mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad5 end_addr=0x9bc052ad5
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x9bc052ad6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad6 mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad6 end_addr=0x9bc052ad6
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x9bc052ad7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad7 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad7 end_addr=0x9bc052ad7
[notice]{DataBlock::Setup} allocate memory for value:0xae size:0x1 Big endian:0x0 to memory:0x9bc052ad8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad8 mem-ID=0 size=1 element-size=1 type=Data data=ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad8 end_addr=0x9bc052ad8
[notice]{DataBlock::Setup} allocate memory for value:0x49 size:0x1 Big endian:0x0 to memory:0x9bc052ad9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ad9 mem-ID=0 size=1 element-size=1 type=Data data=49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ad9 end_addr=0x9bc052ad9
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x9bc052ada bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ada mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ada end_addr=0x9bc052ada
[notice]{DataBlock::Setup} allocate memory for value:0xf7 size:0x1 Big endian:0x0 to memory:0x9bc052adb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052adb mem-ID=0 size=1 element-size=1 type=Data data=f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052adb end_addr=0x9bc052adb
[notice]{DataBlock::Setup} allocate memory for value:0xea size:0x1 Big endian:0x0 to memory:0x9bc052adc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052adc mem-ID=0 size=1 element-size=1 type=Data data=ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052adc end_addr=0x9bc052adc
[notice]{DataBlock::Setup} allocate memory for value:0x9 size:0x1 Big endian:0x0 to memory:0x9bc052add bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052add mem-ID=0 size=1 element-size=1 type=Data data=09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052add end_addr=0x9bc052add
[notice]{DataBlock::Setup} allocate memory for value:0x29 size:0x1 Big endian:0x0 to memory:0x9bc052ade bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ade mem-ID=0 size=1 element-size=1 type=Data data=29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ade end_addr=0x9bc052ade
[notice]{DataBlock::Setup} allocate memory for value:0x65 size:0x1 Big endian:0x0 to memory:0x9bc052adf bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052adf mem-ID=0 size=1 element-size=1 type=Data data=65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052adf end_addr=0x9bc052adf
[notice]{DataBlock::Setup} allocate memory for value:0x1e size:0x1 Big endian:0x0 to memory:0x9bc052ae0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae0 mem-ID=0 size=1 element-size=1 type=Data data=1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae0 end_addr=0x9bc052ae0
[notice]{DataBlock::Setup} allocate memory for value:0x76 size:0x1 Big endian:0x0 to memory:0x9bc052ae1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae1 mem-ID=0 size=1 element-size=1 type=Data data=76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae1 end_addr=0x9bc052ae1
[notice]{DataBlock::Setup} allocate memory for value:0x6d size:0x1 Big endian:0x0 to memory:0x9bc052ae2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae2 mem-ID=0 size=1 element-size=1 type=Data data=6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae2 end_addr=0x9bc052ae2
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x9bc052ae3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae3 mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae3 end_addr=0x9bc052ae3
[notice]{DataBlock::Setup} allocate memory for value:0x9d size:0x1 Big endian:0x0 to memory:0x9bc052ae4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae4 mem-ID=0 size=1 element-size=1 type=Data data=9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae4 end_addr=0x9bc052ae4
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x9bc052ae5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae5 mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae5 end_addr=0x9bc052ae5
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x9bc052ae6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae6 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae6 end_addr=0x9bc052ae6
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x9bc052ae7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae7 mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae7 end_addr=0x9bc052ae7
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x9bc052ae8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae8 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae8 end_addr=0x9bc052ae8
[notice]{DataBlock::Setup} allocate memory for value:0x9f size:0x1 Big endian:0x0 to memory:0x9bc052ae9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052ae9 mem-ID=0 size=1 element-size=1 type=Data data=9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052ae9 end_addr=0x9bc052ae9
[notice]{DataBlock::Setup} allocate memory for value:0xd size:0x1 Big endian:0x0 to memory:0x9bc052aea bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aea mem-ID=0 size=1 element-size=1 type=Data data=0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aea end_addr=0x9bc052aea
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x9bc052aeb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aeb mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aeb end_addr=0x9bc052aeb
[notice]{DataBlock::Setup} allocate memory for value:0x77 size:0x1 Big endian:0x0 to memory:0x9bc052aec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aec mem-ID=0 size=1 element-size=1 type=Data data=77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aec end_addr=0x9bc052aec
[notice]{DataBlock::Setup} allocate memory for value:0x83 size:0x1 Big endian:0x0 to memory:0x9bc052aed bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aed mem-ID=0 size=1 element-size=1 type=Data data=83
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aed end_addr=0x9bc052aed
[notice]{DataBlock::Setup} allocate memory for value:0x7c size:0x1 Big endian:0x0 to memory:0x9bc052aee bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aee mem-ID=0 size=1 element-size=1 type=Data data=7c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aee end_addr=0x9bc052aee
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x9bc052aef bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aef mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aef end_addr=0x9bc052aef
[notice]{DataBlock::Setup} allocate memory for value:0x37 size:0x1 Big endian:0x0 to memory:0x9bc052af0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af0 mem-ID=0 size=1 element-size=1 type=Data data=37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af0 end_addr=0x9bc052af0
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x9bc052af1 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af1 mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af1 end_addr=0x9bc052af1
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x9bc052af2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af2 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af2 end_addr=0x9bc052af2
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x9bc052af3 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af3 mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af3 end_addr=0x9bc052af3
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x9bc052af4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af4 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af4 end_addr=0x9bc052af4
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x9bc052af5 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af5 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af5 end_addr=0x9bc052af5
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x9bc052af6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af6 mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af6 end_addr=0x9bc052af6
[notice]{DataBlock::Setup} allocate memory for value:0xb1 size:0x1 Big endian:0x0 to memory:0x9bc052af7 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af7 mem-ID=0 size=1 element-size=1 type=Data data=b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af7 end_addr=0x9bc052af7
[notice]{DataBlock::Setup} allocate memory for value:0x3c size:0x1 Big endian:0x0 to memory:0x9bc052af8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af8 mem-ID=0 size=1 element-size=1 type=Data data=3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af8 end_addr=0x9bc052af8
[notice]{DataBlock::Setup} allocate memory for value:0x8a size:0x1 Big endian:0x0 to memory:0x9bc052af9 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052af9 mem-ID=0 size=1 element-size=1 type=Data data=8a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052af9 end_addr=0x9bc052af9
[notice]{DataBlock::Setup} allocate memory for value:0x82 size:0x1 Big endian:0x0 to memory:0x9bc052afa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052afa mem-ID=0 size=1 element-size=1 type=Data data=82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052afa end_addr=0x9bc052afa
[notice]{DataBlock::Setup} allocate memory for value:0x75 size:0x1 Big endian:0x0 to memory:0x9bc052afb bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052afb mem-ID=0 size=1 element-size=1 type=Data data=75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052afb end_addr=0x9bc052afb
[notice]{DataBlock::Setup} allocate memory for value:0xa7 size:0x1 Big endian:0x0 to memory:0x9bc052afc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052afc mem-ID=0 size=1 element-size=1 type=Data data=a7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052afc end_addr=0x9bc052afc
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x9bc052afd bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052afd mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052afd end_addr=0x9bc052afd
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x9bc052afe bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052afe mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052afe end_addr=0x9bc052afe
[notice]{DataBlock::Setup} allocate memory for value:0xd2 size:0x1 Big endian:0x0 to memory:0x9bc052aff bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000009bc052aff mem-ID=0 size=1 element-size=1 type=Data data=d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x9bc052aff end_addr=0x9bc052aff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v24 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x31 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x9bc value 0x9bc
[info] opname=rd
[notice]Committing instruction "LUI x9, 2492" at 0x80011da8=>[0]0x80011da8 (0x9bc4b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011da8 mem-ID=0 size=4 element-size=4 type=Instruction data=b7c49b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011da8 end_addr=0x80011dab
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x9bc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dac
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x53 value 0x53
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, 83" at 0x80011dac=>[0]0x80011dac (0x534849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dac mem-ID=0 size=4 element-size=4 type=Instruction data=9b843405
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dac end_addr=0x80011daf
[notice]retire source stage: 17, access: 0x1c, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x9bc053, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x80011db0=>[0]0x80011db0 (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db0 mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db0 end_addr=0x80011db3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x9bc053000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xac0 value 0xac0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -1344" at 0x80011db4=>[0]0x80011db4 (0xac048493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db4 mem-ID=0 size=4 element-size=4 type=Instruction data=938404ac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db4 end_addr=0x80011db7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x9 value 0x9bc052ac0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011db8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v24, x9" at 0x80011db8=>[0]0x80011db8 (0x2848c07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011db8 mem-ID=0 size=4 element-size=4 type=Instruction data=078c8402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011db8 end_addr=0x80011dbb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dbc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_0 value 0x7965c579d1358951, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_1 value 0xd6c637c89df0f5a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_2 value 0x37cade9c0628c5fb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_3 value 0x652909eaf7e449ae, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_4 value 0x5d388d9d7b6d761e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_5 value 0xa07c8377ab0d9f51, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_6 value 0xb18fadf651f23337, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v24_7 value 0xd298fca775828a3c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x60f6 value 0x60f6
[info] opname=rd
[notice]Committing instruction "LUI x31, 24822" at 0x80011dbc=>[0]0x80011dbc (0x60f6fb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dbc mem-ID=0 size=4 element-size=4 type=Instruction data=b76f0f06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dbc end_addr=0x80011dbf
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x60f6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x341 value 0x341
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, 833" at 0x80011dc0=>[0]0x80011dc0 (0x341f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f1f34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc0 end_addr=0x80011dc3
[notice]retire source stage: 1c, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x60f6341, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x80011dc4=>[0]0x80011dc4 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc4 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc4 end_addr=0x80011dc7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x60f6341000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dc8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x90b value 0x90b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, -1781" at 0x80011dc8=>[0]0x80011dc8 (0x90bf8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dc8 mem-ID=0 size=4 element-size=4 type=Instruction data=938fbf90
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dc8 end_addr=0x80011dcb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x60f634090b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dcc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f634095c=>part 1 PA [0]0x60f634095c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f634095c=>part 1 PA [0]0x60f634095c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f634095c=>part 1 PA [0]0x60f634095c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f634095c=>part 1 PA [0]0x60f634095c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f634095c mem-ID=0 size=4 element-size=4 type=Data data=8c6461e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f634095c end_addr=0x60f634095f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340994=>part 1 PA [0]0x60f6340994 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340994=>part 1 PA [0]0x60f6340994 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340994=>part 1 PA [0]0x60f6340994 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x286b5b44
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340994=>part 1 PA [0]0x60f6340994 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f6340994 mem-ID=0 size=4 element-size=4 type=Data data=445b6b28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f6340994 end_addr=0x60f6340997
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340940=>part 1 PA [0]0x60f6340940 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340940=>part 1 PA [0]0x60f6340940 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340940=>part 1 PA [0]0x60f6340940 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2f6679f4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340940=>part 1 PA [0]0x60f6340940 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f6340940 mem-ID=0 size=4 element-size=4 type=Data data=f479662f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f6340940 end_addr=0x60f6340943
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409dc=>part 1 PA [0]0x60f63409dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409dc=>part 1 PA [0]0x60f63409dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409dc=>part 1 PA [0]0x60f63409dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409dc=>part 1 PA [0]0x60f63409dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f63409dc mem-ID=0 size=4 element-size=4 type=Data data=30347e12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f63409dc end_addr=0x60f63409df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340984=>part 1 PA [0]0x60f6340984 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340984=>part 1 PA [0]0x60f6340984 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340984=>part 1 PA [0]0x60f6340984 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xef7603d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340984=>part 1 PA [0]0x60f6340984 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f6340984 mem-ID=0 size=4 element-size=4 type=Data data=d40376ef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f6340984 end_addr=0x60f6340987
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409d0=>part 1 PA [0]0x60f63409d0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409d0=>part 1 PA [0]0x60f63409d0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409d0=>part 1 PA [0]0x60f63409d0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x3efbece8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f63409d0=>part 1 PA [0]0x60f63409d0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f63409d0 mem-ID=0 size=4 element-size=4 type=Data data=e8ecfb3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f63409d0 end_addr=0x60f63409d3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340970=>part 1 PA [0]0x60f6340970 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340970=>part 1 PA [0]0x60f6340970 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340970=>part 1 PA [0]0x60f6340970 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe4627e00
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340970=>part 1 PA [0]0x60f6340970 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000060f6340970 mem-ID=0 size=4 element-size=4 type=Data data=007e62e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x60f6340970 end_addr=0x60f6340973
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x60f6340984=>part 1 PA [0]0x60f6340984 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VLOXEI8.V v29, x31, v24, Vector result" at 0x80011dcc=>[0]0x80011dcc (0xd8f8e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dcc mem-ID=0 size=4 element-size=4 type=Instruction data=878e8f0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dcc end_addr=0x80011dcf
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0xd4b406142f6679f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0xd4b405f9ef7603d4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0xef7603d4f0d47059, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v24 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x31 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x4ac5f27cac alignment 4 data size 4 base value 0x4ac5f27c76
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3ed0ac540 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x36 size:0x1 Big endian:0x0 to memory:0x3ed0ac540 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac540 mem-ID=0 size=1 element-size=1 type=Data data=36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac540 end_addr=0x3ed0ac540
[notice]{DataBlock::Setup} allocate memory for value:0xe2 size:0x1 Big endian:0x0 to memory:0x3ed0ac541 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac541 mem-ID=0 size=1 element-size=1 type=Data data=e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac541 end_addr=0x3ed0ac541
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x3ed0ac542 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac542 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac542 end_addr=0x3ed0ac542
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x3ed0ac543 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac543 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac543 end_addr=0x3ed0ac543
[notice]{DataBlock::Setup} allocate memory for value:0xde size:0x1 Big endian:0x0 to memory:0x3ed0ac544 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac544 mem-ID=0 size=1 element-size=1 type=Data data=de
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac544 end_addr=0x3ed0ac544
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x3ed0ac545 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac545 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac545 end_addr=0x3ed0ac545
[notice]{DataBlock::Setup} allocate memory for value:0x1e size:0x1 Big endian:0x0 to memory:0x3ed0ac546 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac546 mem-ID=0 size=1 element-size=1 type=Data data=1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac546 end_addr=0x3ed0ac546
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x3ed0ac547 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac547 mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac547 end_addr=0x3ed0ac547
[notice]{DataBlock::Setup} allocate memory for value:0x34 size:0x1 Big endian:0x0 to memory:0x3ed0ac548 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac548 mem-ID=0 size=1 element-size=1 type=Data data=34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac548 end_addr=0x3ed0ac548
[notice]{DataBlock::Setup} allocate memory for value:0x6f size:0x1 Big endian:0x0 to memory:0x3ed0ac549 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac549 mem-ID=0 size=1 element-size=1 type=Data data=6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac549 end_addr=0x3ed0ac549
[notice]{DataBlock::Setup} allocate memory for value:0xf5 size:0x1 Big endian:0x0 to memory:0x3ed0ac54a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54a mem-ID=0 size=1 element-size=1 type=Data data=f5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54a end_addr=0x3ed0ac54a
[notice]{DataBlock::Setup} allocate memory for value:0x98 size:0x1 Big endian:0x0 to memory:0x3ed0ac54b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54b mem-ID=0 size=1 element-size=1 type=Data data=98
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54b end_addr=0x3ed0ac54b
[notice]{DataBlock::Setup} allocate memory for value:0x66 size:0x1 Big endian:0x0 to memory:0x3ed0ac54c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54c mem-ID=0 size=1 element-size=1 type=Data data=66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54c end_addr=0x3ed0ac54c
[notice]{DataBlock::Setup} allocate memory for value:0xcf size:0x1 Big endian:0x0 to memory:0x3ed0ac54d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54d mem-ID=0 size=1 element-size=1 type=Data data=cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54d end_addr=0x3ed0ac54d
[notice]{DataBlock::Setup} allocate memory for value:0x33 size:0x1 Big endian:0x0 to memory:0x3ed0ac54e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54e mem-ID=0 size=1 element-size=1 type=Data data=33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54e end_addr=0x3ed0ac54e
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x3ed0ac54f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac54f mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac54f end_addr=0x3ed0ac54f
[notice]{DataBlock::Setup} allocate memory for value:0x47 size:0x1 Big endian:0x0 to memory:0x3ed0ac550 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac550 mem-ID=0 size=1 element-size=1 type=Data data=47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac550 end_addr=0x3ed0ac550
[notice]{DataBlock::Setup} allocate memory for value:0x8b size:0x1 Big endian:0x0 to memory:0x3ed0ac551 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac551 mem-ID=0 size=1 element-size=1 type=Data data=8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac551 end_addr=0x3ed0ac551
[notice]{DataBlock::Setup} allocate memory for value:0x46 size:0x1 Big endian:0x0 to memory:0x3ed0ac552 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac552 mem-ID=0 size=1 element-size=1 type=Data data=46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac552 end_addr=0x3ed0ac552
[notice]{DataBlock::Setup} allocate memory for value:0x4d size:0x1 Big endian:0x0 to memory:0x3ed0ac553 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac553 mem-ID=0 size=1 element-size=1 type=Data data=4d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac553 end_addr=0x3ed0ac553
[notice]{DataBlock::Setup} allocate memory for value:0x62 size:0x1 Big endian:0x0 to memory:0x3ed0ac554 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac554 mem-ID=0 size=1 element-size=1 type=Data data=62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac554 end_addr=0x3ed0ac554
[notice]{DataBlock::Setup} allocate memory for value:0x64 size:0x1 Big endian:0x0 to memory:0x3ed0ac555 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac555 mem-ID=0 size=1 element-size=1 type=Data data=64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac555 end_addr=0x3ed0ac555
[notice]{DataBlock::Setup} allocate memory for value:0xf0 size:0x1 Big endian:0x0 to memory:0x3ed0ac556 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac556 mem-ID=0 size=1 element-size=1 type=Data data=f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac556 end_addr=0x3ed0ac556
[notice]{DataBlock::Setup} allocate memory for value:0x7b size:0x1 Big endian:0x0 to memory:0x3ed0ac557 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac557 mem-ID=0 size=1 element-size=1 type=Data data=7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac557 end_addr=0x3ed0ac557
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x3ed0ac558 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac558 mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac558 end_addr=0x3ed0ac558
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x3ed0ac559 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac559 mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac559 end_addr=0x3ed0ac559
[notice]{DataBlock::Setup} allocate memory for value:0xeb size:0x1 Big endian:0x0 to memory:0x3ed0ac55a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55a mem-ID=0 size=1 element-size=1 type=Data data=eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55a end_addr=0x3ed0ac55a
[notice]{DataBlock::Setup} allocate memory for value:0x2a size:0x1 Big endian:0x0 to memory:0x3ed0ac55b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55b mem-ID=0 size=1 element-size=1 type=Data data=2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55b end_addr=0x3ed0ac55b
[notice]{DataBlock::Setup} allocate memory for value:0xca size:0x1 Big endian:0x0 to memory:0x3ed0ac55c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55c mem-ID=0 size=1 element-size=1 type=Data data=ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55c end_addr=0x3ed0ac55c
[notice]{DataBlock::Setup} allocate memory for value:0x85 size:0x1 Big endian:0x0 to memory:0x3ed0ac55d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55d mem-ID=0 size=1 element-size=1 type=Data data=85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55d end_addr=0x3ed0ac55d
[notice]{DataBlock::Setup} allocate memory for value:0xbe size:0x1 Big endian:0x0 to memory:0x3ed0ac55e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55e mem-ID=0 size=1 element-size=1 type=Data data=be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55e end_addr=0x3ed0ac55e
[notice]{DataBlock::Setup} allocate memory for value:0xf9 size:0x1 Big endian:0x0 to memory:0x3ed0ac55f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac55f mem-ID=0 size=1 element-size=1 type=Data data=f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac55f end_addr=0x3ed0ac55f
[notice]{DataBlock::Setup} allocate memory for value:0xc3 size:0x1 Big endian:0x0 to memory:0x3ed0ac560 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac560 mem-ID=0 size=1 element-size=1 type=Data data=c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac560 end_addr=0x3ed0ac560
[notice]{DataBlock::Setup} allocate memory for value:0xb4 size:0x1 Big endian:0x0 to memory:0x3ed0ac561 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac561 mem-ID=0 size=1 element-size=1 type=Data data=b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac561 end_addr=0x3ed0ac561
[notice]{DataBlock::Setup} allocate memory for value:0x35 size:0x1 Big endian:0x0 to memory:0x3ed0ac562 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac562 mem-ID=0 size=1 element-size=1 type=Data data=35
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac562 end_addr=0x3ed0ac562
[notice]{DataBlock::Setup} allocate memory for value:0x81 size:0x1 Big endian:0x0 to memory:0x3ed0ac563 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac563 mem-ID=0 size=1 element-size=1 type=Data data=81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac563 end_addr=0x3ed0ac563
[notice]{DataBlock::Setup} allocate memory for value:0x38 size:0x1 Big endian:0x0 to memory:0x3ed0ac564 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac564 mem-ID=0 size=1 element-size=1 type=Data data=38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac564 end_addr=0x3ed0ac564
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x3ed0ac565 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac565 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac565 end_addr=0x3ed0ac565
[notice]{DataBlock::Setup} allocate memory for value:0xe4 size:0x1 Big endian:0x0 to memory:0x3ed0ac566 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac566 mem-ID=0 size=1 element-size=1 type=Data data=e4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac566 end_addr=0x3ed0ac566
[notice]{DataBlock::Setup} allocate memory for value:0xda size:0x1 Big endian:0x0 to memory:0x3ed0ac567 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac567 mem-ID=0 size=1 element-size=1 type=Data data=da
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac567 end_addr=0x3ed0ac567
[notice]{DataBlock::Setup} allocate memory for value:0x9e size:0x1 Big endian:0x0 to memory:0x3ed0ac568 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac568 mem-ID=0 size=1 element-size=1 type=Data data=9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac568 end_addr=0x3ed0ac568
[notice]{DataBlock::Setup} allocate memory for value:0x4f size:0x1 Big endian:0x0 to memory:0x3ed0ac569 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac569 mem-ID=0 size=1 element-size=1 type=Data data=4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac569 end_addr=0x3ed0ac569
[notice]{DataBlock::Setup} allocate memory for value:0x46 size:0x1 Big endian:0x0 to memory:0x3ed0ac56a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56a mem-ID=0 size=1 element-size=1 type=Data data=46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56a end_addr=0x3ed0ac56a
[notice]{DataBlock::Setup} allocate memory for value:0x8d size:0x1 Big endian:0x0 to memory:0x3ed0ac56b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56b mem-ID=0 size=1 element-size=1 type=Data data=8d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56b end_addr=0x3ed0ac56b
[notice]{DataBlock::Setup} allocate memory for value:0x6d size:0x1 Big endian:0x0 to memory:0x3ed0ac56c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56c mem-ID=0 size=1 element-size=1 type=Data data=6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56c end_addr=0x3ed0ac56c
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x3ed0ac56d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56d mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56d end_addr=0x3ed0ac56d
[notice]{DataBlock::Setup} allocate memory for value:0x97 size:0x1 Big endian:0x0 to memory:0x3ed0ac56e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56e mem-ID=0 size=1 element-size=1 type=Data data=97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56e end_addr=0x3ed0ac56e
[notice]{DataBlock::Setup} allocate memory for value:0x3d size:0x1 Big endian:0x0 to memory:0x3ed0ac56f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac56f mem-ID=0 size=1 element-size=1 type=Data data=3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac56f end_addr=0x3ed0ac56f
[notice]{DataBlock::Setup} allocate memory for value:0xf6 size:0x1 Big endian:0x0 to memory:0x3ed0ac570 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac570 mem-ID=0 size=1 element-size=1 type=Data data=f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac570 end_addr=0x3ed0ac570
[notice]{DataBlock::Setup} allocate memory for value:0x8c size:0x1 Big endian:0x0 to memory:0x3ed0ac571 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac571 mem-ID=0 size=1 element-size=1 type=Data data=8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac571 end_addr=0x3ed0ac571
[notice]{DataBlock::Setup} allocate memory for value:0x3a size:0x1 Big endian:0x0 to memory:0x3ed0ac572 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac572 mem-ID=0 size=1 element-size=1 type=Data data=3a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac572 end_addr=0x3ed0ac572
[notice]{DataBlock::Setup} allocate memory for value:0x3e size:0x1 Big endian:0x0 to memory:0x3ed0ac573 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac573 mem-ID=0 size=1 element-size=1 type=Data data=3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac573 end_addr=0x3ed0ac573
[notice]{DataBlock::Setup} allocate memory for value:0x85 size:0x1 Big endian:0x0 to memory:0x3ed0ac574 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac574 mem-ID=0 size=1 element-size=1 type=Data data=85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac574 end_addr=0x3ed0ac574
[notice]{DataBlock::Setup} allocate memory for value:0xb5 size:0x1 Big endian:0x0 to memory:0x3ed0ac575 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac575 mem-ID=0 size=1 element-size=1 type=Data data=b5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac575 end_addr=0x3ed0ac575
[notice]{DataBlock::Setup} allocate memory for value:0x72 size:0x1 Big endian:0x0 to memory:0x3ed0ac576 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac576 mem-ID=0 size=1 element-size=1 type=Data data=72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac576 end_addr=0x3ed0ac576
[notice]{DataBlock::Setup} allocate memory for value:0x10 size:0x1 Big endian:0x0 to memory:0x3ed0ac577 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac577 mem-ID=0 size=1 element-size=1 type=Data data=10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac577 end_addr=0x3ed0ac577
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x3ed0ac578 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac578 mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac578 end_addr=0x3ed0ac578
[notice]{DataBlock::Setup} allocate memory for value:0x58 size:0x1 Big endian:0x0 to memory:0x3ed0ac579 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac579 mem-ID=0 size=1 element-size=1 type=Data data=58
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac579 end_addr=0x3ed0ac579
[notice]{DataBlock::Setup} allocate memory for value:0x1 size:0x1 Big endian:0x0 to memory:0x3ed0ac57a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57a mem-ID=0 size=1 element-size=1 type=Data data=01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57a end_addr=0x3ed0ac57a
[notice]{DataBlock::Setup} allocate memory for value:0x6a size:0x1 Big endian:0x0 to memory:0x3ed0ac57b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57b mem-ID=0 size=1 element-size=1 type=Data data=6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57b end_addr=0x3ed0ac57b
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x3ed0ac57c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57c mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57c end_addr=0x3ed0ac57c
[notice]{DataBlock::Setup} allocate memory for value:0x9a size:0x1 Big endian:0x0 to memory:0x3ed0ac57d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57d mem-ID=0 size=1 element-size=1 type=Data data=9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57d end_addr=0x3ed0ac57d
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x3ed0ac57e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57e mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57e end_addr=0x3ed0ac57e
[notice]{DataBlock::Setup} allocate memory for value:0x30 size:0x1 Big endian:0x0 to memory:0x3ed0ac57f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000003ed0ac57f mem-ID=0 size=1 element-size=1 type=Data data=30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3ed0ac57f end_addr=0x3ed0ac57f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v31, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v31 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x28 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfb value 0xfb
[info] opname=rd
[notice]Committing instruction "LUI x2, 251" at 0x80011dd0=>[0]0x80011dd0 (0xfb137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd0 mem-ID=0 size=4 element-size=4 type=Instruction data=37b10f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd0 end_addr=0x80011dd3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xfb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x42b value 0x42b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, 1067" at 0x80011dd4=>[0]0x80011dd4 (0x42b1011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b01b142
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd4 end_addr=0x80011dd7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0xfb42b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dd8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xe" at 0x80011dd8=>[0]0x80011dd8 (0xe11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dd8 mem-ID=0 size=4 element-size=4 type=Instruction data=1311e100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dd8 end_addr=0x80011ddb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3ed0ac000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ddc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x540 value 0x540
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, 1344" at 0x80011ddc=>[0]0x80011ddc (0x54010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ddc mem-ID=0 size=4 element-size=4 type=Instruction data=13010154
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ddc end_addr=0x80011ddf
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x3ed0ac540, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x2" at 0x80011de0=>[0]0x80011de0 (0x2810f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de0 mem-ID=0 size=4 element-size=4 type=Instruction data=870f8102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de0 end_addr=0x80011de3
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_0 value 0x721ef6de62f6e236, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_1 value 0x6933cf6698f56f34, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_2 value 0x7bf064624d468b47, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_3 value 0xf9be85ca2aebbe10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_4 value 0xdae44f388135b4c3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_5 value 0x3d97516d8d464f9e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_6 value 0x1072b5853e3a8cf6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v31_7 value 0x30d89a696a015869, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x959 value 0x959
[info] opname=rd
[notice]Committing instruction "LUI x28, 2393" at 0x80011de4=>[0]0x80011de4 (0x959e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de4 mem-ID=0 size=4 element-size=4 type=Instruction data=379e9500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de4 end_addr=0x80011de7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x959000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011de8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe5 value 0xbe5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1051" at 0x80011de8=>[0]0x80011de8 (0xbe5e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011de8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5ebe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011de8 end_addr=0x80011deb
[notice]retire source stage: 6, access: 0xd, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x958be5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dec
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xf" at 0x80011dec=>[0]0x80011dec (0xfe1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dec mem-ID=0 size=4 element-size=4 type=Instruction data=131efe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dec end_addr=0x80011def
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4ac5f28000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc76 value 0xc76
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -906" at 0x80011df0=>[0]0x80011df0 (0xc76e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df0 mem-ID=0 size=4 element-size=4 type=Instruction data=130e6ec7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df0 end_addr=0x80011df3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x28 value 0x4ac5f27c76, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cac=>part 1 PA [0]0x4ac5f27cac size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cac=>part 1 PA [0]0x4ac5f27cac size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cac=>part 1 PA [0]0x4ac5f27cac size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x7803b914
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cac=>part 1 PA [0]0x4ac5f27cac size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27cac mem-ID=0 size=4 element-size=4 type=Data data=14b90378
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27cac end_addr=0x4ac5f27caf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d58=>part 1 PA [0]0x4ac5f27d58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d58=>part 1 PA [0]0x4ac5f27d58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d58=>part 1 PA [0]0x4ac5f27d58 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xffe111bc
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d58=>part 1 PA [0]0x4ac5f27d58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27d58 mem-ID=0 size=4 element-size=4 type=Data data=bc11e1ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27d58 end_addr=0x4ac5f27d5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d6c=>part 1 PA [0]0x4ac5f27d6c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d6c=>part 1 PA [0]0x4ac5f27d6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d6c=>part 1 PA [0]0x4ac5f27d6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d6c=>part 1 PA [0]0x4ac5f27d6c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27d6c mem-ID=0 size=4 element-size=4 type=Data data=fd741e6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27d6c end_addr=0x4ac5f27d6f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cd8=>part 1 PA [0]0x4ac5f27cd8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cd8=>part 1 PA [0]0x4ac5f27cd8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cd8=>part 1 PA [0]0x4ac5f27cd8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xad42e1c4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27cd8=>part 1 PA [0]0x4ac5f27cd8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27cd8 mem-ID=0 size=4 element-size=4 type=Data data=c4e142ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27cd8 end_addr=0x4ac5f27cdb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d54=>part 1 PA [0]0x4ac5f27d54 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d54=>part 1 PA [0]0x4ac5f27d54 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d54=>part 1 PA [0]0x4ac5f27d54 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc986a1c0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d54=>part 1 PA [0]0x4ac5f27d54 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27d54 mem-ID=0 size=4 element-size=4 type=Data data=c0a186c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27d54 end_addr=0x4ac5f27d57
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27d6c=>part 1 PA [0]0x4ac5f27d6c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27c94=>part 1 PA [0]0x4ac5f27c94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27c94=>part 1 PA [0]0x4ac5f27c94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27c94=>part 1 PA [0]0x4ac5f27c94 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x707f1270
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27c94=>part 1 PA [0]0x4ac5f27c94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27c94 mem-ID=0 size=4 element-size=4 type=Data data=70127f70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27c94 end_addr=0x4ac5f27c97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27ce8=>part 1 PA [0]0x4ac5f27ce8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27ce8=>part 1 PA [0]0x4ac5f27ce8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27ce8=>part 1 PA [0]0x4ac5f27ce8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xe5ebd5ac
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ac5f27ce8=>part 1 PA [0]0x4ac5f27ce8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ac5f27ce8 mem-ID=0 size=4 element-size=4 type=Data data=acd5ebe5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ac5f27ce8 end_addr=0x4ac5f27ceb
[notice]Committing instruction "VLOXEI8.V v18, x28, v31, Unmasked" at 0x80011df4=>[0]0x80011df4 (0xffe0907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df4 mem-ID=0 size=4 element-size=4 type=Instruction data=0709fe0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df4 end_addr=0x80011df7
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011df8
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0xffe111bc7803b914, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0xad42e1c46a1e74fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0x6a1e74fdc986a1c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0xe5ebd5ac707f1270, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v31, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v31 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x28 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x582c05af98 alignment 4 data size 4 base value 0x14d1303771dbc624
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3a31a3fa00 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed020ba29e974 size:0x8 Big endian:0x0 to memory:0x3a31a3fa00 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa00 mem-ID=0 size=8 element-size=8 type=Data data=74e929ba20d02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa00 end_addr=0x3a31a3fa07
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ecfd6e4e215e0 size:0x8 Big endian:0x0 to memory:0x3a31a3fa08 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa08 mem-ID=0 size=8 element-size=8 type=Data data=e015e2e4d6cf2eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa08 end_addr=0x3a31a3fa0f
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ecfcfe23a2fcc size:0x8 Big endian:0x0 to memory:0x3a31a3fa10 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa10 mem-ID=0 size=8 element-size=8 type=Data data=cc2f3ae2cfcf2eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa10 end_addr=0x3a31a3fa17
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed01ab5d0cc20 size:0x8 Big endian:0x0 to memory:0x3a31a3fa18 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa18 mem-ID=0 size=8 element-size=8 type=Data data=20ccd0b51ad02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa18 end_addr=0x3a31a3fa1f
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed0169f0fdb7c size:0x8 Big endian:0x0 to memory:0x3a31a3fa20 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa20 mem-ID=0 size=8 element-size=8 type=Data data=7cdb0f9f16d02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa20 end_addr=0x3a31a3fa27
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed01ec1332c08 size:0x8 Big endian:0x0 to memory:0x3a31a3fa28 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa28 mem-ID=0 size=8 element-size=8 type=Data data=082c33c11ed02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa28 end_addr=0x3a31a3fa2f
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed01783aa0268 size:0x8 Big endian:0x0 to memory:0x3a31a3fa30 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa30 mem-ID=0 size=8 element-size=8 type=Data data=6802aa8317d02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa30 end_addr=0x3a31a3fa37
[notice]{DataBlock::Setup} allocate memory for value:0xeb2ed0269e21e194 size:0x8 Big endian:0x0 to memory:0x3a31a3fa38 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a31a3fa38 mem-ID=0 size=8 element-size=8 type=Data data=94e1219e26d02eeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a31a3fa38 end_addr=0x3a31a3fa3f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x24 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe9 value 0xe9
[info] opname=rd
[notice]Committing instruction "LUI x27, 233" at 0x80011df8=>[0]0x80011df8 (0xe9db7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011df8 mem-ID=0 size=4 element-size=4 type=Instruction data=b79d0e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011df8 end_addr=0x80011dfb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0xe9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011dfc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc69 value 0xc69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, -919" at 0x80011dfc=>[0]0x80011dfc (0xc69d8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011dfc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8d9dc6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011dfc end_addr=0x80011dff
[notice]retire source stage: b, access: 0x5, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0xe8c69, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e00
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0x12" at 0x80011e00=>[0]0x80011e00 (0x12d9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e00 mem-ID=0 size=4 element-size=4 type=Instruction data=939d2d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e00 end_addr=0x80011e03
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a31a40000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e04
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -1536" at 0x80011e04=>[0]0x80011e04 (0xa00d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e04 mem-ID=0 size=4 element-size=4 type=Instruction data=938d0da0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e04 end_addr=0x80011e07
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x27 value 0x3a31a3fa00, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e08
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x27" at 0x80011e08=>[0]0x80011e08 (0x28d8807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e08 mem-ID=0 size=4 element-size=4 type=Instruction data=07888d02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e08 end_addr=0x80011e0b
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e0c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xeb2ed020ba29e974, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0xeb2ecfd6e4e215e0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0xeb2ecfcfe23a2fcc, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0xeb2ed01ab5d0cc20, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0xeb2ed0169f0fdb7c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0xeb2ed01ec1332c08, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0xeb2ed01783aa0268, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0xeb2ed0269e21e194, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15 value 0x15
[info] opname=rd
[notice]Committing instruction "LUI x24, 21" at 0x80011e0c=>[0]0x80011e0c (0x15c37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e0c mem-ID=0 size=4 element-size=4 type=Instruction data=375c0100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e0c end_addr=0x80011e0f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x15000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e10
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd13 value 0xd13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, -749" at 0x80011e10=>[0]0x80011e10 (0xd13c0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e10 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0c3cd1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e10 end_addr=0x80011e13
[notice]retire source stage: 10, access: 0x12, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x14d13, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e14
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0x10" at 0x80011e14=>[0]0x80011e14 (0x10c1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e14 mem-ID=0 size=4 element-size=4 type=Instruction data=131c0c01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e14 end_addr=0x80011e17
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x14d130000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e18
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x377 value 0x377
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 887" at 0x80011e18=>[0]0x80011e18 (0x377c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e18 mem-ID=0 size=4 element-size=4 type=Instruction data=130c7c37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e18 end_addr=0x80011e1b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x14d130377, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e1c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x80011e1c=>[0]0x80011e1c (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e1c mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e1c end_addr=0x80011e1f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x5344c0ddc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e20
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x76f value 0x76f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1903" at 0x80011e20=>[0]0x80011e20 (0x76fc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e20 mem-ID=0 size=4 element-size=4 type=Instruction data=130cfc76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e20 end_addr=0x80011e23
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x5344c0ddc76f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x80011e24=>[0]0x80011e24 (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e24 mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e24 end_addr=0x80011e27
[notice]retire source stage: 15, access: 0x1e, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x14d1303771dbc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x624 value 0x624
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1572" at 0x80011e28=>[0]0x80011e28 (0x624c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e28 mem-ID=0 size=4 element-size=4 type=Instruction data=130c4c62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e28 end_addr=0x80011e2b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x14d1303771dbc624, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e2c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x582c05af98=>part 1 PA [0]0x582c05af98 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x582c05af98=>part 1 PA [0]0x582c05af98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x582c05af98=>part 1 PA [0]0x582c05af98 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x582c05af98=>part 1 PA [0]0x582c05af98 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000582c05af98 mem-ID=0 size=4 element-size=4 type=Data data=e2f128d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x582c05af98 end_addr=0x582c05af9b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe56bddc04=>part 1 PA [0]0xe56bddc04 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe56bddc04=>part 1 PA [0]0xe56bddc04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe56bddc04=>part 1 PA [0]0xe56bddc04 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5980b9d4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0xe56bddc04=>part 1 PA [0]0xe56bddc04 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000e56bddc04 mem-ID=0 size=4 element-size=4 type=Data data=d4b98059
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xe56bddc04 end_addr=0xe56bddc07
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75415f5f0=>part 1 PA [0]0x75415f5f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75415f5f0=>part 1 PA [0]0x75415f5f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75415f5f0=>part 1 PA [0]0x75415f5f0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xaea487b8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x75415f5f0=>part 1 PA [0]0x75415f5f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000075415f5f0 mem-ID=0 size=4 element-size=4 type=Data data=b887a4ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x75415f5f0 end_addr=0x75415f5f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5227ac9244=>part 1 PA [0]0x5227ac9244 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5227ac9244=>part 1 PA [0]0x5227ac9244 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5227ac9244=>part 1 PA [0]0x5227ac9244 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5227ac9244=>part 1 PA [0]0x5227ac9244 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005227ac9244 mem-ID=0 size=4 element-size=4 type=Data data=6fc82c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5227ac9244 end_addr=0x5227ac9247
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e10eba1a0=>part 1 PA [0]0x4e10eba1a0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e10eba1a0=>part 1 PA [0]0x4e10eba1a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e10eba1a0=>part 1 PA [0]0x4e10eba1a0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4e10eba1a0=>part 1 PA [0]0x4e10eba1a0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004e10eba1a0 mem-ID=0 size=4 element-size=4 type=Data data=0a7a7bd0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e10eba1a0 end_addr=0x4e10eba1a3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56330ef22c=>part 1 PA [0]0x56330ef22c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56330ef22c=>part 1 PA [0]0x56330ef22c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56330ef22c=>part 1 PA [0]0x56330ef22c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x26a6c4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x56330ef22c=>part 1 PA [0]0x56330ef22c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056330ef22c mem-ID=0 size=4 element-size=4 type=Data data=c4a62600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56330ef22c end_addr=0x56330ef22f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ef585c88c=>part 1 PA [0]0x4ef585c88c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ef585c88c=>part 1 PA [0]0x4ef585c88c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ef585c88c=>part 1 PA [0]0x4ef585c88c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b9a4e88
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4ef585c88c=>part 1 PA [0]0x4ef585c88c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004ef585c88c mem-ID=0 size=4 element-size=4 type=Data data=884e9a4b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4ef585c88c end_addr=0x4ef585c88f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ffda7b8=>part 1 PA [0]0x5e0ffda7b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ffda7b8=>part 1 PA [0]0x5e0ffda7b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ffda7b8=>part 1 PA [0]0x5e0ffda7b8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4a1b5f04
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5e0ffda7b8=>part 1 PA [0]0x5e0ffda7b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005e0ffda7b8 mem-ID=0 size=4 element-size=4 type=Data data=045f1b4a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e0ffda7b8 end_addr=0x5e0ffda7bb
[notice]Committing instruction "VLOXEI64.V v7, x24, v16, Unmasked" at 0x80011e2c=>[0]0x80011e2c (0xf0c7387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e2c mem-ID=0 size=4 element-size=4 type=Instruction data=87730c0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e2c end_addr=0x80011e2f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e30
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_0 value 0x5980b9d4d128f1e2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_1 value 0x22cc86faea487b8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_2 value 0x26a6c4d07b7a0a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v7_3 value 0x4a1b5f044b9a4e88, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x24 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x66a75409fc alignment 4 data size 4 base value 0x6652fb293f
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x7285eb4780 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x5458e0bd size:0x4 Big endian:0x0 to memory:0x7285eb4780 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4780 mem-ID=0 size=4 element-size=4 type=Data data=bde05854
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4780 end_addr=0x7285eb4783
[notice]{DataBlock::Setup} allocate memory for value:0xf795cdbd size:0x4 Big endian:0x0 to memory:0x7285eb4784 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4784 mem-ID=0 size=4 element-size=4 type=Data data=bdcd95f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4784 end_addr=0x7285eb4787
[notice]{DataBlock::Setup} allocate memory for value:0x9d6f64b5 size:0x4 Big endian:0x0 to memory:0x7285eb4788 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4788 mem-ID=0 size=4 element-size=4 type=Data data=b5646f9d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4788 end_addr=0x7285eb478b
[notice]{DataBlock::Setup} allocate memory for value:0xb244677d size:0x4 Big endian:0x0 to memory:0x7285eb478c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb478c mem-ID=0 size=4 element-size=4 type=Data data=7d6744b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb478c end_addr=0x7285eb478f
[notice]{DataBlock::Setup} allocate memory for value:0xa2b23879 size:0x4 Big endian:0x0 to memory:0x7285eb4790 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4790 mem-ID=0 size=4 element-size=4 type=Data data=7938b2a2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4790 end_addr=0x7285eb4793
[notice]{DataBlock::Setup} allocate memory for value:0x98218101 size:0x4 Big endian:0x0 to memory:0x7285eb4794 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4794 mem-ID=0 size=4 element-size=4 type=Data data=01812198
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4794 end_addr=0x7285eb4797
[notice]{DataBlock::Setup} allocate memory for value:0x1d227679 size:0x4 Big endian:0x0 to memory:0x7285eb4798 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb4798 mem-ID=0 size=4 element-size=4 type=Data data=7976221d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb4798 end_addr=0x7285eb479b
[notice]{DataBlock::Setup} allocate memory for value:0x35784bb1 size:0x4 Big endian:0x0 to memory:0x7285eb479c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb479c mem-ID=0 size=4 element-size=4 type=Data data=b14b7835
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb479c end_addr=0x7285eb479f
[notice]{DataBlock::Setup} allocate memory for value:0xab9bccf0 size:0x4 Big endian:0x0 to memory:0x7285eb47a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47a0 mem-ID=0 size=4 element-size=4 type=Data data=f0cc9bab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47a0 end_addr=0x7285eb47a3
[notice]{DataBlock::Setup} allocate memory for value:0x6adb6f22 size:0x4 Big endian:0x0 to memory:0x7285eb47a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47a4 mem-ID=0 size=4 element-size=4 type=Data data=226fdb6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47a4 end_addr=0x7285eb47a7
[notice]{DataBlock::Setup} allocate memory for value:0xa26c5b56 size:0x4 Big endian:0x0 to memory:0x7285eb47a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47a8 mem-ID=0 size=4 element-size=4 type=Data data=565b6ca2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47a8 end_addr=0x7285eb47ab
[notice]{DataBlock::Setup} allocate memory for value:0x1afd524e size:0x4 Big endian:0x0 to memory:0x7285eb47ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47ac mem-ID=0 size=4 element-size=4 type=Data data=4e52fd1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47ac end_addr=0x7285eb47af
[notice]{DataBlock::Setup} allocate memory for value:0x7b98ee2 size:0x4 Big endian:0x0 to memory:0x7285eb47b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47b0 mem-ID=0 size=4 element-size=4 type=Data data=e28eb907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47b0 end_addr=0x7285eb47b3
[notice]{DataBlock::Setup} allocate memory for value:0x5c5d1d35 size:0x4 Big endian:0x0 to memory:0x7285eb47b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47b4 mem-ID=0 size=4 element-size=4 type=Data data=351d5d5c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47b4 end_addr=0x7285eb47b7
[notice]{DataBlock::Setup} allocate memory for value:0xf9e2db65 size:0x4 Big endian:0x0 to memory:0x7285eb47b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47b8 mem-ID=0 size=4 element-size=4 type=Data data=65dbe2f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47b8 end_addr=0x7285eb47bb
[notice]{DataBlock::Setup} allocate memory for value:0xd8ce41c7 size:0x4 Big endian:0x0 to memory:0x7285eb47bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007285eb47bc mem-ID=0 size=4 element-size=4 type=Data data=c741ced8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7285eb47bc end_addr=0x7285eb47bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v6 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x2 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ca1 value 0x1ca1
[info] opname=rd
[notice]Committing instruction "LUI x22, 7329" at 0x80011e30=>[0]0x80011e30 (0x1ca1b37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e30 mem-ID=0 size=4 element-size=4 type=Instruction data=371bca01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e30 end_addr=0x80011e33
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x1ca1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e34
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7ad value 0x7ad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 1965" at 0x80011e34=>[0]0x80011e34 (0x7adb0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e34 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0bdb7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e34 end_addr=0x80011e37
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x1ca17ad, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e38
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xe" at 0x80011e38=>[0]0x80011e38 (0xeb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e38 mem-ID=0 size=4 element-size=4 type=Instruction data=131beb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e38 end_addr=0x80011e3b
[notice]retire source stage: 1a, access: 0x9, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7285eb4000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e3c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x780 value 0x780
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 1920" at 0x80011e3c=>[0]0x80011e3c (0x780b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e3c mem-ID=0 size=4 element-size=4 type=Instruction data=130b0b78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e3c end_addr=0x80011e3f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x22 value 0x7285eb4780, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e40
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v6, x22" at 0x80011e40=>[0]0x80011e40 (0x28b0307) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e40 mem-ID=0 size=4 element-size=4 type=Instruction data=07038b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e40 end_addr=0x80011e43
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e44
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_0 value 0xf795cdbd5458e0bd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_1 value 0xb244677d9d6f64b5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_2 value 0x98218101a2b23879, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_3 value 0x35784bb11d227679, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_4 value 0x6adb6f22ab9bccf0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_5 value 0x1afd524ea26c5b56, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_6 value 0x5c5d1d3507b98ee2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v6_7 value 0xd8ce41c7f9e2db65, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6653 value 0x6653
[info] opname=rd
[notice]Committing instruction "LUI x2, 26195" at 0x80011e44=>[0]0x80011e44 (0x6653137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e44 mem-ID=0 size=4 element-size=4 type=Instruction data=37316506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e44 end_addr=0x80011e47
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6653000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e48
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfb3 value 0xfb3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -77" at 0x80011e48=>[0]0x80011e48 (0xfb31011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e48 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0131fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e48 end_addr=0x80011e4b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6652fb3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e4c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x80011e4c=>[0]0x80011e4c (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e4c mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e4c end_addr=0x80011e4f
[notice]retire source stage: 1f, access: 0x1f, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6652fb3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e50
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x93f value 0x93f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1729" at 0x80011e50=>[0]0x80011e50 (0x93f10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e50 mem-ID=0 size=4 element-size=4 type=Instruction data=1301f193
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e50 end_addr=0x80011e53
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x6652fb293f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e54
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66a75409fc=>part 1 PA [0]0x66a75409fc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66a75409fc=>part 1 PA [0]0x66a75409fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66a75409fc=>part 1 PA [0]0x66a75409fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66a75409fc=>part 1 PA [0]0x66a75409fc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066a75409fc mem-ID=0 size=4 element-size=4 type=Data data=b3f785a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66a75409fc end_addr=0x66a75409ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x674a90f6fc=>part 1 PA [0]0x674a90f6fc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x674a90f6fc=>part 1 PA [0]0x674a90f6fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x674a90f6fc=>part 1 PA [0]0x674a90f6fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x674a90f6fc=>part 1 PA [0]0x674a90f6fc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000674a90f6fc mem-ID=0 size=4 element-size=4 type=Data data=56244f34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x674a90f6fc end_addr=0x674a90f6ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f06a8df4=>part 1 PA [0]0x66f06a8df4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f06a8df4=>part 1 PA [0]0x66f06a8df4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f06a8df4=>part 1 PA [0]0x66f06a8df4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f06a8df4=>part 1 PA [0]0x66f06a8df4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066f06a8df4 mem-ID=0 size=4 element-size=4 type=Data data=8270b2a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66f06a8df4 end_addr=0x66f06a8df7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67053f90bc=>part 1 PA [0]0x67053f90bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67053f90bc=>part 1 PA [0]0x67053f90bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67053f90bc=>part 1 PA [0]0x67053f90bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x67053f90bc=>part 1 PA [0]0x67053f90bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000067053f90bc mem-ID=0 size=4 element-size=4 type=Data data=081e8a03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x67053f90bc end_addr=0x67053f90bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f5ad61b8=>part 1 PA [0]0x66f5ad61b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f5ad61b8=>part 1 PA [0]0x66f5ad61b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f5ad61b8=>part 1 PA [0]0x66f5ad61b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66f5ad61b8=>part 1 PA [0]0x66f5ad61b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066f5ad61b8 mem-ID=0 size=4 element-size=4 type=Data data=4e8d8e2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66f5ad61b8 end_addr=0x66f5ad61bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66eb1caa40=>part 1 PA [0]0x66eb1caa40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66eb1caa40=>part 1 PA [0]0x66eb1caa40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66eb1caa40=>part 1 PA [0]0x66eb1caa40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66eb1caa40=>part 1 PA [0]0x66eb1caa40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066eb1caa40 mem-ID=0 size=4 element-size=4 type=Data data=c0a9f02b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66eb1caa40 end_addr=0x66eb1caa43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66701d9fb8=>part 1 PA [0]0x66701d9fb8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66701d9fb8=>part 1 PA [0]0x66701d9fb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66701d9fb8=>part 1 PA [0]0x66701d9fb8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66701d9fb8=>part 1 PA [0]0x66701d9fb8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066701d9fb8 mem-ID=0 size=4 element-size=4 type=Data data=86d75a2e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66701d9fb8 end_addr=0x66701d9fbb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66887374f0=>part 1 PA [0]0x66887374f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66887374f0=>part 1 PA [0]0x66887374f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66887374f0=>part 1 PA [0]0x66887374f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66887374f0=>part 1 PA [0]0x66887374f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066887374f0 mem-ID=0 size=4 element-size=4 type=Data data=306043cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66887374f0 end_addr=0x66887374f3
[notice]Committing instruction "VSOXEI32.V v31, x2, v6, Unmasked" at 0x80011e54=>[0]0x80011e54 (0xe616fa7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e54 mem-ID=0 size=4 element-size=4 type=Instruction data=a76f610e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e54 end_addr=0x80011e57
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e58
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66a75409fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x674a90f6fc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66f06a8df4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x67053f90bc
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66f5ad61b8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66eb1caa40
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66701d9fb8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x66887374f0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v6 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x2 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x2ee5d8ee5c alignment 4 data size 4 base value 0x2ee5d8bb74
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x1e6eb07440 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x32e8 size:0x2 Big endian:0x0 to memory:0x1e6eb07440 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07440 mem-ID=0 size=2 element-size=2 type=Data data=e832
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07440 end_addr=0x1e6eb07441
[notice]{DataBlock::Setup} allocate memory for value:0x5590 size:0x2 Big endian:0x0 to memory:0x1e6eb07442 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07442 mem-ID=0 size=2 element-size=2 type=Data data=9055
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07442 end_addr=0x1e6eb07443
[notice]{DataBlock::Setup} allocate memory for value:0x48c size:0x2 Big endian:0x0 to memory:0x1e6eb07444 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07444 mem-ID=0 size=2 element-size=2 type=Data data=8c04
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07444 end_addr=0x1e6eb07445
[notice]{DataBlock::Setup} allocate memory for value:0x2690 size:0x2 Big endian:0x0 to memory:0x1e6eb07446 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07446 mem-ID=0 size=2 element-size=2 type=Data data=9026
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07446 end_addr=0x1e6eb07447
[notice]{DataBlock::Setup} allocate memory for value:0x2a1c size:0x2 Big endian:0x0 to memory:0x1e6eb07448 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07448 mem-ID=0 size=2 element-size=2 type=Data data=1c2a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07448 end_addr=0x1e6eb07449
[notice]{DataBlock::Setup} allocate memory for value:0x5200 size:0x2 Big endian:0x0 to memory:0x1e6eb0744a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0744a mem-ID=0 size=2 element-size=2 type=Data data=0052
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0744a end_addr=0x1e6eb0744b
[notice]{DataBlock::Setup} allocate memory for value:0xafe8 size:0x2 Big endian:0x0 to memory:0x1e6eb0744c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0744c mem-ID=0 size=2 element-size=2 type=Data data=e8af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0744c end_addr=0x1e6eb0744d
[notice]{DataBlock::Setup} allocate memory for value:0xae90 size:0x2 Big endian:0x0 to memory:0x1e6eb0744e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0744e mem-ID=0 size=2 element-size=2 type=Data data=90ae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0744e end_addr=0x1e6eb0744f
[notice]{DataBlock::Setup} allocate memory for value:0xf02b size:0x2 Big endian:0x0 to memory:0x1e6eb07450 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07450 mem-ID=0 size=2 element-size=2 type=Data data=2bf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07450 end_addr=0x1e6eb07451
[notice]{DataBlock::Setup} allocate memory for value:0x1195 size:0x2 Big endian:0x0 to memory:0x1e6eb07452 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07452 mem-ID=0 size=2 element-size=2 type=Data data=9511
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07452 end_addr=0x1e6eb07453
[notice]{DataBlock::Setup} allocate memory for value:0xf751 size:0x2 Big endian:0x0 to memory:0x1e6eb07454 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07454 mem-ID=0 size=2 element-size=2 type=Data data=51f7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07454 end_addr=0x1e6eb07455
[notice]{DataBlock::Setup} allocate memory for value:0x8c32 size:0x2 Big endian:0x0 to memory:0x1e6eb07456 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07456 mem-ID=0 size=2 element-size=2 type=Data data=328c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07456 end_addr=0x1e6eb07457
[notice]{DataBlock::Setup} allocate memory for value:0x8090 size:0x2 Big endian:0x0 to memory:0x1e6eb07458 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07458 mem-ID=0 size=2 element-size=2 type=Data data=9080
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07458 end_addr=0x1e6eb07459
[notice]{DataBlock::Setup} allocate memory for value:0x509c size:0x2 Big endian:0x0 to memory:0x1e6eb0745a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0745a mem-ID=0 size=2 element-size=2 type=Data data=9c50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0745a end_addr=0x1e6eb0745b
[notice]{DataBlock::Setup} allocate memory for value:0x98c3 size:0x2 Big endian:0x0 to memory:0x1e6eb0745c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0745c mem-ID=0 size=2 element-size=2 type=Data data=c398
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0745c end_addr=0x1e6eb0745d
[notice]{DataBlock::Setup} allocate memory for value:0x5db7 size:0x2 Big endian:0x0 to memory:0x1e6eb0745e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0745e mem-ID=0 size=2 element-size=2 type=Data data=b75d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0745e end_addr=0x1e6eb0745f
[notice]{DataBlock::Setup} allocate memory for value:0x9af size:0x2 Big endian:0x0 to memory:0x1e6eb07460 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07460 mem-ID=0 size=2 element-size=2 type=Data data=af09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07460 end_addr=0x1e6eb07461
[notice]{DataBlock::Setup} allocate memory for value:0x9af1 size:0x2 Big endian:0x0 to memory:0x1e6eb07462 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07462 mem-ID=0 size=2 element-size=2 type=Data data=f19a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07462 end_addr=0x1e6eb07463
[notice]{DataBlock::Setup} allocate memory for value:0x56c8 size:0x2 Big endian:0x0 to memory:0x1e6eb07464 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07464 mem-ID=0 size=2 element-size=2 type=Data data=c856
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07464 end_addr=0x1e6eb07465
[notice]{DataBlock::Setup} allocate memory for value:0xca93 size:0x2 Big endian:0x0 to memory:0x1e6eb07466 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07466 mem-ID=0 size=2 element-size=2 type=Data data=93ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07466 end_addr=0x1e6eb07467
[notice]{DataBlock::Setup} allocate memory for value:0xc152 size:0x2 Big endian:0x0 to memory:0x1e6eb07468 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07468 mem-ID=0 size=2 element-size=2 type=Data data=52c1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07468 end_addr=0x1e6eb07469
[notice]{DataBlock::Setup} allocate memory for value:0x5ecb size:0x2 Big endian:0x0 to memory:0x1e6eb0746a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0746a mem-ID=0 size=2 element-size=2 type=Data data=cb5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0746a end_addr=0x1e6eb0746b
[notice]{DataBlock::Setup} allocate memory for value:0x72ad size:0x2 Big endian:0x0 to memory:0x1e6eb0746c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0746c mem-ID=0 size=2 element-size=2 type=Data data=ad72
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0746c end_addr=0x1e6eb0746d
[notice]{DataBlock::Setup} allocate memory for value:0xc21f size:0x2 Big endian:0x0 to memory:0x1e6eb0746e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0746e mem-ID=0 size=2 element-size=2 type=Data data=1fc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0746e end_addr=0x1e6eb0746f
[notice]{DataBlock::Setup} allocate memory for value:0x463d size:0x2 Big endian:0x0 to memory:0x1e6eb07470 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07470 mem-ID=0 size=2 element-size=2 type=Data data=3d46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07470 end_addr=0x1e6eb07471
[notice]{DataBlock::Setup} allocate memory for value:0xcf8d size:0x2 Big endian:0x0 to memory:0x1e6eb07472 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07472 mem-ID=0 size=2 element-size=2 type=Data data=8dcf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07472 end_addr=0x1e6eb07473
[notice]{DataBlock::Setup} allocate memory for value:0xcad0 size:0x2 Big endian:0x0 to memory:0x1e6eb07474 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07474 mem-ID=0 size=2 element-size=2 type=Data data=d0ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07474 end_addr=0x1e6eb07475
[notice]{DataBlock::Setup} allocate memory for value:0xbe1e size:0x2 Big endian:0x0 to memory:0x1e6eb07476 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07476 mem-ID=0 size=2 element-size=2 type=Data data=1ebe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07476 end_addr=0x1e6eb07477
[notice]{DataBlock::Setup} allocate memory for value:0x5751 size:0x2 Big endian:0x0 to memory:0x1e6eb07478 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb07478 mem-ID=0 size=2 element-size=2 type=Data data=5157
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb07478 end_addr=0x1e6eb07479
[notice]{DataBlock::Setup} allocate memory for value:0x6cc3 size:0x2 Big endian:0x0 to memory:0x1e6eb0747a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0747a mem-ID=0 size=2 element-size=2 type=Data data=c36c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0747a end_addr=0x1e6eb0747b
[notice]{DataBlock::Setup} allocate memory for value:0x3032 size:0x2 Big endian:0x0 to memory:0x1e6eb0747c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0747c mem-ID=0 size=2 element-size=2 type=Data data=3230
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0747c end_addr=0x1e6eb0747d
[notice]{DataBlock::Setup} allocate memory for value:0xd0f6 size:0x2 Big endian:0x0 to memory:0x1e6eb0747e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001e6eb0747e mem-ID=0 size=2 element-size=2 type=Data data=f6d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1e6eb0747e end_addr=0x1e6eb0747f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v22 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x18 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e6f value 0x1e6f
[info] opname=rd
[notice]Committing instruction "LUI x12, 7791" at 0x80011e58=>[0]0x80011e58 (0x1e6f637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e58 mem-ID=0 size=4 element-size=4 type=Instruction data=37f6e601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e58 end_addr=0x80011e5b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x1e6f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e5c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb07 value 0xb07
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x12, x12, -1273" at 0x80011e5c=>[0]0x80011e5c (0xb076061b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e5c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0676b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e5c end_addr=0x80011e5f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x1e6eb07, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e60
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x80011e60=>[0]0x80011e60 (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e60 mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e60 end_addr=0x80011e63
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x1e6eb07000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e64
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 1088" at 0x80011e64=>[0]0x80011e64 (0x44060613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e64 mem-ID=0 size=4 element-size=4 type=Instruction data=13060644
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e64 end_addr=0x80011e67
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x1e6eb07440, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e68
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x12" at 0x80011e68=>[0]0x80011e68 (0x2860b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e68 mem-ID=0 size=4 element-size=4 type=Instruction data=070b8602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e68 end_addr=0x80011e6b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e6c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0x2690048c559032e8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0xae90afe852002a1c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0x8c32f7511195f02b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0x5db798c3509c8090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_4 value 0xca9356c89af109af, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_5 value 0xc21f72ad5ecbc152, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_6 value 0xbe1ecad0cf8d463d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_7 value 0xd0f630326cc35751, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xbb9 value 0xbb9
[info] opname=rd
[notice]Committing instruction "LUI x18, 3001" at 0x80011e6c=>[0]0x80011e6c (0xbb9937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e6c mem-ID=0 size=4 element-size=4 type=Instruction data=3799bb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e6c end_addr=0x80011e6f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xbb9000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e70
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x763 value 0x763
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 1891" at 0x80011e70=>[0]0x80011e70 (0x7639091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e70 mem-ID=0 size=4 element-size=4 type=Instruction data=1b093976
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e70 end_addr=0x80011e73
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0xbb9763, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e74
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xe" at 0x80011e74=>[0]0x80011e74 (0xe91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e74 mem-ID=0 size=4 element-size=4 type=Instruction data=1319e900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e74 end_addr=0x80011e77
[notice]retire source stage: 9, access: 0x1c, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x2ee5d8c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e78
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb74 value 0xb74
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, -1164" at 0x80011e78=>[0]0x80011e78 (0xb7490913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e78 mem-ID=0 size=4 element-size=4 type=Instruction data=130949b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e78 end_addr=0x80011e7b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x2ee5d8bb74, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e7c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8ee5c=>part 1 PA [0]0x2ee5d8ee5c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8ee5c=>part 1 PA [0]0x2ee5d8ee5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8ee5c=>part 1 PA [0]0x2ee5d8ee5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8ee5c=>part 1 PA [0]0x2ee5d8ee5c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d8ee5c mem-ID=0 size=4 element-size=4 type=Data data=643766be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d8ee5c end_addr=0x2ee5d8ee5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d91104=>part 1 PA [0]0x2ee5d91104 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d91104=>part 1 PA [0]0x2ee5d91104 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d91104=>part 1 PA [0]0x2ee5d91104 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d91104=>part 1 PA [0]0x2ee5d91104 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d91104 mem-ID=0 size=4 element-size=4 type=Data data=cc1df8a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d91104 end_addr=0x2ee5d91107
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8c000=>part 1 PA [0]0x2ee5d8c000 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8c000=>part 1 PA [0]0x2ee5d8c000 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8c000=>part 1 PA [0]0x2ee5d8c000 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8c000=>part 1 PA [0]0x2ee5d8c000 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d8c000 mem-ID=0 size=4 element-size=4 type=Data data=4ea30dab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d8c000 end_addr=0x2ee5d8c003
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e204=>part 1 PA [0]0x2ee5d8e204 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e204=>part 1 PA [0]0x2ee5d8e204 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e204=>part 1 PA [0]0x2ee5d8e204 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e204=>part 1 PA [0]0x2ee5d8e204 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d8e204 mem-ID=0 size=4 element-size=4 type=Data data=45c166dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d8e204 end_addr=0x2ee5d8e207
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e590=>part 1 PA [0]0x2ee5d8e590 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e590=>part 1 PA [0]0x2ee5d8e590 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e590=>part 1 PA [0]0x2ee5d8e590 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d8e590=>part 1 PA [0]0x2ee5d8e590 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d8e590 mem-ID=0 size=4 element-size=4 type=Data data=45543c12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d8e590 end_addr=0x2ee5d8e593
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d90d74=>part 1 PA [0]0x2ee5d90d74 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d90d74=>part 1 PA [0]0x2ee5d90d74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d90d74=>part 1 PA [0]0x2ee5d90d74 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d90d74=>part 1 PA [0]0x2ee5d90d74 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d90d74 mem-ID=0 size=4 element-size=4 type=Data data=321d6c56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d90d74 end_addr=0x2ee5d90d77
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96b5c=>part 1 PA [0]0x2ee5d96b5c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96b5c=>part 1 PA [0]0x2ee5d96b5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96b5c=>part 1 PA [0]0x2ee5d96b5c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96b5c=>part 1 PA [0]0x2ee5d96b5c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d96b5c mem-ID=0 size=4 element-size=4 type=Data data=d6e4e6b9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d96b5c end_addr=0x2ee5d96b5f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96a04=>part 1 PA [0]0x2ee5d96a04 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96a04=>part 1 PA [0]0x2ee5d96a04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96a04=>part 1 PA [0]0x2ee5d96a04 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x2ee5d96a04=>part 1 PA [0]0x2ee5d96a04 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002ee5d96a04 mem-ID=0 size=4 element-size=4 type=Data data=337a3b8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2ee5d96a04 end_addr=0x2ee5d96a07
[notice]Committing instruction "VSUXEI16.V v5, x18, v22, Unmasked" at 0x80011e7c=>[0]0x80011e7c (0x76952a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e7c mem-ID=0 size=4 element-size=4 type=Instruction data=a7526907
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e7c end_addr=0x80011e7f
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e80
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d8ee5c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d91104
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d8c000
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d8e204
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d8e590
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d90d74
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d96b5c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x2ee5d96a04
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v22 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x18 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x638a4bfb94 alignment 4 data size 4 base value 0xae1ab7b73f02c5a3
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x406aa3d7c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x51e548ac4b4935f1 size:0x8 Big endian:0x0 to memory:0x406aa3d7c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7c0 mem-ID=0 size=8 element-size=8 type=Data data=f135494bac48e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7c0 end_addr=0x406aa3d7c7
[notice]{DataBlock::Setup} allocate memory for value:0x51e548b62d7c2c15 size:0x8 Big endian:0x0 to memory:0x406aa3d7c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7c8 mem-ID=0 size=8 element-size=8 type=Data data=152c7c2db648e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7c8 end_addr=0x406aa3d7cf
[notice]{DataBlock::Setup} allocate memory for value:0x51e548a002350ce5 size:0x8 Big endian:0x0 to memory:0x406aa3d7d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7d0 mem-ID=0 size=8 element-size=8 type=Data data=e50c3502a048e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7d0 end_addr=0x406aa3d7d7
[notice]{DataBlock::Setup} allocate memory for value:0x51e54861f0cee3b9 size:0x8 Big endian:0x0 to memory:0x406aa3d7d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7d8 mem-ID=0 size=8 element-size=8 type=Data data=b9e3cef06148e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7d8 end_addr=0x406aa3d7df
[notice]{DataBlock::Setup} allocate memory for value:0x51e548955ef8c289 size:0x8 Big endian:0x0 to memory:0x406aa3d7e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7e0 mem-ID=0 size=8 element-size=8 type=Data data=89c2f85e9548e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7e0 end_addr=0x406aa3d7e7
[notice]{DataBlock::Setup} allocate memory for value:0x51e548b8b4570449 size:0x8 Big endian:0x0 to memory:0x406aa3d7e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7e8 mem-ID=0 size=8 element-size=8 type=Data data=490457b4b848e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7e8 end_addr=0x406aa3d7ef
[notice]{DataBlock::Setup} allocate memory for value:0x51e548bd99a96791 size:0x8 Big endian:0x0 to memory:0x406aa3d7f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7f0 mem-ID=0 size=8 element-size=8 type=Data data=9167a999bd48e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7f0 end_addr=0x406aa3d7f7
[notice]{DataBlock::Setup} allocate memory for value:0x51e548a505f05129 size:0x8 Big endian:0x0 to memory:0x406aa3d7f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000406aa3d7f8 mem-ID=0 size=8 element-size=8 type=Data data=2951f005a548e551
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x406aa3d7f8 end_addr=0x406aa3d7ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v18, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v18 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x16 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x406b value 0x406b
[info] opname=rd
[notice]Committing instruction "LUI x17, 16491" at 0x80011e80=>[0]0x80011e80 (0x406b8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e80 mem-ID=0 size=4 element-size=4 type=Instruction data=b7b80604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e80 end_addr=0x80011e83
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x406b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e84
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa3d value 0xa3d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -1475" at 0x80011e84=>[0]0x80011e84 (0xa3d8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e84 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88d8a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e84 end_addr=0x80011e87
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x406aa3d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e88
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xc" at 0x80011e88=>[0]0x80011e88 (0xc89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e88 mem-ID=0 size=4 element-size=4 type=Instruction data=9398c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e88 end_addr=0x80011e8b
[notice]retire source stage: e, access: 0x1b, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x406aa3d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e8c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c0 value 0x7c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1984" at 0x80011e8c=>[0]0x80011e8c (0x7c088893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e8c mem-ID=0 size=4 element-size=4 type=Instruction data=9388087c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e8c end_addr=0x80011e8f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x406aa3d7c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e90
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x17" at 0x80011e90=>[0]0x80011e90 (0x2888907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e90 mem-ID=0 size=4 element-size=4 type=Instruction data=07898802
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e90 end_addr=0x80011e93
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e94
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0x51e548ac4b4935f1, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0x51e548b62d7c2c15, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0x51e548a002350ce5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x51e54861f0cee3b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_4 value 0x51e548955ef8c289, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_5 value 0x51e548b8b4570449, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_6 value 0x51e548bd99a96791, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_7 value 0x51e548a505f05129, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x15c value 0x15c
[info] opname=rd
[notice]Committing instruction "LUI x16, 348" at 0x80011e94=>[0]0x80011e94 (0x15c837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e94 mem-ID=0 size=4 element-size=4 type=Instruction data=37c81500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e94 end_addr=0x80011e97
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e98
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x357 value 0x357
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 855" at 0x80011e98=>[0]0x80011e98 (0x3578081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e98 mem-ID=0 size=4 element-size=4 type=Instruction data=1b087835
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e98 end_addr=0x80011e9b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x15c357, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011e9c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80011e9c=>[0]0x80011e9c (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011e9c mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011e9c end_addr=0x80011e9f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b86ae000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xedd value 0xedd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -291" at 0x80011ea0=>[0]0x80011ea0 (0xedd80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea0 mem-ID=0 size=4 element-size=4 type=Instruction data=1308d8ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea0 end_addr=0x80011ea3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b86adedd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0x10" at 0x80011ea4=>[0]0x80011ea4 (0x1081813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea4 mem-ID=0 size=4 element-size=4 type=Instruction data=13180801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea4 end_addr=0x80011ea7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b86adedd0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ea8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc0b value 0xc0b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1013" at 0x80011ea8=>[0]0x80011ea8 (0xc0b80813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ea8 mem-ID=0 size=4 element-size=4 type=Instruction data=1308b8c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ea8 end_addr=0x80011eab
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x2b86adedcfc0b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eac
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xe" at 0x80011eac=>[0]0x80011eac (0xe81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eac mem-ID=0 size=4 element-size=4 type=Instruction data=1318e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eac end_addr=0x80011eaf
[notice]retire source stage: 17, access: 0x18, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xae1ab7b73f02c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5a3 value 0x5a3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 1443" at 0x80011eb0=>[0]0x80011eb0 (0x5a380813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb0 mem-ID=0 size=4 element-size=4 type=Instruction data=1308385a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb0 end_addr=0x80011eb3
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0xae1ab7b73f02c5a3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x638a4bfb94=>part 1 PA [0]0x638a4bfb94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x638a4bfb94=>part 1 PA [0]0x638a4bfb94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x638a4bfb94=>part 1 PA [0]0x638a4bfb94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x638a4bfb94=>part 1 PA [0]0x638a4bfb94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000638a4bfb94 mem-ID=0 size=4 element-size=4 type=Data data=22312ad5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x638a4bfb94 end_addr=0x638a4bfb97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6c7ef1b8=>part 1 PA [0]0x6d6c7ef1b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6c7ef1b8=>part 1 PA [0]0x6d6c7ef1b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6c7ef1b8=>part 1 PA [0]0x6d6c7ef1b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6d6c7ef1b8=>part 1 PA [0]0x6d6c7ef1b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006d6c7ef1b8 mem-ID=0 size=4 element-size=4 type=Data data=845797af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6d6c7ef1b8 end_addr=0x6d6c7ef1bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574137d288=>part 1 PA [0]0x574137d288 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574137d288=>part 1 PA [0]0x574137d288 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574137d288=>part 1 PA [0]0x574137d288 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x574137d288=>part 1 PA [0]0x574137d288 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000574137d288 mem-ID=0 size=4 element-size=4 type=Data data=aee7ccd6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x574137d288 end_addr=0x574137d28b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192fd1a95c=>part 1 PA [0]0x192fd1a95c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192fd1a95c=>part 1 PA [0]0x192fd1a95c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192fd1a95c=>part 1 PA [0]0x192fd1a95c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x192fd1a95c=>part 1 PA [0]0x192fd1a95c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000192fd1a95c mem-ID=0 size=4 element-size=4 type=Data data=46938487
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x192fd1a95c end_addr=0x192fd1a95f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c9dfb882c=>part 1 PA [0]0x4c9dfb882c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c9dfb882c=>part 1 PA [0]0x4c9dfb882c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c9dfb882c=>part 1 PA [0]0x4c9dfb882c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x4c9dfb882c=>part 1 PA [0]0x4c9dfb882c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004c9dfb882c mem-ID=0 size=4 element-size=4 type=Data data=8ffb14f0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4c9dfb882c end_addr=0x4c9dfb882f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ff359c9ec=>part 1 PA [0]0x6ff359c9ec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ff359c9ec=>part 1 PA [0]0x6ff359c9ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ff359c9ec=>part 1 PA [0]0x6ff359c9ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6ff359c9ec=>part 1 PA [0]0x6ff359c9ec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ff359c9ec mem-ID=0 size=4 element-size=4 type=Data data=2c29146f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ff359c9ec end_addr=0x6ff359c9ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74d8ac2d34=>part 1 PA [0]0x74d8ac2d34 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74d8ac2d34=>part 1 PA [0]0x74d8ac2d34 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74d8ac2d34=>part 1 PA [0]0x74d8ac2d34 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74d8ac2d34=>part 1 PA [0]0x74d8ac2d34 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000074d8ac2d34 mem-ID=0 size=4 element-size=4 type=Data data=a96aa496
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x74d8ac2d34 end_addr=0x74d8ac2d37
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c44f316cc=>part 1 PA [0]0x5c44f316cc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c44f316cc=>part 1 PA [0]0x5c44f316cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c44f316cc=>part 1 PA [0]0x5c44f316cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5c44f316cc=>part 1 PA [0]0x5c44f316cc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005c44f316cc mem-ID=0 size=4 element-size=4 type=Data data=5b9fb3be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5c44f316cc end_addr=0x5c44f316cf
[notice]Committing instruction "VSOXEI64.V v6, x16, v18, Unmasked" at 0x80011eb4=>[0]0x80011eb4 (0xf287327) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb4 mem-ID=0 size=4 element-size=4 type=Instruction data=2773280f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb4 end_addr=0x80011eb7
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eb8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x638a4bfb94
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6d6c7ef1b8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x574137d288
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x192fd1a95c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x4c9dfb882c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6ff359c9ec
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x74d8ac2d34
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5c44f316cc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v18, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v18 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x16 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLOXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x11ebd72b58 alignment 4 data size 4 base value 0x112babab48
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x4112eb77c0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xc02b8010 size:0x4 Big endian:0x0 to memory:0x4112eb77c0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77c0 mem-ID=0 size=4 element-size=4 type=Data data=10802bc0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77c0 end_addr=0x4112eb77c3
[notice]{DataBlock::Setup} allocate memory for value:0x360cf5f8 size:0x4 Big endian:0x0 to memory:0x4112eb77c4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77c4 mem-ID=0 size=4 element-size=4 type=Data data=f8f50c36
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77c4 end_addr=0x4112eb77c7
[notice]{DataBlock::Setup} allocate memory for value:0x62df4018 size:0x4 Big endian:0x0 to memory:0x4112eb77c8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77c8 mem-ID=0 size=4 element-size=4 type=Data data=1840df62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77c8 end_addr=0x4112eb77cb
[notice]{DataBlock::Setup} allocate memory for value:0x86e5203c size:0x4 Big endian:0x0 to memory:0x4112eb77cc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77cc mem-ID=0 size=4 element-size=4 type=Data data=3c20e586
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77cc end_addr=0x4112eb77cf
[notice]{DataBlock::Setup} allocate memory for value:0x83a14a40 size:0x4 Big endian:0x0 to memory:0x4112eb77d0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77d0 mem-ID=0 size=4 element-size=4 type=Data data=404aa183
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77d0 end_addr=0x4112eb77d3
[notice]{DataBlock::Setup} allocate memory for value:0xd2517400 size:0x4 Big endian:0x0 to memory:0x4112eb77d4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77d4 mem-ID=0 size=4 element-size=4 type=Data data=007451d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77d4 end_addr=0x4112eb77d7
[notice]{DataBlock::Setup} allocate memory for value:0xd5709084 size:0x4 Big endian:0x0 to memory:0x4112eb77d8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77d8 mem-ID=0 size=4 element-size=4 type=Data data=849070d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77d8 end_addr=0x4112eb77db
[notice]{DataBlock::Setup} allocate memory for value:0x6e756ef8 size:0x4 Big endian:0x0 to memory:0x4112eb77dc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77dc mem-ID=0 size=4 element-size=4 type=Data data=f86e756e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77dc end_addr=0x4112eb77df
[notice]{DataBlock::Setup} allocate memory for value:0x43f74025 size:0x4 Big endian:0x0 to memory:0x4112eb77e0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77e0 mem-ID=0 size=4 element-size=4 type=Data data=2540f743
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77e0 end_addr=0x4112eb77e3
[notice]{DataBlock::Setup} allocate memory for value:0x1eb4a3e2 size:0x4 Big endian:0x0 to memory:0x4112eb77e4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77e4 mem-ID=0 size=4 element-size=4 type=Data data=e2a3b41e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77e4 end_addr=0x4112eb77e7
[notice]{DataBlock::Setup} allocate memory for value:0xb0c44937 size:0x4 Big endian:0x0 to memory:0x4112eb77e8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77e8 mem-ID=0 size=4 element-size=4 type=Data data=3749c4b0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77e8 end_addr=0x4112eb77eb
[notice]{DataBlock::Setup} allocate memory for value:0x8dc9b77c size:0x4 Big endian:0x0 to memory:0x4112eb77ec bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77ec mem-ID=0 size=4 element-size=4 type=Data data=7cb7c98d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77ec end_addr=0x4112eb77ef
[notice]{DataBlock::Setup} allocate memory for value:0x31ea95a size:0x4 Big endian:0x0 to memory:0x4112eb77f0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77f0 mem-ID=0 size=4 element-size=4 type=Data data=5aa91e03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77f0 end_addr=0x4112eb77f3
[notice]{DataBlock::Setup} allocate memory for value:0x474f1a29 size:0x4 Big endian:0x0 to memory:0x4112eb77f4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77f4 mem-ID=0 size=4 element-size=4 type=Data data=291a4f47
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77f4 end_addr=0x4112eb77f7
[notice]{DataBlock::Setup} allocate memory for value:0x59b46ac2 size:0x4 Big endian:0x0 to memory:0x4112eb77f8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77f8 mem-ID=0 size=4 element-size=4 type=Data data=c26ab459
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77f8 end_addr=0x4112eb77fb
[notice]{DataBlock::Setup} allocate memory for value:0x480b4f82 size:0x4 Big endian:0x0 to memory:0x4112eb77fc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004112eb77fc mem-ID=0 size=4 element-size=4 type=Data data=824f0b48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4112eb77fc end_addr=0x4112eb77ff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v2, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v2 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x6 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4113 value 0x4113
[info] opname=rd
[notice]Committing instruction "LUI x8, 16659" at 0x80011eb8=>[0]0x80011eb8 (0x4113437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eb8 mem-ID=0 size=4 element-size=4 type=Instruction data=37341104
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eb8 end_addr=0x80011ebb
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x4113000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ebc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeb7 value 0xeb7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -329" at 0x80011ebc=>[0]0x80011ebc (0xeb74041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ebc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0474eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ebc end_addr=0x80011ebf
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x4112eb7, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80011ec0=>[0]0x80011ec0 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec0 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec0 end_addr=0x80011ec3
[notice]retire source stage: 1c, access: 0x16, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x4112eb7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7c0 value 0x7c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 1984" at 0x80011ec4=>[0]0x80011ec4 (0x7c040413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec4 mem-ID=0 size=4 element-size=4 type=Instruction data=1304047c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec4 end_addr=0x80011ec7
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x8 value 0x4112eb77c0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ec8
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x8" at 0x80011ec8=>[0]0x80011ec8 (0x2840107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ec8 mem-ID=0 size=4 element-size=4 type=Instruction data=07018402
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ec8 end_addr=0x80011ecb
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ecc
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x360cf5f8c02b8010, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0x86e5203c62df4018, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0xd251740083a14a40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0x6e756ef8d5709084, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_4 value 0x1eb4a3e243f74025, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_5 value 0x8dc9b77cb0c44937, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_6 value 0x474f1a29031ea95a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_7 value 0x480b4f8259b46ac2, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x112c value 0x112c
[info] opname=rd
[notice]Committing instruction "LUI x6, 4396" at 0x80011ecc=>[0]0x80011ecc (0x112c337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ecc mem-ID=0 size=4 element-size=4 type=Instruction data=37c31201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ecc end_addr=0x80011ecf
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x112c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xabb value 0xabb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -1349" at 0x80011ed0=>[0]0x80011ed0 (0xabb3031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b03b3ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed0 end_addr=0x80011ed3
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x112babb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80011ed4=>[0]0x80011ed4 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed4 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed4 end_addr=0x80011ed7
[notice]retire source stage: 1, access: 0x2, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x112babb000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ed8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb48 value 0xb48
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, -1208" at 0x80011ed8=>[0]0x80011ed8 (0xb4830313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ed8 mem-ID=0 size=4 element-size=4 type=Instruction data=130383b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ed8 end_addr=0x80011edb
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x112babab48, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011edc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ebd72b58=>part 1 PA [0]0x11ebd72b58 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ebd72b58=>part 1 PA [0]0x11ebd72b58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ebd72b58=>part 1 PA [0]0x11ebd72b58 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11ebd72b58=>part 1 PA [0]0x11ebd72b58 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011ebd72b58 mem-ID=0 size=4 element-size=4 type=Data data=ef9bace8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11ebd72b58 end_addr=0x11ebd72b5b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1161b8a140=>part 1 PA [0]0x1161b8a140 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1161b8a140=>part 1 PA [0]0x1161b8a140 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1161b8a140=>part 1 PA [0]0x1161b8a140 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x92d45758
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1161b8a140=>part 1 PA [0]0x1161b8a140 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001161b8a140 mem-ID=0 size=4 element-size=4 type=Data data=5857d492
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1161b8a140 end_addr=0x1161b8a143
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x118e8aeb60=>part 1 PA [0]0x118e8aeb60 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x118e8aeb60=>part 1 PA [0]0x118e8aeb60 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x118e8aeb60=>part 1 PA [0]0x118e8aeb60 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xebbea19c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x118e8aeb60=>part 1 PA [0]0x118e8aeb60 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000118e8aeb60 mem-ID=0 size=4 element-size=4 type=Data data=9ca1beeb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x118e8aeb60 end_addr=0x118e8aeb63
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11b290cb84=>part 1 PA [0]0x11b290cb84 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11b290cb84=>part 1 PA [0]0x11b290cb84 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11b290cb84=>part 1 PA [0]0x11b290cb84 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x39b4abd4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11b290cb84=>part 1 PA [0]0x11b290cb84 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011b290cb84 mem-ID=0 size=4 element-size=4 type=Data data=d4abb439
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11b290cb84 end_addr=0x11b290cb87
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11af4cf588=>part 1 PA [0]0x11af4cf588 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11af4cf588=>part 1 PA [0]0x11af4cf588 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11af4cf588=>part 1 PA [0]0x11af4cf588 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11af4cf588=>part 1 PA [0]0x11af4cf588 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011af4cf588 mem-ID=0 size=4 element-size=4 type=Data data=0fdc67d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11af4cf588 end_addr=0x11af4cf58b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11fdfd1f48=>part 1 PA [0]0x11fdfd1f48 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11fdfd1f48=>part 1 PA [0]0x11fdfd1f48 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11fdfd1f48=>part 1 PA [0]0x11fdfd1f48 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xfe8e1158
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x11fdfd1f48=>part 1 PA [0]0x11fdfd1f48 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000011fdfd1f48 mem-ID=0 size=4 element-size=4 type=Data data=58118efe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x11fdfd1f48 end_addr=0x11fdfd1f4b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12011c3bcc=>part 1 PA [0]0x12011c3bcc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12011c3bcc=>part 1 PA [0]0x12011c3bcc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12011c3bcc=>part 1 PA [0]0x12011c3bcc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x29c4cf0c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x12011c3bcc=>part 1 PA [0]0x12011c3bcc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000012011c3bcc mem-ID=0 size=4 element-size=4 type=Data data=0ccfc429
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x12011c3bcc end_addr=0x12011c3bcf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x119a211a40=>part 1 PA [0]0x119a211a40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x119a211a40=>part 1 PA [0]0x119a211a40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x119a211a40=>part 1 PA [0]0x119a211a40 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x77ff167c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x119a211a40=>part 1 PA [0]0x119a211a40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000119a211a40 mem-ID=0 size=4 element-size=4 type=Data data=7c16ff77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x119a211a40 end_addr=0x119a211a43
[notice]Committing instruction "VLOXEI32.V v12, x6, v2, Vector result" at 0x80011edc=>[0]0x80011edc (0xc236607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011edc mem-ID=0 size=4 element-size=4 type=Instruction data=0766230c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011edc end_addr=0x80011edf
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_1 value 0x8d27c0a7ebbea19c, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_2 value 0xcac54068d767dc0f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v12_3 value 0x77ff167c0e3aa791, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v2, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v2 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x6 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VLUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnSource entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x27c089b118 alignment 4 data size 4 base value 0x27c089b0f4
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x41e1945900 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x41e1945900 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945900 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945900 end_addr=0x41e1945900
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x41e1945901 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945901 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945901 end_addr=0x41e1945901
[notice]{DataBlock::Setup} allocate memory for value:0xa0 size:0x1 Big endian:0x0 to memory:0x41e1945902 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945902 mem-ID=0 size=1 element-size=1 type=Data data=a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945902 end_addr=0x41e1945902
[notice]{DataBlock::Setup} allocate memory for value:0x14 size:0x1 Big endian:0x0 to memory:0x41e1945903 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945903 mem-ID=0 size=1 element-size=1 type=Data data=14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945903 end_addr=0x41e1945903
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x41e1945904 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945904 mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945904 end_addr=0x41e1945904
[notice]{DataBlock::Setup} allocate memory for value:0xfc size:0x1 Big endian:0x0 to memory:0x41e1945905 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945905 mem-ID=0 size=1 element-size=1 type=Data data=fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945905 end_addr=0x41e1945905
[notice]{DataBlock::Setup} allocate memory for value:0x80 size:0x1 Big endian:0x0 to memory:0x41e1945906 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945906 mem-ID=0 size=1 element-size=1 type=Data data=80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945906 end_addr=0x41e1945906
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x41e1945907 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945907 mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945907 end_addr=0x41e1945907
[notice]{DataBlock::Setup} allocate memory for value:0xc9 size:0x1 Big endian:0x0 to memory:0x41e1945908 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945908 mem-ID=0 size=1 element-size=1 type=Data data=c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945908 end_addr=0x41e1945908
[notice]{DataBlock::Setup} allocate memory for value:0x69 size:0x1 Big endian:0x0 to memory:0x41e1945909 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945909 mem-ID=0 size=1 element-size=1 type=Data data=69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945909 end_addr=0x41e1945909
[notice]{DataBlock::Setup} allocate memory for value:0x92 size:0x1 Big endian:0x0 to memory:0x41e194590a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590a mem-ID=0 size=1 element-size=1 type=Data data=92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590a end_addr=0x41e194590a
[notice]{DataBlock::Setup} allocate memory for value:0xcc size:0x1 Big endian:0x0 to memory:0x41e194590b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590b mem-ID=0 size=1 element-size=1 type=Data data=cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590b end_addr=0x41e194590b
[notice]{DataBlock::Setup} allocate memory for value:0xd1 size:0x1 Big endian:0x0 to memory:0x41e194590c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590c mem-ID=0 size=1 element-size=1 type=Data data=d1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590c end_addr=0x41e194590c
[notice]{DataBlock::Setup} allocate memory for value:0xb size:0x1 Big endian:0x0 to memory:0x41e194590d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590d mem-ID=0 size=1 element-size=1 type=Data data=0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590d end_addr=0x41e194590d
[notice]{DataBlock::Setup} allocate memory for value:0x85 size:0x1 Big endian:0x0 to memory:0x41e194590e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590e mem-ID=0 size=1 element-size=1 type=Data data=85
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590e end_addr=0x41e194590e
[notice]{DataBlock::Setup} allocate memory for value:0x6a size:0x1 Big endian:0x0 to memory:0x41e194590f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194590f mem-ID=0 size=1 element-size=1 type=Data data=6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194590f end_addr=0x41e194590f
[notice]{DataBlock::Setup} allocate memory for value:0x8 size:0x1 Big endian:0x0 to memory:0x41e1945910 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945910 mem-ID=0 size=1 element-size=1 type=Data data=08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945910 end_addr=0x41e1945910
[notice]{DataBlock::Setup} allocate memory for value:0x8f size:0x1 Big endian:0x0 to memory:0x41e1945911 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945911 mem-ID=0 size=1 element-size=1 type=Data data=8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945911 end_addr=0x41e1945911
[notice]{DataBlock::Setup} allocate memory for value:0xa3 size:0x1 Big endian:0x0 to memory:0x41e1945912 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945912 mem-ID=0 size=1 element-size=1 type=Data data=a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945912 end_addr=0x41e1945912
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x41e1945913 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945913 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945913 end_addr=0x41e1945913
[notice]{DataBlock::Setup} allocate memory for value:0xc size:0x1 Big endian:0x0 to memory:0x41e1945914 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945914 mem-ID=0 size=1 element-size=1 type=Data data=0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945914 end_addr=0x41e1945914
[notice]{DataBlock::Setup} allocate memory for value:0xfe size:0x1 Big endian:0x0 to memory:0x41e1945915 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945915 mem-ID=0 size=1 element-size=1 type=Data data=fe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945915 end_addr=0x41e1945915
[notice]{DataBlock::Setup} allocate memory for value:0xc2 size:0x1 Big endian:0x0 to memory:0x41e1945916 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945916 mem-ID=0 size=1 element-size=1 type=Data data=c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945916 end_addr=0x41e1945916
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x41e1945917 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945917 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945917 end_addr=0x41e1945917
[notice]{DataBlock::Setup} allocate memory for value:0x99 size:0x1 Big endian:0x0 to memory:0x41e1945918 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945918 mem-ID=0 size=1 element-size=1 type=Data data=99
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945918 end_addr=0x41e1945918
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x41e1945919 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945919 mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945919 end_addr=0x41e1945919
[notice]{DataBlock::Setup} allocate memory for value:0x77 size:0x1 Big endian:0x0 to memory:0x41e194591a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591a mem-ID=0 size=1 element-size=1 type=Data data=77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591a end_addr=0x41e194591a
[notice]{DataBlock::Setup} allocate memory for value:0xff size:0x1 Big endian:0x0 to memory:0x41e194591b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591b mem-ID=0 size=1 element-size=1 type=Data data=ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591b end_addr=0x41e194591b
[notice]{DataBlock::Setup} allocate memory for value:0x52 size:0x1 Big endian:0x0 to memory:0x41e194591c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591c mem-ID=0 size=1 element-size=1 type=Data data=52
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591c end_addr=0x41e194591c
[notice]{DataBlock::Setup} allocate memory for value:0x51 size:0x1 Big endian:0x0 to memory:0x41e194591d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591d mem-ID=0 size=1 element-size=1 type=Data data=51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591d end_addr=0x41e194591d
[notice]{DataBlock::Setup} allocate memory for value:0x55 size:0x1 Big endian:0x0 to memory:0x41e194591e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591e mem-ID=0 size=1 element-size=1 type=Data data=55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591e end_addr=0x41e194591e
[notice]{DataBlock::Setup} allocate memory for value:0x53 size:0x1 Big endian:0x0 to memory:0x41e194591f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194591f mem-ID=0 size=1 element-size=1 type=Data data=53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194591f end_addr=0x41e194591f
[notice]{DataBlock::Setup} allocate memory for value:0x63 size:0x1 Big endian:0x0 to memory:0x41e1945920 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945920 mem-ID=0 size=1 element-size=1 type=Data data=63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945920 end_addr=0x41e1945920
[notice]{DataBlock::Setup} allocate memory for value:0x5f size:0x1 Big endian:0x0 to memory:0x41e1945921 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945921 mem-ID=0 size=1 element-size=1 type=Data data=5f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945921 end_addr=0x41e1945921
[notice]{DataBlock::Setup} allocate memory for value:0xad size:0x1 Big endian:0x0 to memory:0x41e1945922 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945922 mem-ID=0 size=1 element-size=1 type=Data data=ad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945922 end_addr=0x41e1945922
[notice]{DataBlock::Setup} allocate memory for value:0x7e size:0x1 Big endian:0x0 to memory:0x41e1945923 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945923 mem-ID=0 size=1 element-size=1 type=Data data=7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945923 end_addr=0x41e1945923
[notice]{DataBlock::Setup} allocate memory for value:0x6c size:0x1 Big endian:0x0 to memory:0x41e1945924 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945924 mem-ID=0 size=1 element-size=1 type=Data data=6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945924 end_addr=0x41e1945924
[notice]{DataBlock::Setup} allocate memory for value:0xce size:0x1 Big endian:0x0 to memory:0x41e1945925 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945925 mem-ID=0 size=1 element-size=1 type=Data data=ce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945925 end_addr=0x41e1945925
[notice]{DataBlock::Setup} allocate memory for value:0x27 size:0x1 Big endian:0x0 to memory:0x41e1945926 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945926 mem-ID=0 size=1 element-size=1 type=Data data=27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945926 end_addr=0x41e1945926
[notice]{DataBlock::Setup} allocate memory for value:0x7 size:0x1 Big endian:0x0 to memory:0x41e1945927 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945927 mem-ID=0 size=1 element-size=1 type=Data data=07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945927 end_addr=0x41e1945927
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x41e1945928 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945928 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945928 end_addr=0x41e1945928
[notice]{DataBlock::Setup} allocate memory for value:0xee size:0x1 Big endian:0x0 to memory:0x41e1945929 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945929 mem-ID=0 size=1 element-size=1 type=Data data=ee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945929 end_addr=0x41e1945929
[notice]{DataBlock::Setup} allocate memory for value:0x78 size:0x1 Big endian:0x0 to memory:0x41e194592a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592a mem-ID=0 size=1 element-size=1 type=Data data=78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592a end_addr=0x41e194592a
[notice]{DataBlock::Setup} allocate memory for value:0x28 size:0x1 Big endian:0x0 to memory:0x41e194592b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592b mem-ID=0 size=1 element-size=1 type=Data data=28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592b end_addr=0x41e194592b
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x41e194592c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592c mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592c end_addr=0x41e194592c
[notice]{DataBlock::Setup} allocate memory for value:0x70 size:0x1 Big endian:0x0 to memory:0x41e194592d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592d mem-ID=0 size=1 element-size=1 type=Data data=70
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592d end_addr=0x41e194592d
[notice]{DataBlock::Setup} allocate memory for value:0xc9 size:0x1 Big endian:0x0 to memory:0x41e194592e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592e mem-ID=0 size=1 element-size=1 type=Data data=c9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592e end_addr=0x41e194592e
[notice]{DataBlock::Setup} allocate memory for value:0xd8 size:0x1 Big endian:0x0 to memory:0x41e194592f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194592f mem-ID=0 size=1 element-size=1 type=Data data=d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194592f end_addr=0x41e194592f
[notice]{DataBlock::Setup} allocate memory for value:0x7a size:0x1 Big endian:0x0 to memory:0x41e1945930 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945930 mem-ID=0 size=1 element-size=1 type=Data data=7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945930 end_addr=0x41e1945930
[notice]{DataBlock::Setup} allocate memory for value:0xf2 size:0x1 Big endian:0x0 to memory:0x41e1945931 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945931 mem-ID=0 size=1 element-size=1 type=Data data=f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945931 end_addr=0x41e1945931
[notice]{DataBlock::Setup} allocate memory for value:0xb size:0x1 Big endian:0x0 to memory:0x41e1945932 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945932 mem-ID=0 size=1 element-size=1 type=Data data=0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945932 end_addr=0x41e1945932
[notice]{DataBlock::Setup} allocate memory for value:0xdf size:0x1 Big endian:0x0 to memory:0x41e1945933 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945933 mem-ID=0 size=1 element-size=1 type=Data data=df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945933 end_addr=0x41e1945933
[notice]{DataBlock::Setup} allocate memory for value:0x24 size:0x1 Big endian:0x0 to memory:0x41e1945934 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945934 mem-ID=0 size=1 element-size=1 type=Data data=24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945934 end_addr=0x41e1945934
[notice]{DataBlock::Setup} allocate memory for value:0x77 size:0x1 Big endian:0x0 to memory:0x41e1945935 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945935 mem-ID=0 size=1 element-size=1 type=Data data=77
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945935 end_addr=0x41e1945935
[notice]{DataBlock::Setup} allocate memory for value:0xbc size:0x1 Big endian:0x0 to memory:0x41e1945936 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945936 mem-ID=0 size=1 element-size=1 type=Data data=bc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945936 end_addr=0x41e1945936
[notice]{DataBlock::Setup} allocate memory for value:0x4e size:0x1 Big endian:0x0 to memory:0x41e1945937 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945937 mem-ID=0 size=1 element-size=1 type=Data data=4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945937 end_addr=0x41e1945937
[notice]{DataBlock::Setup} allocate memory for value:0x57 size:0x1 Big endian:0x0 to memory:0x41e1945938 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945938 mem-ID=0 size=1 element-size=1 type=Data data=57
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945938 end_addr=0x41e1945938
[notice]{DataBlock::Setup} allocate memory for value:0xba size:0x1 Big endian:0x0 to memory:0x41e1945939 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e1945939 mem-ID=0 size=1 element-size=1 type=Data data=ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e1945939 end_addr=0x41e1945939
[notice]{DataBlock::Setup} allocate memory for value:0x5d size:0x1 Big endian:0x0 to memory:0x41e194593a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593a mem-ID=0 size=1 element-size=1 type=Data data=5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593a end_addr=0x41e194593a
[notice]{DataBlock::Setup} allocate memory for value:0xab size:0x1 Big endian:0x0 to memory:0x41e194593b bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593b mem-ID=0 size=1 element-size=1 type=Data data=ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593b end_addr=0x41e194593b
[notice]{DataBlock::Setup} allocate memory for value:0x4c size:0x1 Big endian:0x0 to memory:0x41e194593c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593c mem-ID=0 size=1 element-size=1 type=Data data=4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593c end_addr=0x41e194593c
[notice]{DataBlock::Setup} allocate memory for value:0xd4 size:0x1 Big endian:0x0 to memory:0x41e194593d bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593d mem-ID=0 size=1 element-size=1 type=Data data=d4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593d end_addr=0x41e194593d
[notice]{DataBlock::Setup} allocate memory for value:0xb7 size:0x1 Big endian:0x0 to memory:0x41e194593e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593e mem-ID=0 size=1 element-size=1 type=Data data=b7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593e end_addr=0x41e194593e
[notice]{DataBlock::Setup} allocate memory for value:0x54 size:0x1 Big endian:0x0 to memory:0x41e194593f bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000041e194593f mem-ID=0 size=1 element-size=1 type=Data data=54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x41e194593f end_addr=0x41e194593f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v16, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v16 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x20f1 value 0x20f1
[info] opname=rd
[notice]Committing instruction "LUI x2, 8433" at 0x80011ee0=>[0]0x80011ee0 (0x20f1137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee0 mem-ID=0 size=4 element-size=4 type=Instruction data=37110f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee0 end_addr=0x80011ee3
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x20f1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xca3 value 0xca3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -861" at 0x80011ee4=>[0]0x80011ee4 (0xca31011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0131ca
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee4 end_addr=0x80011ee7
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x20f0ca3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ee8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xd" at 0x80011ee8=>[0]0x80011ee8 (0xd11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ee8 mem-ID=0 size=4 element-size=4 type=Instruction data=1311d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ee8 end_addr=0x80011eeb
[notice]retire source stage: 6, access: 0xc, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x41e1946000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011eec
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x900 value 0x900
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1792" at 0x80011eec=>[0]0x80011eec (0x90010113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011eec mem-ID=0 size=4 element-size=4 type=Instruction data=13010190
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011eec end_addr=0x80011eef
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x2 value 0x41e1945900, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef0
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x2" at 0x80011ef0=>[0]0x80011ef0 (0x2810807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef0 mem-ID=0 size=4 element-size=4 type=Instruction data=07088102
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef0 end_addr=0x80011ef3
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef4
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_0 value 0xcc80fcd814a0a024, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_1 value 0x6a850bd1cc9269c9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_2 value 0x6cc2fe0c5fa38f08, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_3 value 0x53555152ff775399, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_4 value 0x727ce6c7ead5f63, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_5 value 0xd8c970b72878ee24, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_6 value 0x4ebc7724df0bf27a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v16_7 value 0x54b7d44cab5dba57, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x27c1 value 0x27c1
[info] opname=rd
[notice]Committing instruction "LUI x10, 10177" at 0x80011ef4=>[0]0x80011ef4 (0x27c1537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef4 mem-ID=0 size=4 element-size=4 type=Instruction data=37157c02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef4 end_addr=0x80011ef7
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x27c1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ef8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x89b value 0x89b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, -1893" at 0x80011ef8=>[0]0x80011ef8 (0x89b5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ef8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05b589
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ef8 end_addr=0x80011efb
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x27c089b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011efc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011efc=>[0]0x80011efc (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011efc mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011efc end_addr=0x80011eff
[notice]retire source stage: b, access: 0x12, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x27c089b000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f00
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf4 value 0xf4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 244" at 0x80011f00=>[0]0x80011f00 (0xf450513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f00 mem-ID=0 size=4 element-size=4 type=Instruction data=1305450f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f00 end_addr=0x80011f03
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x27c089b0f4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f04
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b118=>part 1 PA [0]0x27c089b118 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b118=>part 1 PA [0]0x27c089b118 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b118=>part 1 PA [0]0x27c089b118 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x894b0b8c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b118=>part 1 PA [0]0x27c089b118 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b118 mem-ID=0 size=4 element-size=4 type=Data data=8c0b4b89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b118 end_addr=0x27c089b11b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b194=>part 1 PA [0]0x27c089b194 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b194=>part 1 PA [0]0x27c089b194 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b194=>part 1 PA [0]0x27c089b194 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x33c66680
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b194=>part 1 PA [0]0x27c089b194 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b194 mem-ID=0 size=4 element-size=4 type=Data data=8066c633
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b194 end_addr=0x27c089b197
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b194=>part 1 PA [0]0x27c089b194 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b108=>part 1 PA [0]0x27c089b108 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b108=>part 1 PA [0]0x27c089b108 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b108=>part 1 PA [0]0x27c089b108 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x57e0a174
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b108=>part 1 PA [0]0x27c089b108 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b108 mem-ID=0 size=4 element-size=4 type=Data data=74a1e057
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b108 end_addr=0x27c089b10b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1cc=>part 1 PA [0]0x27c089b1cc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1cc=>part 1 PA [0]0x27c089b1cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1cc=>part 1 PA [0]0x27c089b1cc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9ecab490
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1cc=>part 1 PA [0]0x27c089b1cc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b1cc mem-ID=0 size=4 element-size=4 type=Data data=90b4ca9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b1cc end_addr=0x27c089b1cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1f0=>part 1 PA [0]0x27c089b1f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1f0=>part 1 PA [0]0x27c089b1f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1f0=>part 1 PA [0]0x27c089b1f0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x89c0a998
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1f0=>part 1 PA [0]0x27c089b1f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b1f0 mem-ID=0 size=4 element-size=4 type=Data data=98a9c089
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b1f0 end_addr=0x27c089b1f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b174=>part 1 PA [0]0x27c089b174 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b174=>part 1 PA [0]0x27c089b174 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b174=>part 1 PA [0]0x27c089b174 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1f2a704c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b174=>part 1 PA [0]0x27c089b174 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b174 mem-ID=0 size=4 element-size=4 type=Data data=4c702a1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b174 end_addr=0x27c089b177
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1c0=>part 1 PA [0]0x27c089b1c0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1c0=>part 1 PA [0]0x27c089b1c0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1c0=>part 1 PA [0]0x27c089b1c0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xcb899118
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x27c089b1c0=>part 1 PA [0]0x27c089b1c0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000027c089b1c0 mem-ID=0 size=4 element-size=4 type=Data data=189189cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x27c089b1c0 end_addr=0x27c089b1c3
[notice]Committing instruction "VLUXEI8.V v11, x10, v16, Vector result" at 0x80011f04=>[0]0x80011f04 (0x5050587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f04 mem-ID=0 size=4 element-size=4 type=Instruction data=87050505
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f04 end_addr=0x80011f07
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f08
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_1 value 0x39779de933c66680, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_2 value 0xc35101449ecab490, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v11_3 value 0xcb899118cf6d9fdc, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v16, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v16 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VSUXEI32.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Skipping: VSUXEI32.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x200 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x8 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: VLUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x6e74a710dc alignment 4 data size 4 base value 0x6e74a6c462
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x429a393880 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4c7a size:0x2 Big endian:0x0 to memory:0x429a393880 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393880 mem-ID=0 size=2 element-size=2 type=Data data=7a4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393880 end_addr=0x429a393881
[notice]{DataBlock::Setup} allocate memory for value:0x4716 size:0x2 Big endian:0x0 to memory:0x429a393882 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393882 mem-ID=0 size=2 element-size=2 type=Data data=1647
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393882 end_addr=0x429a393883
[notice]{DataBlock::Setup} allocate memory for value:0xbbda size:0x2 Big endian:0x0 to memory:0x429a393884 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393884 mem-ID=0 size=2 element-size=2 type=Data data=dabb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393884 end_addr=0x429a393885
[notice]{DataBlock::Setup} allocate memory for value:0x3fa6 size:0x2 Big endian:0x0 to memory:0x429a393886 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393886 mem-ID=0 size=2 element-size=2 type=Data data=a63f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393886 end_addr=0x429a393887
[notice]{DataBlock::Setup} allocate memory for value:0x13b6 size:0x2 Big endian:0x0 to memory:0x429a393888 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393888 mem-ID=0 size=2 element-size=2 type=Data data=b613
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393888 end_addr=0x429a393889
[notice]{DataBlock::Setup} allocate memory for value:0x481a size:0x2 Big endian:0x0 to memory:0x429a39388a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39388a mem-ID=0 size=2 element-size=2 type=Data data=1a48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39388a end_addr=0x429a39388b
[notice]{DataBlock::Setup} allocate memory for value:0x8056 size:0x2 Big endian:0x0 to memory:0x429a39388c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39388c mem-ID=0 size=2 element-size=2 type=Data data=5680
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39388c end_addr=0x429a39388d
[notice]{DataBlock::Setup} allocate memory for value:0x3db6 size:0x2 Big endian:0x0 to memory:0x429a39388e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39388e mem-ID=0 size=2 element-size=2 type=Data data=b63d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39388e end_addr=0x429a39388f
[notice]{DataBlock::Setup} allocate memory for value:0xd62 size:0x2 Big endian:0x0 to memory:0x429a393890 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393890 mem-ID=0 size=2 element-size=2 type=Data data=620d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393890 end_addr=0x429a393891
[notice]{DataBlock::Setup} allocate memory for value:0x8209 size:0x2 Big endian:0x0 to memory:0x429a393892 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393892 mem-ID=0 size=2 element-size=2 type=Data data=0982
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393892 end_addr=0x429a393893
[notice]{DataBlock::Setup} allocate memory for value:0xd6c4 size:0x2 Big endian:0x0 to memory:0x429a393894 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393894 mem-ID=0 size=2 element-size=2 type=Data data=c4d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393894 end_addr=0x429a393895
[notice]{DataBlock::Setup} allocate memory for value:0xe709 size:0x2 Big endian:0x0 to memory:0x429a393896 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393896 mem-ID=0 size=2 element-size=2 type=Data data=09e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393896 end_addr=0x429a393897
[notice]{DataBlock::Setup} allocate memory for value:0x5116 size:0x2 Big endian:0x0 to memory:0x429a393898 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a393898 mem-ID=0 size=2 element-size=2 type=Data data=1651
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a393898 end_addr=0x429a393899
[notice]{DataBlock::Setup} allocate memory for value:0xdd1 size:0x2 Big endian:0x0 to memory:0x429a39389a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39389a mem-ID=0 size=2 element-size=2 type=Data data=d10d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39389a end_addr=0x429a39389b
[notice]{DataBlock::Setup} allocate memory for value:0xb80b size:0x2 Big endian:0x0 to memory:0x429a39389c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39389c mem-ID=0 size=2 element-size=2 type=Data data=0bb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39389c end_addr=0x429a39389d
[notice]{DataBlock::Setup} allocate memory for value:0x1c7b size:0x2 Big endian:0x0 to memory:0x429a39389e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a39389e mem-ID=0 size=2 element-size=2 type=Data data=7b1c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a39389e end_addr=0x429a39389f
[notice]{DataBlock::Setup} allocate memory for value:0x9d36 size:0x2 Big endian:0x0 to memory:0x429a3938a0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938a0 mem-ID=0 size=2 element-size=2 type=Data data=369d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938a0 end_addr=0x429a3938a1
[notice]{DataBlock::Setup} allocate memory for value:0xd3e5 size:0x2 Big endian:0x0 to memory:0x429a3938a2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938a2 mem-ID=0 size=2 element-size=2 type=Data data=e5d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938a2 end_addr=0x429a3938a3
[notice]{DataBlock::Setup} allocate memory for value:0xc06a size:0x2 Big endian:0x0 to memory:0x429a3938a4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938a4 mem-ID=0 size=2 element-size=2 type=Data data=6ac0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938a4 end_addr=0x429a3938a5
[notice]{DataBlock::Setup} allocate memory for value:0x82f7 size:0x2 Big endian:0x0 to memory:0x429a3938a6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938a6 mem-ID=0 size=2 element-size=2 type=Data data=f782
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938a6 end_addr=0x429a3938a7
[notice]{DataBlock::Setup} allocate memory for value:0xa76 size:0x2 Big endian:0x0 to memory:0x429a3938a8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938a8 mem-ID=0 size=2 element-size=2 type=Data data=760a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938a8 end_addr=0x429a3938a9
[notice]{DataBlock::Setup} allocate memory for value:0xecfb size:0x2 Big endian:0x0 to memory:0x429a3938aa bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938aa mem-ID=0 size=2 element-size=2 type=Data data=fbec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938aa end_addr=0x429a3938ab
[notice]{DataBlock::Setup} allocate memory for value:0x736d size:0x2 Big endian:0x0 to memory:0x429a3938ac bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938ac mem-ID=0 size=2 element-size=2 type=Data data=6d73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938ac end_addr=0x429a3938ad
[notice]{DataBlock::Setup} allocate memory for value:0x9edb size:0x2 Big endian:0x0 to memory:0x429a3938ae bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938ae mem-ID=0 size=2 element-size=2 type=Data data=db9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938ae end_addr=0x429a3938af
[notice]{DataBlock::Setup} allocate memory for value:0xf440 size:0x2 Big endian:0x0 to memory:0x429a3938b0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938b0 mem-ID=0 size=2 element-size=2 type=Data data=40f4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938b0 end_addr=0x429a3938b1
[notice]{DataBlock::Setup} allocate memory for value:0xf627 size:0x2 Big endian:0x0 to memory:0x429a3938b2 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938b2 mem-ID=0 size=2 element-size=2 type=Data data=27f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938b2 end_addr=0x429a3938b3
[notice]{DataBlock::Setup} allocate memory for value:0x9c59 size:0x2 Big endian:0x0 to memory:0x429a3938b4 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938b4 mem-ID=0 size=2 element-size=2 type=Data data=599c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938b4 end_addr=0x429a3938b5
[notice]{DataBlock::Setup} allocate memory for value:0xe54a size:0x2 Big endian:0x0 to memory:0x429a3938b6 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938b6 mem-ID=0 size=2 element-size=2 type=Data data=4ae5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938b6 end_addr=0x429a3938b7
[notice]{DataBlock::Setup} allocate memory for value:0x65b4 size:0x2 Big endian:0x0 to memory:0x429a3938b8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938b8 mem-ID=0 size=2 element-size=2 type=Data data=b465
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938b8 end_addr=0x429a3938b9
[notice]{DataBlock::Setup} allocate memory for value:0xa45f size:0x2 Big endian:0x0 to memory:0x429a3938ba bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938ba mem-ID=0 size=2 element-size=2 type=Data data=5fa4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938ba end_addr=0x429a3938bb
[notice]{DataBlock::Setup} allocate memory for value:0x56cb size:0x2 Big endian:0x0 to memory:0x429a3938bc bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938bc mem-ID=0 size=2 element-size=2 type=Data data=cb56
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938bc end_addr=0x429a3938bd
[notice]{DataBlock::Setup} allocate memory for value:0x1cc5 size:0x2 Big endian:0x0 to memory:0x429a3938be bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000429a3938be mem-ID=0 size=2 element-size=2 type=Data data=c51c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x429a3938be end_addr=0x429a3938bf
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v22, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v22 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x17 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10a7 value 0x10a7
[info] opname=rd
[notice]Committing instruction "LUI x14, 4263" at 0x80011f08=>[0]0x80011f08 (0x10a7737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f08 mem-ID=0 size=4 element-size=4 type=Instruction data=37770a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f08 end_addr=0x80011f0b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x10a7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f0c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8e5 value 0x8e5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -1819" at 0x80011f0c=>[0]0x80011f0c (0x8e57071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f0c mem-ID=0 size=4 element-size=4 type=Instruction data=1b07578e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f0c end_addr=0x80011f0f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x10a68e5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f10
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xe" at 0x80011f10=>[0]0x80011f10 (0xe71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f10 mem-ID=0 size=4 element-size=4 type=Instruction data=1317e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f10 end_addr=0x80011f13
[notice]retire source stage: 10, access: 0x11, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x429a394000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f14
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x880 value 0x880
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -1920" at 0x80011f14=>[0]0x80011f14 (0x88070713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f14 mem-ID=0 size=4 element-size=4 type=Instruction data=13070788
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f14 end_addr=0x80011f17
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x14 value 0x429a393880, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f18
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x14" at 0x80011f18=>[0]0x80011f18 (0x2870b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f18 mem-ID=0 size=4 element-size=4 type=Instruction data=070b8702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f18 end_addr=0x80011f1b
[info]current source entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f1c
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_0 value 0x3fa6bbda47164c7a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_1 value 0x3db68056481a13b6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_2 value 0xe709d6c482090d62, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_3 value 0x1c7bb80b0dd15116, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_4 value 0x82f7c06ad3e59d36, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_5 value 0x9edb736decfb0a76, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_6 value 0xe54a9c59f627f440, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v22_7 value 0x1cc556cba45f65b4, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1b9d value 0x1b9d
[info] opname=rd
[notice]Committing instruction "LUI x17, 7069" at 0x80011f1c=>[0]0x80011f1c (0x1b9d8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f1c mem-ID=0 size=4 element-size=4 type=Instruction data=b7d8b901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f1c end_addr=0x80011f1f
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1b9d000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f20
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x29b value 0x29b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, 667" at 0x80011f20=>[0]0x80011f20 (0x29b8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f20 mem-ID=0 size=4 element-size=4 type=Instruction data=9b88b829
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f20 end_addr=0x80011f23
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x1b9d29b, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f24
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xe" at 0x80011f24=>[0]0x80011f24 (0xe89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f24 mem-ID=0 size=4 element-size=4 type=Instruction data=9398e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f24 end_addr=0x80011f27
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x6e74a6c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f28
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x462 value 0x462
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1122" at 0x80011f28=>[0]0x80011f28 (0x46288893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f28 mem-ID=0 size=4 element-size=4 type=Instruction data=93882846
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f28 end_addr=0x80011f2b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x17 value 0x6e74a6c462, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f2c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a710dc=>part 1 PA [0]0x6e74a710dc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a710dc=>part 1 PA [0]0x6e74a710dc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a710dc=>part 1 PA [0]0x6e74a710dc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5ea11274
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a710dc=>part 1 PA [0]0x6e74a710dc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a710dc mem-ID=0 size=4 element-size=4 type=Data data=7412a15e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a710dc end_addr=0x6e74a710df
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70b78=>part 1 PA [0]0x6e74a70b78 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70b78=>part 1 PA [0]0x6e74a70b78 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70b78=>part 1 PA [0]0x6e74a70b78 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x69da665c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70b78=>part 1 PA [0]0x6e74a70b78 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a70b78 mem-ID=0 size=4 element-size=4 type=Data data=5c66da69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a70b78 end_addr=0x6e74a70b7b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a7803c=>part 1 PA [0]0x6e74a7803c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a7803c=>part 1 PA [0]0x6e74a7803c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a7803c=>part 1 PA [0]0x6e74a7803c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc76e1358
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a7803c=>part 1 PA [0]0x6e74a7803c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a7803c mem-ID=0 size=4 element-size=4 type=Data data=58136ec7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a7803c end_addr=0x6e74a7803f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70408=>part 1 PA [0]0x6e74a70408 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70408=>part 1 PA [0]0x6e74a70408 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70408=>part 1 PA [0]0x6e74a70408 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xa5b3f1d8
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70408=>part 1 PA [0]0x6e74a70408 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a70408 mem-ID=0 size=4 element-size=4 type=Data data=d8f1b3a5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a70408 end_addr=0x6e74a7040b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a6d818=>part 1 PA [0]0x6e74a6d818 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a6d818=>part 1 PA [0]0x6e74a6d818 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a6d818=>part 1 PA [0]0x6e74a6d818 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x5a2de2ec
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a6d818=>part 1 PA [0]0x6e74a6d818 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a6d818 mem-ID=0 size=4 element-size=4 type=Data data=ece22d5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a6d818 end_addr=0x6e74a6d81b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70c7c=>part 1 PA [0]0x6e74a70c7c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70c7c=>part 1 PA [0]0x6e74a70c7c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70c7c=>part 1 PA [0]0x6e74a70c7c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x18dff7b0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70c7c=>part 1 PA [0]0x6e74a70c7c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a70c7c mem-ID=0 size=4 element-size=4 type=Data data=b0f7df18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a70c7c end_addr=0x6e74a70c7f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a744b8=>part 1 PA [0]0x6e74a744b8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a744b8=>part 1 PA [0]0x6e74a744b8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a744b8=>part 1 PA [0]0x6e74a744b8 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xf58745c
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a744b8=>part 1 PA [0]0x6e74a744b8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a744b8 mem-ID=0 size=4 element-size=4 type=Data data=5c74580f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a744b8 end_addr=0x6e74a744bb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70218=>part 1 PA [0]0x6e74a70218 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70218=>part 1 PA [0]0x6e74a70218 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70218=>part 1 PA [0]0x6e74a70218 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x1b2b4520
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6e74a70218=>part 1 PA [0]0x6e74a70218 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e74a70218 mem-ID=0 size=4 element-size=4 type=Data data=20452b1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e74a70218 end_addr=0x6e74a7021b
[notice]Committing instruction "VLUXEI16.V v18, x17, v22, Unmasked" at 0x80011f2c=>[0]0x80011f2c (0x768d907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f2c mem-ID=0 size=4 element-size=4 type=Instruction data=07d96807
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f2c end_addr=0x80011f2f
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f30
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_0 value 0x69da665c5ea11274, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_1 value 0xa5b3f1d8c76e1358, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_2 value 0x18dff7b05a2de2ec, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v18_3 value 0x1b2b45200f58745c, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v22, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v22 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x17 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VLUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vd
[info]Operand vd No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x53c433549c alignment 4 data size 4 base value 0xb3c2701d332109fd
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x37b29a8140 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d903691124a9f size:0x8 Big endian:0x0 to memory:0x37b29a8140 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8140 mem-ID=0 size=8 element-size=8 type=Data data=9f4a129136903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8140 end_addr=0x37b29a8147
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d901c8950cfbf size:0x8 Big endian:0x0 to memory:0x37b29a8148 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8148 mem-ID=0 size=8 element-size=8 type=Data data=bfcf50891c903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8148 end_addr=0x37b29a814f
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d901b9be35097 size:0x8 Big endian:0x0 to memory:0x37b29a8150 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8150 mem-ID=0 size=8 element-size=8 type=Data data=9750e39b1b903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8150 end_addr=0x37b29a8157
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d901d594f711f size:0x8 Big endian:0x0 to memory:0x37b29a8158 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8158 mem-ID=0 size=8 element-size=8 type=Data data=1f714f591d903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8158 end_addr=0x37b29a815f
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d90404873caf3 size:0x8 Big endian:0x0 to memory:0x37b29a8160 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8160 mem-ID=0 size=8 element-size=8 type=Data data=f3ca734840903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8160 end_addr=0x37b29a8167
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d901eaefae023 size:0x8 Big endian:0x0 to memory:0x37b29a8168 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8168 mem-ID=0 size=8 element-size=8 type=Data data=23e0faae1e903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8168 end_addr=0x37b29a816f
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d8fe5438bb4b3 size:0x8 Big endian:0x0 to memory:0x37b29a8170 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8170 mem-ID=0 size=8 element-size=8 type=Data data=b3b48b43e58f3d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8170 end_addr=0x37b29a8177
[notice]{DataBlock::Setup} allocate memory for value:0x4c3d9040a751582f size:0x8 Big endian:0x0 to memory:0x37b29a8178 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x00000037b29a8178 mem-ID=0 size=8 element-size=8 type=Data data=2f5851a740903d4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x37b29a8178 end_addr=0x37b29a817f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v29, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v29 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x10 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6f6 value 0x6f6
[info] opname=rd
[notice]Committing instruction "LUI x13, 1782" at 0x80011f30=>[0]0x80011f30 (0x6f66b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f30 mem-ID=0 size=4 element-size=4 type=Instruction data=b7666f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f30 end_addr=0x80011f33
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6f6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f34
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x535 value 0x535
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, 1333" at 0x80011f34=>[0]0x80011f34 (0x5356869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f34 mem-ID=0 size=4 element-size=4 type=Instruction data=9b865653
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f34 end_addr=0x80011f37
[notice]retire source stage: 19, access: 0x10, size: 1, type: 0
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x6f6535, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f38
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xf" at 0x80011f38=>[0]0x80011f38 (0xf69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f38 mem-ID=0 size=4 element-size=4 type=Instruction data=9396f600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f38 end_addr=0x80011f3b
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x37b29a8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f3c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x140 value 0x140
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 320" at 0x80011f3c=>[0]0x80011f3c (0x14068693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f3c mem-ID=0 size=4 element-size=4 type=Instruction data=93860614
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f3c end_addr=0x80011f3f
[info]current source entropy:7, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x13 value 0x37b29a8140, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f40
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x13" at 0x80011f40=>[0]0x80011f40 (0x2868e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f40 mem-ID=0 size=4 element-size=4 type=Instruction data=878e8602
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f40 end_addr=0x80011f43
[info]current source entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f44
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_0 value 0x4c3d903691124a9f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_1 value 0x4c3d901c8950cfbf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_2 value 0x4c3d901b9be35097, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_3 value 0x4c3d901d594f711f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_4 value 0x4c3d90404873caf3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_5 value 0x4c3d901eaefae023, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_6 value 0x4c3d8fe5438bb4b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v29_7 value 0x4c3d9040a751582f, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x59e1 value 0x59e1
[info] opname=rd
[notice]Committing instruction "LUI x10, 23009" at 0x80011f44=>[0]0x80011f44 (0x59e1537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f44 mem-ID=0 size=4 element-size=4 type=Instruction data=37159e05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f44 end_addr=0x80011f47
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x59e1000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f48
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x381 value 0x381
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 897" at 0x80011f48=>[0]0x80011f48 (0x3815051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f48 mem-ID=0 size=4 element-size=4 type=Instruction data=1b051538
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f48 end_addr=0x80011f4b
[notice]retire source stage: 1e, access: 0x8, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x59e1381, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f4c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x80011f4c=>[0]0x80011f4c (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f4c mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f4c end_addr=0x80011f4f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2702000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f50
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd33 value 0xd33
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -717" at 0x80011f50=>[0]0x80011f50 (0xd3350513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f50 mem-ID=0 size=4 element-size=4 type=Instruction data=130535d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f50 end_addr=0x80011f53
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2701d33, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f54
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011f54=>[0]0x80011f54 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f54 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f54 end_addr=0x80011f57
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2701d33000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f58
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x211 value 0x211
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 529" at 0x80011f58=>[0]0x80011f58 (0x21150513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f58 mem-ID=0 size=4 element-size=4 type=Instruction data=13051521
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f58 end_addr=0x80011f5b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2701d33211, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f5c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x80011f5c=>[0]0x80011f5c (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f5c mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f5c end_addr=0x80011f5f
[notice]retire source stage: 3, access: 0x6, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2701d33211000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f60
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9fd value 0x9fd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1539" at 0x80011f60=>[0]0x80011f60 (0x9fd50513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f60 mem-ID=0 size=4 element-size=4 type=Instruction data=1305d59f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f60 end_addr=0x80011f63
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0xb3c2701d332109fd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f64
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53c433549c=>part 1 PA [0]0x53c433549c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53c433549c=>part 1 PA [0]0x53c433549c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53c433549c=>part 1 PA [0]0x53c433549c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x94015b98
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x53c433549c=>part 1 PA [0]0x53c433549c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000053c433549c mem-ID=0 size=4 element-size=4 type=Data data=985b0194
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x53c433549c end_addr=0x53c433549f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39bc71d9bc=>part 1 PA [0]0x39bc71d9bc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39bc71d9bc=>part 1 PA [0]0x39bc71d9bc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39bc71d9bc=>part 1 PA [0]0x39bc71d9bc size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x2599f384
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x39bc71d9bc=>part 1 PA [0]0x39bc71d9bc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000039bc71d9bc mem-ID=0 size=4 element-size=4 type=Data data=84f39925
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x39bc71d9bc end_addr=0x39bc71d9bf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38cf045a94=>part 1 PA [0]0x38cf045a94 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38cf045a94=>part 1 PA [0]0x38cf045a94 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38cf045a94=>part 1 PA [0]0x38cf045a94 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x113aa958
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x38cf045a94=>part 1 PA [0]0x38cf045a94 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000038cf045a94 mem-ID=0 size=4 element-size=4 type=Data data=58a93a11
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x38cf045a94 end_addr=0x38cf045a97
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8c707b1c=>part 1 PA [0]0x3a8c707b1c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8c707b1c=>part 1 PA [0]0x3a8c707b1c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8c707b1c=>part 1 PA [0]0x3a8c707b1c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc650aba4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3a8c707b1c=>part 1 PA [0]0x3a8c707b1c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003a8c707b1c mem-ID=0 size=4 element-size=4 type=Data data=a4ab50c6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3a8c707b1c end_addr=0x3a8c707b1f
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d7b94d4f0=>part 1 PA [0]0x5d7b94d4f0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d7b94d4f0=>part 1 PA [0]0x5d7b94d4f0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d7b94d4f0=>part 1 PA [0]0x5d7b94d4f0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x9f9373b4
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5d7b94d4f0=>part 1 PA [0]0x5d7b94d4f0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005d7b94d4f0 mem-ID=0 size=4 element-size=4 type=Data data=b473939f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5d7b94d4f0 end_addr=0x5d7b94d4f3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3be21bea20=>part 1 PA [0]0x3be21bea20 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3be21bea20=>part 1 PA [0]0x3be21bea20 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3be21bea20=>part 1 PA [0]0x3be21bea20 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x4b83f034
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x3be21bea20=>part 1 PA [0]0x3be21bea20 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003be21bea20 mem-ID=0 size=4 element-size=4 type=Data data=34f0834b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3be21bea20 end_addr=0x3be21bea23
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x276acbeb0=>part 1 PA [0]0x276acbeb0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x276acbeb0=>part 1 PA [0]0x276acbeb0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x276acbeb0=>part 1 PA [0]0x276acbeb0 size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0x29d19470
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x276acbeb0=>part 1 PA [0]0x276acbeb0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000276acbeb0 mem-ID=0 size=4 element-size=4 type=Data data=7094d129
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x276acbeb0 end_addr=0x276acbeb3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dda72622c=>part 1 PA [0]0x5dda72622c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dda72622c=>part 1 PA [0]0x5dda72622c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dda72622c=>part 1 PA [0]0x5dda72622c size=4, part 2 PA [0]0x0 size=0
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{InitData::GenerateTargetConstrainedData} Generated VA 0xc26f6954
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5dda72622c=>part 1 PA [0]0x5dda72622c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005dda72622c mem-ID=0 size=4 element-size=4 type=Data data=54696fc2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5dda72622c end_addr=0x5dda72622f
[notice]Committing instruction "VLUXEI64.V v2, x10, v29, Unmasked" at 0x80011f64=>[0]0x80011f64 (0x7d57107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f64 mem-ID=0 size=4 element-size=4 type=Instruction data=0771d507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f64 end_addr=0x80011f67
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f68
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_0 value 0x2599f38494015b98, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_1 value 0xc650aba4113aa958, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_2 value 0x4b83f0349f9373b4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v2_3 value 0xc26f695429d19470, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v29, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v29 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x10 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSOXEI8.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Generator mode changed to: AddressShortage,IssSim from: IssSim
[notice]Skipping: VSOXEI8.V##RISCV with operand error: Operand "LoadStore-rs1-vs2" failed to generate no-preamble
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generator mode changed to: IssSim from: AddressShortage,IssSim
[notice]{Generator::SolveAddressShortage} try to add some available addresses to solve address shortage
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BatchReloadRegisters
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]{RecoveryAddressGenerator::GenerateAddress} generated addr=0x447e59c130
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1120 value 0x1120
[info] opname=rd
[notice]Committing instruction "LUI x20, 4384" at 0x80011f68=>[0]0x80011f68 (0x1120a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f68 mem-ID=0 size=4 element-size=4 type=Instruction data=370a1201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f68 end_addr=0x80011f6b
[info]current dest entropy:1, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x1120000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f6c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x967 value 0x967
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1689" at 0x80011f6c=>[0]0x80011f6c (0x967a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f6c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a96
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f6c end_addr=0x80011f6f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x111f967, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f70
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xe" at 0x80011f70=>[0]0x80011f70 (0xea1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f70 mem-ID=0 size=4 element-size=4 type=Instruction data=131aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f70 end_addr=0x80011f73
[notice]retire source stage: 8, access: 0x2, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x447e59c000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f74
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x130 value 0x130
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 304" at 0x80011f74=>[0]0x80011f74 (0x130a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f74 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f74 end_addr=0x80011f77
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x447e59c130, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f78
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x9dc183660
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x1f6
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x5b70757f68 alignment 8 data size 8 base value 0x5b70757d72
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xb6e value 0xb6e
[info] opname=rd
[notice]Committing instruction "LUI x20, 2926" at 0x80011f78=>[0]0x80011f78 (0xb6ea37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f78 mem-ID=0 size=4 element-size=4 type=Instruction data=37eab600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f78 end_addr=0x80011f7b
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0xb6e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f7c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeb value 0xeb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 235" at 0x80011f7c=>[0]0x80011f7c (0xeba0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f7c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0aba0e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f7c end_addr=0x80011f7f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0xb6e0eb, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f80
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x80011f80=>[0]0x80011f80 (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f80 mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f80 end_addr=0x80011f83
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x5b70758000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f84
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd72 value 0xd72
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -654" at 0x80011f84=>[0]0x80011f84 (0xd72a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f84 mem-ID=0 size=4 element-size=4 type=Instruction data=130a2ad7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f84 end_addr=0x80011f87
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x5b70757d72, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f88
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b70757f68=>part 1 PA [0]0x5b70757f68 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b70757f68=>part 1 PA [0]0x5b70757f68 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b70757f68=>part 1 PA [0]0x5b70757f68 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5b70757f68=>part 1 PA [0]0x5b70757f68 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005b70757f68 mem-ID=0 size=8 element-size=8 type=Data data=603618dc09000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5b70757f68 end_addr=0x5b70757f6f
[notice]Committing instruction "LD x12, x20, 502" at 0x80011f88=>[0]0x80011f88 (0x1f6a3603) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f88 mem-ID=0 size=4 element-size=4 type=Instruction data=03366a1f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f88 end_addr=0x80011f8b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x12 value 0x9dc183660, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f8c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x320f3f1510
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xc08
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x648f142b10 alignment 8 data size 8 base value 0x648f142f08
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x648f value 0x648f
[info] opname=rd
[notice]Committing instruction "LUI x20, 25743" at 0x80011f8c=>[0]0x80011f8c (0x648fa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f8c mem-ID=0 size=4 element-size=4 type=Instruction data=37fa4806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f8c end_addr=0x80011f8f
[info]current dest entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x648f000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f90
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x143 value 0x143
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 323" at 0x80011f90=>[0]0x80011f90 (0x143a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f90 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f90 end_addr=0x80011f93
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x648f143, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f94
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011f94=>[0]0x80011f94 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f94 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f94 end_addr=0x80011f97
[info]current source entropy:5, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x648f143000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f98
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf08 value 0xf08
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -248" at 0x80011f98=>[0]0x80011f98 (0xf08a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f98 mem-ID=0 size=4 element-size=4 type=Instruction data=130a8af0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f98 end_addr=0x80011f9b
[notice]retire source stage: 12, access: 0xe, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x648f142f08, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011f9c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x648f142b10=>part 1 PA [0]0x648f142b10 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x648f142b10=>part 1 PA [0]0x648f142b10 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x648f142b10=>part 1 PA [0]0x648f142b10 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x648f142b10=>part 1 PA [0]0x648f142b10 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000648f142b10 mem-ID=0 size=8 element-size=8 type=Data data=10153f0f32000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x648f142b10 end_addr=0x648f142b17
[notice]Committing instruction "LD x31, x20, -1016" at 0x80011f9c=>[0]0x80011f9c (0xc08a3f83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011f9c mem-ID=0 size=4 element-size=4 type=Instruction data=833f8ac0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011f9c end_addr=0x80011f9f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x31 value 0x320f3f1510, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x331060f900
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x427
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x7b8bb5dc50 alignment 8 data size 8 base value 0x7b8bb5d829
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3dc6 value 0x3dc6
[info] opname=rd
[notice]Committing instruction "LUI x20, 15814" at 0x80011fa0=>[0]0x80011fa0 (0x3dc6a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa0 mem-ID=0 size=4 element-size=4 type=Instruction data=376adc03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa0 end_addr=0x80011fa3
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x3dc6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdaf value 0xdaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -593" at 0x80011fa4=>[0]0x80011fa4 (0xdafa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afada
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa4 end_addr=0x80011fa7
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x3dc5daf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fa8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80011fa8=>[0]0x80011fa8 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fa8 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fa8 end_addr=0x80011fab
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7b8bb5e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fac
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x829 value 0x829
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -2007" at 0x80011fac=>[0]0x80011fac (0x829a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fac mem-ID=0 size=4 element-size=4 type=Instruction data=130a9a82
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fac end_addr=0x80011faf
[notice]retire source stage: 17, access: 0x11, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7b8bb5d829, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8bb5dc50=>part 1 PA [0]0x7b8bb5dc50 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8bb5dc50=>part 1 PA [0]0x7b8bb5dc50 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8bb5dc50=>part 1 PA [0]0x7b8bb5dc50 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7b8bb5dc50=>part 1 PA [0]0x7b8bb5dc50 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007b8bb5dc50 mem-ID=0 size=8 element-size=8 type=Data data=00f9601033000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7b8bb5dc50 end_addr=0x7b8bb5dc57
[notice]Committing instruction "LD x16, x20, 1063" at 0x80011fb0=>[0]0x80011fb0 (0x427a3803) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb0 mem-ID=0 size=4 element-size=4 type=Instruction data=03387a42
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb0 end_addr=0x80011fb3
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x16 value 0x331060f900, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x746960657
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x614
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x7083ed05d8 alignment 8 data size 8 base value 0x7083ecffc4
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x708 value 0x708
[info] opname=rd
[notice]Committing instruction "LUI x20, 1800" at 0x80011fb4=>[0]0x80011fb4 (0x708a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb4 mem-ID=0 size=4 element-size=4 type=Instruction data=378a7000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb4 end_addr=0x80011fb7
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x708000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fb8
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3ed value 0x3ed
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1005" at 0x80011fb8=>[0]0x80011fb8 (0x3eda0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fb8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada3e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fb8 end_addr=0x80011fbb
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7083ed, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fbc
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x10" at 0x80011fbc=>[0]0x80011fbc (0x10a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fbc mem-ID=0 size=4 element-size=4 type=Instruction data=131a0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fbc end_addr=0x80011fbf
[info]current source entropy:3, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7083ed0000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfc4 value 0xfc4
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -60" at 0x80011fc0=>[0]0x80011fc0 (0xfc4a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc0 mem-ID=0 size=4 element-size=4 type=Instruction data=130a4afc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc0 end_addr=0x80011fc3
[notice]retire source stage: 1c, access: 0xd, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x7083ecffc4, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc4
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7083ed05d8=>part 1 PA [0]0x7083ed05d8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7083ed05d8=>part 1 PA [0]0x7083ed05d8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7083ed05d8=>part 1 PA [0]0x7083ed05d8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x7083ed05d8=>part 1 PA [0]0x7083ed05d8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007083ed05d8 mem-ID=0 size=8 element-size=8 type=Data data=5706964607000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7083ed05d8 end_addr=0x7083ed05df
[notice]Committing instruction "LD x18, x20, 1556" at 0x80011fc4=>[0]0x80011fc4 (0x614a3903) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc4 mem-ID=0 size=4 element-size=4 type=Instruction data=03394a61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc4 end_addr=0x80011fc7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x18 value 0x746960657, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fc8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x5e0637b450
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x23e
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x77a6cdd2b8 alignment 8 data size 8 base value 0x77a6cdd07a
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x77a7 value 0x77a7
[info] opname=rd
[notice]Committing instruction "LUI x20, 30631" at 0x80011fc8=>[0]0x80011fc8 (0x77a7a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fc8 mem-ID=0 size=4 element-size=4 type=Instruction data=377a7a07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fc8 end_addr=0x80011fcb
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x77a7000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fcc
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcdd value 0xcdd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -803" at 0x80011fcc=>[0]0x80011fcc (0xcdda0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fcc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0adacd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fcc end_addr=0x80011fcf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x77a6cdd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011fd0=>[0]0x80011fd0 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd0 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd0 end_addr=0x80011fd3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x77a6cdd000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd4
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7a value 0x7a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 122" at 0x80011fd4=>[0]0x80011fd4 (0x7aa0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd4 mem-ID=0 size=4 element-size=4 type=Instruction data=130aaa07
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd4 end_addr=0x80011fd7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x77a6cdd07a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fd8
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77a6cdd2b8=>part 1 PA [0]0x77a6cdd2b8 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77a6cdd2b8=>part 1 PA [0]0x77a6cdd2b8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77a6cdd2b8=>part 1 PA [0]0x77a6cdd2b8 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x77a6cdd2b8=>part 1 PA [0]0x77a6cdd2b8 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000077a6cdd2b8 mem-ID=0 size=8 element-size=8 type=Data data=50b437065e000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x77a6cdd2b8 end_addr=0x77a6cdd2bf
[notice]Committing instruction "LD x29, x20, 574" at 0x80011fd8=>[0]0x80011fd8 (0x23ea3e83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fd8 mem-ID=0 size=4 element-size=4 type=Instruction data=833eea23
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fd8 end_addr=0x80011fdb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x29 value 0x5e0637b450, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fdc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x589ee2b9b0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x752
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x55e26a5410 alignment 8 data size 8 base value 0x55e26a4cbe
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x55e2 value 0x55e2
[info] opname=rd
[notice]Committing instruction "LUI x20, 21986" at 0x80011fdc=>[0]0x80011fdc (0x55e2a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fdc mem-ID=0 size=4 element-size=4 type=Instruction data=372a5e05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fdc end_addr=0x80011fdf
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x55e2000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6a5 value 0x6a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1701" at 0x80011fe0=>[0]0x80011fe0 (0x6a5a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a6a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe0 end_addr=0x80011fe3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x55e26a5, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe4
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011fe4=>[0]0x80011fe4 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe4 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe4 end_addr=0x80011fe7
[notice]retire source stage: 5, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x55e26a5000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fe8
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcbe value 0xcbe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -834" at 0x80011fe8=>[0]0x80011fe8 (0xcbea0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fe8 mem-ID=0 size=4 element-size=4 type=Instruction data=130aeacb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fe8 end_addr=0x80011feb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x55e26a4cbe, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011fec
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e26a5410=>part 1 PA [0]0x55e26a5410 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e26a5410=>part 1 PA [0]0x55e26a5410 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e26a5410=>part 1 PA [0]0x55e26a5410 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x55e26a5410=>part 1 PA [0]0x55e26a5410 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000055e26a5410 mem-ID=0 size=8 element-size=8 type=Data data=b0b9e29e58000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x55e26a5410 end_addr=0x55e26a5417
[notice]Committing instruction "LD x21, x20, 1874" at 0x80011fec=>[0]0x80011fec (0x752a3a83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011fec mem-ID=0 size=4 element-size=4 type=Instruction data=833a2a75
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011fec end_addr=0x80011fef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x21 value 0x589ee2b9b0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0xefe9e8cc0
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xa72
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x66c8621098 alignment 8 data size 8 base value 0x66c8621626
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x66c8 value 0x66c8
[info] opname=rd
[notice]Committing instruction "LUI x20, 26312" at 0x80011ff0=>[0]0x80011ff0 (0x66c8a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff0 mem-ID=0 size=4 element-size=4 type=Instruction data=378a6c06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff0 end_addr=0x80011ff3
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66c8000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff4
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x621 value 0x621
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1569" at 0x80011ff4=>[0]0x80011ff4 (0x621a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff4 end_addr=0x80011ff7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66c8621, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ff8
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80011ff8=>[0]0x80011ff8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ff8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ff8 end_addr=0x80011ffb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66c8621000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80011ffc
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x626 value 0x626
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1574" at 0x80011ffc=>[0]0x80011ffc (0x626a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080011ffc mem-ID=0 size=4 element-size=4 type=Instruction data=130a6a62
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80011ffc end_addr=0x80011fff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x66c8621626, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012000
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66c8621098=>part 1 PA [0]0x66c8621098 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66c8621098=>part 1 PA [0]0x66c8621098 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66c8621098=>part 1 PA [0]0x66c8621098 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x66c8621098=>part 1 PA [0]0x66c8621098 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000066c8621098 mem-ID=0 size=8 element-size=8 type=Data data=c08c9efe0e000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x66c8621098 end_addr=0x66c862109f
[notice]Committing instruction "LD x23, x20, -1422" at 0x80012000=>[0]0x80012000 (0xa72a3b83) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012000 mem-ID=0 size=4 element-size=4 type=Instruction data=833b2aa7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012000 end_addr=0x80012003
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x23 value 0xefe9e8cc0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012004
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x2e1a0f5b10
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0x69e
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x71e6766d70 alignment 8 data size 8 base value 0x71e67666d2
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x38f3 value 0x38f3
[info] opname=rd
[notice]Committing instruction "LUI x20, 14579" at 0x80012004=>[0]0x80012004 (0x38f3a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012004 mem-ID=0 size=4 element-size=4 type=Instruction data=373a8f03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012004 end_addr=0x80012007
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x38f3000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012008
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3b3 value 0x3b3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 947" at 0x80012008=>[0]0x80012008 (0x3b3a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012008 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012008 end_addr=0x8001200b
[notice]retire dest stage: e, access: 0xc, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x38f33b3, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001200c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x8001200c=>[0]0x8001200c (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001200c mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001200c end_addr=0x8001200f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x71e6766000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012010
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6d2 value 0x6d2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1746" at 0x80012010=>[0]0x80012010 (0x6d2a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012010 mem-ID=0 size=4 element-size=4 type=Instruction data=130a2a6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012010 end_addr=0x80012013
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x71e67666d2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012014
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71e6766d70=>part 1 PA [0]0x71e6766d70 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71e6766d70=>part 1 PA [0]0x71e6766d70 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71e6766d70=>part 1 PA [0]0x71e6766d70 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x71e6766d70=>part 1 PA [0]0x71e6766d70 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000071e6766d70 mem-ID=0 size=8 element-size=8 type=Data data=105b0f1a2e000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x71e6766d70 end_addr=0x71e6766d77
[notice]Committing instruction "LD x10, x20, 1694" at 0x80012014=>[0]0x80012014 (0x69ea3503) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012014 mem-ID=0 size=4 element-size=4 type=Instruction data=0335ea69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012014 end_addr=0x80012017
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x10 value 0x2e1a0f5b10, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012018
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ReloadRegister
[notice]{GenSequenceAgentRISCV::GetReloadGPRUsingLoadSequence} reload_data=0x6a25007110
[notice]Generating: LD##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=LoadStore-rs1-simm12
[notice]Operand : LoadStore-rs1-simm12 mask 0x0 value 0x0
[notice]Operand : simm12 mask 0xfff value 0xad3
[notice]{BaseOffsetLoadStoreOperand::GenerateWithPreamble} generated target address 0x50018416d0 alignment 8 data size 8 base value 0x5001841bfd
[info]{AddressingOperand::Generate} generated with preamble
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2801 value 0x2801
[info] opname=rd
[notice]Committing instruction "LUI x20, 10241" at 0x80012018=>[0]0x80012018 (0x2801a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012018 mem-ID=0 size=4 element-size=4 type=Instruction data=371a8002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012018 end_addr=0x8001201b
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x2801000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001201c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc21 value 0xc21
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -991" at 0x8001201c=>[0]0x8001201c (0xc21a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001201c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1ac2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001201c end_addr=0x8001201f
[notice]retire dest stage: 13, access: 0x1f, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x2800c21, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012020
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80012020=>[0]0x80012020 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012020 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012020 end_addr=0x80012023
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x5001842000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012024
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbfd value 0xbfd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1027" at 0x80012024=>[0]0x80012024 (0xbfda0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012024 mem-ID=0 size=4 element-size=4 type=Instruction data=130adabf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012024 end_addr=0x80012027
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x20 value 0x5001841bfd, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012028
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x50018416d0=>part 1 PA [0]0x50018416d0 size=8, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffffffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x50018416d0=>part 1 PA [0]0x50018416d0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x50018416d0=>part 1 PA [0]0x50018416d0 size=8, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x50018416d0=>part 1 PA [0]0x50018416d0 size=8, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000050018416d0 mem-ID=0 size=8 element-size=8 type=Data data=107100256a000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x50018416d0 end_addr=0x50018416d7
[notice]Committing instruction "LD x1, x20, -1325" at 0x80012028=>[0]0x80012028 (0xad3a3083) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012028 mem-ID=0 size=4 element-size=4 type=Instruction data=83303aad
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012028 end_addr=0x8001202b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x1 value 0x6a25007110, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001202c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x20 attrs Write is reserved? 0
[notice]Generating: VSUXEI64.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x441e0ffee4 alignment 4 data size 4 base value 0x1cc1aadc77974762
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x754b429ec0 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0xe33e5567a678b782 size:0x8 Big endian:0x0 to memory:0x754b429ec0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ec0 mem-ID=0 size=8 element-size=8 type=Data data=82b778a667553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ec0 end_addr=0x754b429ec7
[notice]{DataBlock::Setup} allocate memory for value:0xe33e55988217ea7e size:0x8 Big endian:0x0 to memory:0x754b429ec8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ec8 mem-ID=0 size=8 element-size=8 type=Data data=7eea178298553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ec8 end_addr=0x754b429ecf
[notice]{DataBlock::Setup} allocate memory for value:0xe33e559328418ba2 size:0x8 Big endian:0x0 to memory:0x754b429ed0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ed0 mem-ID=0 size=8 element-size=8 type=Data data=a28b412893553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ed0 end_addr=0x754b429ed7
[notice]{DataBlock::Setup} allocate memory for value:0xe33e55928aa4cca6 size:0x8 Big endian:0x0 to memory:0x754b429ed8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ed8 mem-ID=0 size=8 element-size=8 type=Data data=a6cca48a92553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ed8 end_addr=0x754b429edf
[notice]{DataBlock::Setup} allocate memory for value:0xe33e55864d0e5472 size:0x8 Big endian:0x0 to memory:0x754b429ee0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ee0 mem-ID=0 size=8 element-size=8 type=Data data=72540e4d86553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ee0 end_addr=0x754b429ee7
[notice]{DataBlock::Setup} allocate memory for value:0xe33e553d099c1fa2 size:0x8 Big endian:0x0 to memory:0x754b429ee8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ee8 mem-ID=0 size=8 element-size=8 type=Data data=a21f9c093d553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ee8 end_addr=0x754b429eef
[notice]{DataBlock::Setup} allocate memory for value:0xe33e55895023365e size:0x8 Big endian:0x0 to memory:0x754b429ef0 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ef0 mem-ID=0 size=8 element-size=8 type=Data data=5e36235089553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ef0 end_addr=0x754b429ef7
[notice]{DataBlock::Setup} allocate memory for value:0xe33e557f303a287a size:0x8 Big endian:0x0 to memory:0x754b429ef8 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x000000754b429ef8 mem-ID=0 size=8 element-size=8 type=Data data=7a283a307f553ee3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x754b429ef8 end_addr=0x754b429eff
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v30, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v30 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x24 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3aa6 value 0x3aa6
[info] opname=rd
[notice]Committing instruction "LUI x5, 15014" at 0x8001202c=>[0]0x8001202c (0x3aa62b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001202c mem-ID=0 size=4 element-size=4 type=Instruction data=b762aa03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001202c end_addr=0x8001202f
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3aa6000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012030
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa15 value 0xa15
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -1515" at 0x80012030=>[0]0x80012030 (0xa152829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012030 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8252a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012030 end_addr=0x80012033
[notice]retire dest stage: 18, access: 0x10, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x3aa5a15, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012034
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x80012034=>[0]0x80012034 (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012034 mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012034 end_addr=0x80012037
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x754b42a000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012038
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -320" at 0x80012038=>[0]0x80012038 (0xec028293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012038 mem-ID=0 size=4 element-size=4 type=Instruction data=938202ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012038 end_addr=0x8001203b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x5 value 0x754b429ec0, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001203c
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x5" at 0x8001203c=>[0]0x8001203c (0x2828f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001203c mem-ID=0 size=4 element-size=4 type=Instruction data=078f8202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001203c end_addr=0x8001203f
[info]current source entropy:2, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012040
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_0 value 0xe33e5567a678b782, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_1 value 0xe33e55988217ea7e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_2 value 0xe33e559328418ba2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_3 value 0xe33e55928aa4cca6, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_4 value 0xe33e55864d0e5472, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_5 value 0xe33e553d099c1fa2, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_6 value 0xe33e55895023365e, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v30_7 value 0xe33e557f303a287a, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1cc value 0x1cc
[info] opname=rd
[notice]Committing instruction "LUI x24, 460" at 0x80012040=>[0]0x80012040 (0x1ccc37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012040 mem-ID=0 size=4 element-size=4 type=Instruction data=37cc1c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012040 end_addr=0x80012043
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1cc000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012044
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ab value 0x1ab
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 427" at 0x80012044=>[0]0x80012044 (0x1abc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012044 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cbc1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012044 end_addr=0x80012047
[notice]retire dest stage: 1d, access: 0x12, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1cc1ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012048
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x80012048=>[0]0x80012048 (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012048 mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012048 end_addr=0x8001204b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x398356000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001204c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb8f value 0xb8f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -1137" at 0x8001204c=>[0]0x8001204c (0xb8fc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001204c mem-ID=0 size=4 element-size=4 type=Instruction data=130cfcb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001204c end_addr=0x8001204f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x398355b8f, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012050
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xd" at 0x80012050=>[0]0x80012050 (0xdc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012050 mem-ID=0 size=4 element-size=4 type=Instruction data=131cdc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012050 end_addr=0x80012053
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x7306ab71e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012054
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe5d value 0xe5d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, -419" at 0x80012054=>[0]0x80012054 (0xe5dc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012054 mem-ID=0 size=4 element-size=4 type=Instruction data=130cdce5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012054 end_addr=0x80012057
[info]current source entropy:3, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x7306ab71de5d, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012058
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x80012058=>[0]0x80012058 (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012058 mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012058 end_addr=0x8001205b
[notice]retire dest stage: 2, access: 0x1d, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1cc1aadc77974000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001205c
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x762 value 0x762
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1890" at 0x8001205c=>[0]0x8001205c (0x762c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001205c mem-ID=0 size=4 element-size=4 type=Instruction data=130c2c76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001205c end_addr=0x8001205f
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x24 value 0x1cc1aadc77974762, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012060
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x441e0ffee4=>part 1 PA [0]0x441e0ffee4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x441e0ffee4=>part 1 PA [0]0x441e0ffee4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x441e0ffee4=>part 1 PA [0]0x441e0ffee4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x441e0ffee4=>part 1 PA [0]0x441e0ffee4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x000000441e0ffee4 mem-ID=0 size=4 element-size=4 type=Data data=9b2fca5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x441e0ffee4 end_addr=0x441e0ffee7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74f9af31e0=>part 1 PA [0]0x74f9af31e0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74f9af31e0=>part 1 PA [0]0x74f9af31e0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74f9af31e0=>part 1 PA [0]0x74f9af31e0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x74f9af31e0=>part 1 PA [0]0x74f9af31e0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000074f9af31e0 mem-ID=0 size=4 element-size=4 type=Data data=7e203243
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x74f9af31e0 end_addr=0x74f9af31e3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f9fd8d304=>part 1 PA [0]0x6f9fd8d304 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f9fd8d304=>part 1 PA [0]0x6f9fd8d304 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f9fd8d304=>part 1 PA [0]0x6f9fd8d304 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f9fd8d304=>part 1 PA [0]0x6f9fd8d304 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f9fd8d304 mem-ID=0 size=4 element-size=4 type=Data data=2ce23ee0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f9fd8d304 end_addr=0x6f9fd8d307
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f023c1408=>part 1 PA [0]0x6f023c1408 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f023c1408=>part 1 PA [0]0x6f023c1408 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f023c1408=>part 1 PA [0]0x6f023c1408 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x6f023c1408=>part 1 PA [0]0x6f023c1408 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006f023c1408 mem-ID=0 size=4 element-size=4 type=Data data=6ec27f8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6f023c1408 end_addr=0x6f023c140b
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62c4a59bd4=>part 1 PA [0]0x62c4a59bd4 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62c4a59bd4=>part 1 PA [0]0x62c4a59bd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62c4a59bd4=>part 1 PA [0]0x62c4a59bd4 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x62c4a59bd4=>part 1 PA [0]0x62c4a59bd4 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000062c4a59bd4 mem-ID=0 size=4 element-size=4 type=Data data=ee536504
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62c4a59bd4 end_addr=0x62c4a59bd7
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1981336704=>part 1 PA [0]0x1981336704 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1981336704=>part 1 PA [0]0x1981336704 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1981336704=>part 1 PA [0]0x1981336704 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x1981336704=>part 1 PA [0]0x1981336704 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001981336704 mem-ID=0 size=4 element-size=4 type=Data data=0507b119
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1981336704 end_addr=0x1981336707
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c7ba7dc0=>part 1 PA [0]0x65c7ba7dc0 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c7ba7dc0=>part 1 PA [0]0x65c7ba7dc0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c7ba7dc0=>part 1 PA [0]0x65c7ba7dc0 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x65c7ba7dc0=>part 1 PA [0]0x65c7ba7dc0 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065c7ba7dc0 mem-ID=0 size=4 element-size=4 type=Data data=633fff41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65c7ba7dc0 end_addr=0x65c7ba7dc3
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ba7d16fdc=>part 1 PA [0]0x5ba7d16fdc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ba7d16fdc=>part 1 PA [0]0x5ba7d16fdc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ba7d16fdc=>part 1 PA [0]0x5ba7d16fdc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x5ba7d16fdc=>part 1 PA [0]0x5ba7d16fdc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005ba7d16fdc mem-ID=0 size=4 element-size=4 type=Data data=3ab76425
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5ba7d16fdc end_addr=0x5ba7d16fdf
[notice]Committing instruction "VSUXEI64.V v9, x24, v30, Vector result" at 0x80012060=>[0]0x80012060 (0x5ec74a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012060 mem-ID=0 size=4 element-size=4 type=Instruction data=a774ec05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012060 end_addr=0x80012063
[info]current source entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012064
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x6f9fd8d304
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x62c4a59bd4
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x5ba7d16fdc
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v30, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v30 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x24 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]Generating: VSUXEI16.V##RISCV
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info] opname=vs3
[info]Operand vs3 No Dependency constraint
[info] opname=vm
[info] opname=LoadStore-rs1-vs2
[notice]Operand : LoadStore-rs1-vs2 mask 0x0 value 0x0
[info]{ResourceDependence::GetInterDependenceConstraint} GPR, OnTarget entropy stable? 0
[info]Operand rs1 No Dependency constraint
[info]Operand vs2 No Dependency constraint
[notice]{VectorIndexedLoadStoreOperand::GenerateWithPreamble} generated target address 0x21fd1166ec alignment 4 data size 4 base value 0x21fd10e6b9
[info]{AddressingOperand::Generate} generated with preamble
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} preventing all data page faults.
[notice]{DataBlock::Setup} generate data block start address...0x3909645a40 with size:64 and align:64
[notice]{DataBlock::Setup} allocate memory for value:0x8033 size:0x2 Big endian:0x0 to memory:0x3909645a40 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a40 mem-ID=0 size=2 element-size=2 type=Data data=3380
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a40 end_addr=0x3909645a41
[notice]{DataBlock::Setup} allocate memory for value:0xc887 size:0x2 Big endian:0x0 to memory:0x3909645a42 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a42 mem-ID=0 size=2 element-size=2 type=Data data=87c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a42 end_addr=0x3909645a43
[notice]{DataBlock::Setup} allocate memory for value:0xf80f size:0x2 Big endian:0x0 to memory:0x3909645a44 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a44 mem-ID=0 size=2 element-size=2 type=Data data=0ff8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a44 end_addr=0x3909645a45
[notice]{DataBlock::Setup} allocate memory for value:0xaeef size:0x2 Big endian:0x0 to memory:0x3909645a46 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a46 mem-ID=0 size=2 element-size=2 type=Data data=efae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a46 end_addr=0x3909645a47
[notice]{DataBlock::Setup} allocate memory for value:0x38ab size:0x2 Big endian:0x0 to memory:0x3909645a48 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a48 mem-ID=0 size=2 element-size=2 type=Data data=ab38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a48 end_addr=0x3909645a49
[notice]{DataBlock::Setup} allocate memory for value:0x9e43 size:0x2 Big endian:0x0 to memory:0x3909645a4a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a4a mem-ID=0 size=2 element-size=2 type=Data data=439e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a4a end_addr=0x3909645a4b
[notice]{DataBlock::Setup} allocate memory for value:0x13 size:0x2 Big endian:0x0 to memory:0x3909645a4c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a4c mem-ID=0 size=2 element-size=2 type=Data data=1300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a4c end_addr=0x3909645a4d
[notice]{DataBlock::Setup} allocate memory for value:0x8b63 size:0x2 Big endian:0x0 to memory:0x3909645a4e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a4e mem-ID=0 size=2 element-size=2 type=Data data=638b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a4e end_addr=0x3909645a4f
[notice]{DataBlock::Setup} allocate memory for value:0xe9cf size:0x2 Big endian:0x0 to memory:0x3909645a50 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a50 mem-ID=0 size=2 element-size=2 type=Data data=cfe9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a50 end_addr=0x3909645a51
[notice]{DataBlock::Setup} allocate memory for value:0x3e59 size:0x2 Big endian:0x0 to memory:0x3909645a52 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a52 mem-ID=0 size=2 element-size=2 type=Data data=593e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a52 end_addr=0x3909645a53
[notice]{DataBlock::Setup} allocate memory for value:0xc830 size:0x2 Big endian:0x0 to memory:0x3909645a54 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a54 mem-ID=0 size=2 element-size=2 type=Data data=30c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a54 end_addr=0x3909645a55
[notice]{DataBlock::Setup} allocate memory for value:0x4f95 size:0x2 Big endian:0x0 to memory:0x3909645a56 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a56 mem-ID=0 size=2 element-size=2 type=Data data=954f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a56 end_addr=0x3909645a57
[notice]{DataBlock::Setup} allocate memory for value:0x672a size:0x2 Big endian:0x0 to memory:0x3909645a58 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a58 mem-ID=0 size=2 element-size=2 type=Data data=2a67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a58 end_addr=0x3909645a59
[notice]{DataBlock::Setup} allocate memory for value:0x122e size:0x2 Big endian:0x0 to memory:0x3909645a5a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a5a mem-ID=0 size=2 element-size=2 type=Data data=2e12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a5a end_addr=0x3909645a5b
[notice]{DataBlock::Setup} allocate memory for value:0xf169 size:0x2 Big endian:0x0 to memory:0x3909645a5c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a5c mem-ID=0 size=2 element-size=2 type=Data data=69f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a5c end_addr=0x3909645a5d
[notice]{DataBlock::Setup} allocate memory for value:0xfeb size:0x2 Big endian:0x0 to memory:0x3909645a5e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a5e mem-ID=0 size=2 element-size=2 type=Data data=eb0f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a5e end_addr=0x3909645a5f
[notice]{DataBlock::Setup} allocate memory for value:0xc2c8 size:0x2 Big endian:0x0 to memory:0x3909645a60 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a60 mem-ID=0 size=2 element-size=2 type=Data data=c8c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a60 end_addr=0x3909645a61
[notice]{DataBlock::Setup} allocate memory for value:0x6bdb size:0x2 Big endian:0x0 to memory:0x3909645a62 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a62 mem-ID=0 size=2 element-size=2 type=Data data=db6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a62 end_addr=0x3909645a63
[notice]{DataBlock::Setup} allocate memory for value:0xdf9f size:0x2 Big endian:0x0 to memory:0x3909645a64 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a64 mem-ID=0 size=2 element-size=2 type=Data data=9fdf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a64 end_addr=0x3909645a65
[notice]{DataBlock::Setup} allocate memory for value:0x17f3 size:0x2 Big endian:0x0 to memory:0x3909645a66 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a66 mem-ID=0 size=2 element-size=2 type=Data data=f317
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a66 end_addr=0x3909645a67
[notice]{DataBlock::Setup} allocate memory for value:0xcf2a size:0x2 Big endian:0x0 to memory:0x3909645a68 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a68 mem-ID=0 size=2 element-size=2 type=Data data=2acf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a68 end_addr=0x3909645a69
[notice]{DataBlock::Setup} allocate memory for value:0x9432 size:0x2 Big endian:0x0 to memory:0x3909645a6a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a6a mem-ID=0 size=2 element-size=2 type=Data data=3294
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a6a end_addr=0x3909645a6b
[notice]{DataBlock::Setup} allocate memory for value:0xb8b size:0x2 Big endian:0x0 to memory:0x3909645a6c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a6c mem-ID=0 size=2 element-size=2 type=Data data=8b0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a6c end_addr=0x3909645a6d
[notice]{DataBlock::Setup} allocate memory for value:0x11c3 size:0x2 Big endian:0x0 to memory:0x3909645a6e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a6e mem-ID=0 size=2 element-size=2 type=Data data=c311
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a6e end_addr=0x3909645a6f
[notice]{DataBlock::Setup} allocate memory for value:0x8751 size:0x2 Big endian:0x0 to memory:0x3909645a70 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a70 mem-ID=0 size=2 element-size=2 type=Data data=5187
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a70 end_addr=0x3909645a71
[notice]{DataBlock::Setup} allocate memory for value:0xe44f size:0x2 Big endian:0x0 to memory:0x3909645a72 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a72 mem-ID=0 size=2 element-size=2 type=Data data=4fe4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a72 end_addr=0x3909645a73
[notice]{DataBlock::Setup} allocate memory for value:0x7a94 size:0x2 Big endian:0x0 to memory:0x3909645a74 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a74 mem-ID=0 size=2 element-size=2 type=Data data=947a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a74 end_addr=0x3909645a75
[notice]{DataBlock::Setup} allocate memory for value:0xeab2 size:0x2 Big endian:0x0 to memory:0x3909645a76 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a76 mem-ID=0 size=2 element-size=2 type=Data data=b2ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a76 end_addr=0x3909645a77
[notice]{DataBlock::Setup} allocate memory for value:0xec91 size:0x2 Big endian:0x0 to memory:0x3909645a78 bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a78 mem-ID=0 size=2 element-size=2 type=Data data=91ec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a78 end_addr=0x3909645a79
[notice]{DataBlock::Setup} allocate memory for value:0xb34b size:0x2 Big endian:0x0 to memory:0x3909645a7a bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a7a mem-ID=0 size=2 element-size=2 type=Data data=4bb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a7a end_addr=0x3909645a7b
[notice]{DataBlock::Setup} allocate memory for value:0xbdcb size:0x2 Big endian:0x0 to memory:0x3909645a7c bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a7c mem-ID=0 size=2 element-size=2 type=Data data=cbbd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a7c end_addr=0x3909645a7d
[notice]{DataBlock::Setup} allocate memory for value:0x33da size:0x2 Big endian:0x0 to memory:0x3909645a7e bank:0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003909645a7e mem-ID=0 size=2 element-size=2 type=Data data=da33
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3909645a7e end_addr=0x3909645a7f
[notice]{DataBlock::Clear} data units are cleared!
[info]{RegisterReserver::ReserveRegister} Reserving register: v17, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register v17 should be reserved now: 1
[info]{RegisterReserver::ReserveRegister} Reserving register: x6, access: Write, reserve type: User
[info]{Generator::AddLoadRegisterAmbleRequests} register x6 should be reserved now: 1
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c85 value 0x1c85
[info] opname=rd
[notice]Committing instruction "LUI x4, 7301" at 0x80012064=>[0]0x80012064 (0x1c85237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012064 mem-ID=0 size=4 element-size=4 type=Instruction data=3752c801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012064 end_addr=0x80012067
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1c85000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012068
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb23 value 0xb23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1245" at 0x80012068=>[0]0x80012068 (0xb232021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012068 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0232b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012068 end_addr=0x8001206b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x1c84b23, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001206c
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x8001206c=>[0]0x8001206c (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001206c mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001206c end_addr=0x8001206f
[notice]retire dest stage: 7, access: 0x15, size: 1, type: 0
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3909646000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012070
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1472" at 0x80012070=>[0]0x80012070 (0xa4020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012070 mem-ID=0 size=4 element-size=4 type=Instruction data=130202a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012070 end_addr=0x80012073
[info]current source entropy:4, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x4 value 0x3909645a40, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012074
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x4" at 0x80012074=>[0]0x80012074 (0x2820887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012074 mem-ID=0 size=4 element-size=4 type=Instruction data=87088202
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012074 end_addr=0x80012077
[info]current source entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012078
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_0 value 0xaeeff80fc8878033, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_1 value 0x8b6300139e4338ab, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_2 value 0x4f95c8303e59e9cf, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_3 value 0xfebf169122e672a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_4 value 0x17f3df9f6bdbc2c8, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_5 value 0x11c30b8b9432cf2a, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_6 value 0xeab27a94e44f8751, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register v17_7 value 0x33dabdcbb34bec91, mask 0xffffffffffffffff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10ff value 0x10ff
[info] opname=rd
[notice]Committing instruction "LUI x6, 4351" at 0x80012078=>[0]0x80012078 (0x10ff337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012078 mem-ID=0 size=4 element-size=4 type=Instruction data=37f30f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012078 end_addr=0x8001207b
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x10ff000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001207c
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x887 value 0x887
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -1913" at 0x8001207c=>[0]0x8001207c (0x8873031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001207c mem-ID=0 size=4 element-size=4 type=Instruction data=1b037388
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001207c end_addr=0x8001207f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x10fe887, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012080
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xd" at 0x80012080=>[0]0x80012080 (0xd31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012080 mem-ID=0 size=4 element-size=4 type=Instruction data=1313d300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012080 end_addr=0x80012083
[notice]retire dest stage: c, access: 0x17, size: 1, type: 0
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x21fd10e000, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012084
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6b9 value 0x6b9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 1721" at 0x80012084=>[0]0x80012084 (0x6b930313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012084 mem-ID=0 size=4 element-size=4 type=Instruction data=1303936b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012084 end_addr=0x80012087
[info]current source entropy:5, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x6 value 0x21fd10e6b9, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x80012088
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : CommitInstruction
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1166ec=>part 1 PA [0]0x21fd1166ec size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1166ec=>part 1 PA [0]0x21fd1166ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1166ec=>part 1 PA [0]0x21fd1166ec size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1166ec=>part 1 PA [0]0x21fd1166ec size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd1166ec mem-ID=0 size=4 element-size=4 type=Data data=762f9f40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd1166ec end_addr=0x21fd1166ef
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11af40=>part 1 PA [0]0x21fd11af40 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11af40=>part 1 PA [0]0x21fd11af40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11af40=>part 1 PA [0]0x21fd11af40 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11af40=>part 1 PA [0]0x21fd11af40 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd11af40 mem-ID=0 size=4 element-size=4 type=Data data=f1051c5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd11af40 end_addr=0x21fd11af43
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11dec8=>part 1 PA [0]0x21fd11dec8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11dec8=>part 1 PA [0]0x21fd11dec8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11dec8=>part 1 PA [0]0x21fd11dec8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11dec8=>part 1 PA [0]0x21fd11dec8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd11dec8 mem-ID=0 size=4 element-size=4 type=Data data=748eb42c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd11dec8 end_addr=0x21fd11decb
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1195a8=>part 1 PA [0]0x21fd1195a8 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1195a8=>part 1 PA [0]0x21fd1195a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1195a8=>part 1 PA [0]0x21fd1195a8 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1195a8=>part 1 PA [0]0x21fd1195a8 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd1195a8 mem-ID=0 size=4 element-size=4 type=Data data=6824eb6c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd1195a8 end_addr=0x21fd1195ab
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd111f64=>part 1 PA [0]0x21fd111f64 size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd111f64=>part 1 PA [0]0x21fd111f64 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd111f64=>part 1 PA [0]0x21fd111f64 size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd111f64=>part 1 PA [0]0x21fd111f64 size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd111f64 mem-ID=0 size=4 element-size=4 type=Data data=bff7319f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd111f64 end_addr=0x21fd111f67
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1184fc=>part 1 PA [0]0x21fd1184fc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1184fc=>part 1 PA [0]0x21fd1184fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1184fc=>part 1 PA [0]0x21fd1184fc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd1184fc=>part 1 PA [0]0x21fd1184fc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd1184fc mem-ID=0 size=4 element-size=4 type=Data data=57b862d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd1184fc end_addr=0x21fd1184ff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd10e6cc=>part 1 PA [0]0x21fd10e6cc size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd10e6cc=>part 1 PA [0]0x21fd10e6cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd10e6cc=>part 1 PA [0]0x21fd10e6cc size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd10e6cc=>part 1 PA [0]0x21fd10e6cc size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd10e6cc mem-ID=0 size=4 element-size=4 type=Data data=e63005f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd10e6cc end_addr=0x21fd10e6cf
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11721c=>part 1 PA [0]0x21fd11721c size=4, part 2 PA [0]0x0 size=0
[notice]Data target constraint:0x0-0xffffffff
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11721c=>part 1 PA [0]0x21fd11721c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11721c=>part 1 PA [0]0x21fd11721c size=4, part 2 PA [0]0x0 size=0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x21fd11721c=>part 1 PA [0]0x21fd11721c size=4, part 2 PA [0]0x0 size=0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021fd11721c mem-ID=0 size=4 element-size=4 type=Data data=380074fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21fd11721c end_addr=0x21fd11721f
[notice]Committing instruction "VSUXEI16.V v5, x6, v17, Vector result" at 0x80012088=>[0]0x80012088 (0x51352a7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012088 mem-ID=0 size=4 element-size=4 type=Instruction data=a7521305
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012088 end_addr=0x8001208b
[info]current source entropy:5, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register mstatus value 0x8000000a00006788, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001208c
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x21fd11dec8
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x21fd111f64
[info]{GenInstructionAgent::UpdateMemoryFromSimulation} writing [0] PA=0x21fd11721c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: v17, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg v17 attrs Write is reserved? 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : RegisterReservation
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x6, access: Write, reserve type: User
[info]{GenSequenceAgent::RegisterReservation} register reservation do? 0 reg x6 attrs Write is reserved? 0
[notice]GenQueryAgent::HandleQuery : InstructionRecord
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]GenQueryAgent::HandleQuery : SimpleExceptionsHistory
[notice]{GenQueryAgent::GenRegisterRecords} record count: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : EndOfTest
[notice]Generating: JAL##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info] opname=rd
[info] opname=Branch-simm20
[notice]Operand : Branch-simm20 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x8001208c=>part 1 PA [0]0x8001208c size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JAL x0, 0" at 0x8001208c=>[0]0x8001208c (0x6f) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008001208c mem-ID=0 size=4 element-size=4 type=Instruction data=6f000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8001208c end_addr=0x8001208f
[info]current dest entropy:3, resource type: 0
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update register x0 value 0x80012090, mask 0xffffffffffffffff
[info]{GenInstructionAgent::UpdateRegisterFromSimulation} update PC value 0x8001208c
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BranchNotTaken
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT0 target=0x0 next-PC=0x5f909b00a0 taken=1 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT2 target=0x5f909b00e0 next-PC=0x5f909b00a4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT3 target=0x5f909b00e0 next-PC=0x5f909b00a8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT4 target=0x5f909b0104 next-PC=0x5f909b00ac taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT5 target=0x5f909b0104 next-PC=0x5f909b00b0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT6 target=0x5f909b0104 next-PC=0x5f909b00b4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT7 target=0x5f909b0104 next-PC=0x5f909b00b8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT8 target=0x5f909b0104 next-PC=0x5f909b00bc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT9 target=0x5f909b0104 next-PC=0x5f909b00c0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT10 target=0x5f909b0104 next-PC=0x5f909b00c4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT11 target=0x5f909b0104 next-PC=0x5f909b00c8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT12 target=0x5f909b0104 next-PC=0x5f909b00cc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT13 target=0x5f909b0104 next-PC=0x5f909b00d0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT14 target=0x5f909b00e0 next-PC=0x5f909b00d4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT15 target=0x5f909b0104 next-PC=0x5f909b00d8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT16 target=0x5f909b0104 next-PC=0x5f909b00dc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT17 target=0x5f909b0104 next-PC=0x5f909b00e0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT18 target=0x5f909b0080 next-PC=0x5f909b0004 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT19 target=0x0 next-PC=0x5f909b10a0 taken=1 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT21 target=0x5f909b10e0 next-PC=0x5f909b10a4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT22 target=0x5f909b10e0 next-PC=0x5f909b10a8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT23 target=0x5f909b1104 next-PC=0x5f909b10ac taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT24 target=0x5f909b1104 next-PC=0x5f909b10b0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT25 target=0x5f909b1104 next-PC=0x5f909b10b4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT26 target=0x5f909b1104 next-PC=0x5f909b10b8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT27 target=0x5f909b1104 next-PC=0x5f909b10bc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT28 target=0x5f909b1104 next-PC=0x5f909b10c0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT29 target=0x5f909b1104 next-PC=0x5f909b10c4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT30 target=0x5f909b1104 next-PC=0x5f909b10c8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT31 target=0x5f909b1104 next-PC=0x5f909b10cc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT32 target=0x5f909b1104 next-PC=0x5f909b10d0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT33 target=0x5f909b10e0 next-PC=0x5f909b10d4 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT34 target=0x5f909b1104 next-PC=0x5f909b10d8 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT35 target=0x5f909b1104 next-PC=0x5f909b10dc taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT36 target=0x5f909b1104 next-PC=0x5f909b10e0 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT37 target=0x5f909b1080 next-PC=0x5f909b1004 taken=0 conditional=0 accurate=0 speculative=0
[notice]{GenSequenceAgent::BranchNotTaken} processing : BNT38 target=0x8001208c next-PC=0x80012090 taken=1 conditional=0 accurate=1 speculative=0
[notice]Generator mode changed to: SimOff from: IssSim
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{PeState::RestoreState} restore register mstatus to 0x448b27fa44816388
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b00a0=>[0]0x5f909b00a0 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b00e0=>[0]0x5f909b00e0 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b00e0=>[0]0x5f909b00e0 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b00e0=>[0]0x5f909b00e0 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0104=>[0]0x5f909b0104 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b0080=>[0]0x5f909b0080 intersection start 0x5f909b0114 size 3820
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b10a0=>[0]0x5f909b10a0 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b10e0=>[0]0x5f909b10e0 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b10e0=>[0]0x5f909b10e0 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b10e0=>[0]0x5f909b10e0 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1104=>[0]0x5f909b1104 intersection start 0x5f909b1114 size 66684104
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BntNode
[notice]{GenSequenceAgent::ProcessBntNode} generating not-taken-path starting from 0x5f909b1080=>[0]0x5f909b1080 intersection start 0x5f909b1114 size 66684104
[notice]{GenCallBackAgent::HandleRequest} HandleRequest is called with : Bnt
[notice]{PeState::RestoreState} restore register mstatus to 0x8000000a00006788
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[notice]{GenCallBackAgent::HandleRequest} generating not-taken-path starting from 0x80012090 intersection start 0x80012090 size 1420154920
[notice]Call back entering [SetBntSeq] gen(0).
[notice]Call back exiting [SetBntSeq] gen(0).
[notice]Call back entering [RunBntSeq] gen(0).
[notice]Generator mode changed to: Filler,SimOff from: SimOff
[notice]Front-end: Generate default Bnt Instruction Sequence
[notice]Generating: ADD##RISCV
[info] opname=rs2
[info]Operand rs2 No Dependency constraint
[info] opname=rs1
[info]Operand rs1 No Dependency constraint
[info] opname=rd
[info]Operand rd No Dependency constraint
[notice]Committing instruction "ADD x24, x28, x15" at 0x80012090=>[0]0x80012090 (0xfe0c33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080012090 mem-ID=0 size=4 element-size=4 type=Instruction data=330cfe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80012090 end_addr=0x80012093
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generator mode changed to: SimOff from: Filler,SimOff
[notice]Call back exiting [RunBntSeq] gen(0).
[notice]Generator mode changed to: IssSim from: SimOff
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BranchNotTaken
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : BootLoading
[notice]{GeneratorRISCV::SetPrivilegeLevel} setting privilege level to 0x3
[notice]{GenSequenceAgentRISCV::RestoreArchBootStates} misa=0x800000000034112d mstatus=0x448b27fa44816388 fcsr=0x55ba6bb14c03d00
[notice]VM states: PrivilegeLevel=M MODE=1 MPRV=0 TVM=0 Current Regime: VmPagingRegime Regime Type:M
[info]{Generator::GetStateValue} state: 'BootPC=0x80000100
[info]{GenInstructionAgent::HandleNotification} new register initialization: x20
[info]{BootOrderRISCV::AdjustOrder} reg_name=misa reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mstatus reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=satp reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=fcsr reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=v9 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v8 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v7 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v6 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v5 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v4 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v31 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v30 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v3 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v29 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v28 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v27 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v26 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v25 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v24 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v23 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v22 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v21 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v20 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v2 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v19 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v18 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v17 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v16 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v15 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v14 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v12 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v11 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v10 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v1 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=v0 reg_type=VECREG
[info]{BootOrderRISCV::AdjustOrder} reg_name=x9 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x8 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x7 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x6 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x5 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x4 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x31 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x30 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x3 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x29 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x28 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x27 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x25 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x24 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x23 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x22 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x21 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x20 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x2 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x19 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x18 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x17 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x16 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x15 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x14 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x13 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x12 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x10 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=x1 reg_type=GPR
[info]{BootOrderRISCV::AdjustOrder} reg_name=vxsat reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vxrm reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vtype reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vstart reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=vtype reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=stvec reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=scause reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mtvec reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mstatus_hyp reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=medeleg reg_type=SysReg
[info]{BootOrderRISCV::AdjustOrder} reg_name=mcause reg_type=SysReg
[debug][State::AddRegisterStateElement] 'misa'
[debug][State::AddRegisterStateElement] containing register/size: misa/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mstatus'
[warn]{State::AddRegisterStateElement} Register mstatus contains field TVM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MXR, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field SUM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MPRV, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field MPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus contains field SPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mstatus/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'satp'
[warn]{State::AddRegisterStateElement} Register satp contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: satp/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'fcsr'
[debug][State::AddRegisterStateElement] containing register/size: fcsr/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vxsat'
[debug][State::AddRegisterStateElement] containing register/size: vxsat/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vxrm'
[debug][State::AddRegisterStateElement] containing register/size: vxrm/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vtype'
[debug][State::AddRegisterStateElement] containing register/size: vtype/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vstart'
[debug][State::AddRegisterStateElement] containing register/size: vstart/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'vl'
[debug][State::AddRegisterStateElement] containing register/size: vl/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'stvec'
[warn]{State::AddRegisterStateElement} Register stvec contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: stvec/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'scause'
[debug][State::AddRegisterStateElement] containing register/size: scause/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mtvec'
[warn]{State::AddRegisterStateElement} Register mtvec contains field MODE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mtvec/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mstatus_hyp'
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field TVM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MXR, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SUM, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MPRV, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field MPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field SPP, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[warn]{State::AddRegisterStateElement} Register mstatus_hyp contains field UBE, which may be a VM context parameter field. Use AddVmContextStateElement() for VM context parameter fields.
[debug][State::AddRegisterStateElement] containing register/size: mstatus_hyp/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'medeleg'
[debug][State::AddRegisterStateElement] containing register/size: medeleg/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'mcause'
[debug][State::AddRegisterStateElement] containing register/size: mcause/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'v27'
[debug][State::AddRegisterStateElement] containing register/size: v27/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v26'
[debug][State::AddRegisterStateElement] containing register/size: v26/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v25'
[debug][State::AddRegisterStateElement] containing register/size: v25/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v24'
[debug][State::AddRegisterStateElement] containing register/size: v24/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v23'
[debug][State::AddRegisterStateElement] containing register/size: v23/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v22'
[debug][State::AddRegisterStateElement] containing register/size: v22/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v21'
[debug][State::AddRegisterStateElement] containing register/size: v21/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v20'
[debug][State::AddRegisterStateElement] containing register/size: v20/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v2'
[debug][State::AddRegisterStateElement] containing register/size: v2/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v19'
[debug][State::AddRegisterStateElement] containing register/size: v19/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v18'
[debug][State::AddRegisterStateElement] containing register/size: v18/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v17'
[debug][State::AddRegisterStateElement] containing register/size: v17/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v16'
[debug][State::AddRegisterStateElement] containing register/size: v16/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v15'
[debug][State::AddRegisterStateElement] containing register/size: v15/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v14'
[debug][State::AddRegisterStateElement] containing register/size: v14/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v12'
[debug][State::AddRegisterStateElement] containing register/size: v12/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v11'
[debug][State::AddRegisterStateElement] containing register/size: v11/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v10'
[debug][State::AddRegisterStateElement] containing register/size: v10/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v1'
[debug][State::AddRegisterStateElement] containing register/size: v1/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v0'
[debug][State::AddRegisterStateElement] containing register/size: v0/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'x9'
[debug][State::AddRegisterStateElement] containing register/size: x9/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x8'
[debug][State::AddRegisterStateElement] containing register/size: x8/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x7'
[debug][State::AddRegisterStateElement] containing register/size: x7/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x6'
[debug][State::AddRegisterStateElement] containing register/size: x6/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x5'
[debug][State::AddRegisterStateElement] containing register/size: x5/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x4'
[debug][State::AddRegisterStateElement] containing register/size: x4/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x31'
[debug][State::AddRegisterStateElement] containing register/size: x31/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x30'
[debug][State::AddRegisterStateElement] containing register/size: x30/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x3'
[debug][State::AddRegisterStateElement] containing register/size: x3/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x29'
[debug][State::AddRegisterStateElement] containing register/size: x29/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x28'
[debug][State::AddRegisterStateElement] containing register/size: x28/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x27'
[debug][State::AddRegisterStateElement] containing register/size: x27/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x25'
[debug][State::AddRegisterStateElement] containing register/size: x25/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x24'
[debug][State::AddRegisterStateElement] containing register/size: x24/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x23'
[debug][State::AddRegisterStateElement] containing register/size: x23/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x22'
[debug][State::AddRegisterStateElement] containing register/size: x22/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x21'
[debug][State::AddRegisterStateElement] containing register/size: x21/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x2'
[debug][State::AddRegisterStateElement] containing register/size: x2/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x19'
[debug][State::AddRegisterStateElement] containing register/size: x19/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x18'
[debug][State::AddRegisterStateElement] containing register/size: x18/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x17'
[debug][State::AddRegisterStateElement] containing register/size: x17/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x16'
[debug][State::AddRegisterStateElement] containing register/size: x16/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x15'
[debug][State::AddRegisterStateElement] containing register/size: x15/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x14'
[debug][State::AddRegisterStateElement] containing register/size: x14/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x13'
[debug][State::AddRegisterStateElement] containing register/size: x13/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x12'
[debug][State::AddRegisterStateElement] containing register/size: x12/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x10'
[debug][State::AddRegisterStateElement] containing register/size: x10/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'x1'
[debug][State::AddRegisterStateElement] containing register/size: x1/64 values-count: 1 rRegValues.size: 1
[debug][State::AddRegisterStateElement] 'v9'
[debug][State::AddRegisterStateElement] containing register/size: v9/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v8'
[debug][State::AddRegisterStateElement] containing register/size: v8/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v7'
[debug][State::AddRegisterStateElement] containing register/size: v7/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v6'
[debug][State::AddRegisterStateElement] containing register/size: v6/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v5'
[debug][State::AddRegisterStateElement] containing register/size: v5/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v4'
[debug][State::AddRegisterStateElement] containing register/size: v4/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v31'
[debug][State::AddRegisterStateElement] containing register/size: v31/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v30'
[debug][State::AddRegisterStateElement] containing register/size: v30/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v3'
[debug][State::AddRegisterStateElement] containing register/size: v3/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v29'
[debug][State::AddRegisterStateElement] containing register/size: v29/512 values-count: 8 rRegValues.size: 8
[debug][State::AddRegisterStateElement] 'v28'
[debug][State::AddRegisterStateElement] containing register/size: v28/512 values-count: 8 rRegValues.size: 8
[notice]Generator mode changed to: SimOffNoEscape from: IssSim
[notice]{GenStateTransitionAgent::HandleRequest} called
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x80000100=>[0]0x80000100 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000100 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000100 end_addr=0x80000103
[notice]retire dest stage: 11, access: 0xa, size: 1, type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1" at 0x80000104=>[0]0x80000104 (0x1a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000104 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000104 end_addr=0x80000107
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x33 value 0x33
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x33" at 0x80000108=>[0]0x80000108 (0x33a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000108 mem-ID=0 size=4 element-size=4 type=Instruction data=131a3a03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000108 end_addr=0x8000010b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x341 value 0x341
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 833" at 0x8000010c=>[0]0x8000010c (0x341a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000010c mem-ID=0 size=4 element-size=4 type=Instruction data=130a1a34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000010c end_addr=0x8000010f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000110=>[0]0x80000110 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000110 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000110 end_addr=0x80000113
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x12d value 0x12d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 301" at 0x80000114=>[0]0x80000114 (0x12da0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000114 mem-ID=0 size=4 element-size=4 type=Instruction data=130ada12
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000114 end_addr=0x80000117
[notice]retire dest stage: 16, access: 0x1, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW misa, x20, x0" at 0x80000118=>[0]0x80000118 (0x301a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000118 mem-ID=0 size=4 element-size=4 type=Instruction data=73101a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000118 end_addr=0x8000011b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xeff value 0xeff
[info] opname=rd
[notice]Committing instruction "LUI x23, 3839" at 0x8000011c=>[0]0x8000011c (0xeffbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000011c mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000011c end_addr=0x8000011f
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e9 value 0x9e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -1559" at 0x80000120=>[0]0x80000120 (0x9e9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000120 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9b9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000120 end_addr=0x80000123
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000124=>[0]0x80000124 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000124 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000124 end_addr=0x80000127
[info]current source entropy:7, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -832" at 0x80000128=>[0]0x80000128 (0xcc0b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000128 mem-ID=0 size=4 element-size=4 type=Instruction data=938b0bcc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000128 end_addr=0x8000012b
[notice]retire source stage: 1b, access: 0x5, size: 1, type: 0
[info]current source entropy:6, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x89 value 0x89
[info] opname=rd
[notice]Committing instruction "LUI x20, 137" at 0x8000012c=>[0]0x8000012c (0x89a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000012c mem-ID=0 size=4 element-size=4 type=Instruction data=379a0800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000012c end_addr=0x8000012f
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x165 value 0x165
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 357" at 0x80000130=>[0]0x80000130 (0x165a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000130 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000130 end_addr=0x80000133
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x11" at 0x80000134=>[0]0x80000134 (0x11a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000134 mem-ID=0 size=4 element-size=4 type=Instruction data=131a1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000134 end_addr=0x80000137
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe91 value 0xe91
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -367" at 0x80000138=>[0]0x80000138 (0xe91a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000138 mem-ID=0 size=4 element-size=4 type=Instruction data=130a1ae9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000138 end_addr=0x8000013b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x8000013c=>[0]0x8000013c (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000013c mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000013c end_addr=0x8000013f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40b value 0x40b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1035" at 0x80000140=>[0]0x80000140 (0x40ba0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000140 mem-ID=0 size=4 element-size=4 type=Instruction data=130aba40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000140 end_addr=0x80000143
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000144=>[0]0x80000144 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000144 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000144 end_addr=0x80000147
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x388 value 0x388
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 904" at 0x80000148=>[0]0x80000148 (0x388a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000148 mem-ID=0 size=4 element-size=4 type=Instruction data=130a8a38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000148 end_addr=0x8000014b
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x20, x0" at 0x8000014c=>[0]0x8000014c (0x300a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000014c mem-ID=0 size=4 element-size=4 type=Instruction data=73100a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000014c end_addr=0x8000014f
[info]current source entropy:5, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x21 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1628 value 0x1628
[info] opname=rd
[notice]Committing instruction "LUI x21, 5672" at 0x80000150=>[0]0x80000150 (0x1628ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000150 mem-ID=0 size=4 element-size=4 type=Instruction data=b78a6201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000150 end_addr=0x80000153
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb8b value 0xb8b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -1141" at 0x80000154=>[0]0x80000154 (0xb8ba8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000154 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8abab8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000154 end_addr=0x80000157
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xe" at 0x80000158=>[0]0x80000158 (0xea9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000158 mem-ID=0 size=4 element-size=4 type=Instruction data=939aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000158 end_addr=0x8000015b
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b0 value 0x9b0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -1616" at 0x8000015c=>[0]0x8000015c (0x9b0a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000015c mem-ID=0 size=4 element-size=4 type=Instruction data=938a0a9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000015c end_addr=0x8000015f
[info]current source entropy:6, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x41 value 0x41
[info] opname=rd
[notice]Committing instruction "LUI x20, 65" at 0x80000160=>[0]0x80000160 (0x41a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000160 mem-ID=0 size=4 element-size=4 type=Instruction data=371a0400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000160 end_addr=0x80000163
[notice]retire source stage: 9, access: 0x4, size: 1, type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x54d value 0x54d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1357" at 0x80000164=>[0]0x80000164 (0x54da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000164 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada54
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000164 end_addr=0x80000167
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x12" at 0x80000168=>[0]0x80000168 (0x12a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000168 mem-ID=0 size=4 element-size=4 type=Instruction data=131a2a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000168 end_addr=0x8000016b
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1 value 0x1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1" at 0x8000016c=>[0]0x8000016c (0x1a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000016c mem-ID=0 size=4 element-size=4 type=Instruction data=130a1a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000016c end_addr=0x8000016f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000170=>[0]0x80000170 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000170 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000170 end_addr=0x80000173
[info]current source entropy:4, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf83 value 0xf83
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -125" at 0x80000174=>[0]0x80000174 (0xf83a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000174 mem-ID=0 size=4 element-size=4 type=Instruction data=130a3af8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000174 end_addr=0x80000177
[notice]retire source stage: e, access: 0x6, size: 1, type: 0
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x80000178=>[0]0x80000178 (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000178 mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000178 end_addr=0x8000017b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd2a value 0xd2a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -726" at 0x8000017c=>[0]0x8000017c (0xd2aa0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000017c mem-ID=0 size=4 element-size=4 type=Instruction data=130aaad2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000017c end_addr=0x8000017f
[notice]retire dest stage: 10, access: 0x18, size: 1, type: 0
[notice]retire source stage: 10, access: 0xf,0x1c, size: 2, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW satp, x20, x0" at 0x80000180=>[0]0x80000180 (0x180a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000180 mem-ID=0 size=4 element-size=4 type=Instruction data=73100a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000180 end_addr=0x80000183
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x30 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x81b value 0x81b
[info] opname=rd
[notice]Committing instruction "LUI x30, 2075" at 0x80000184=>[0]0x80000184 (0x81bf37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000184 mem-ID=0 size=4 element-size=4 type=Instruction data=37bf8100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000184 end_addr=0x80000187
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2bf value 0x2bf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, 703" at 0x80000188=>[0]0x80000188 (0x2bff0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000188 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0fff2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000188 end_addr=0x8000018b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xf" at 0x8000018c=>[0]0x8000018c (0xff1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000018c mem-ID=0 size=4 element-size=4 type=Instruction data=131fff00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000018c end_addr=0x8000018f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x493 value 0x493
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 1171" at 0x80000190=>[0]0x80000190 (0x493f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000190 mem-ID=0 size=4 element-size=4 type=Instruction data=130f3f49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000190 end_addr=0x80000193
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x157 value 0x157
[info] opname=rd
[notice]Committing instruction "LUI x20, 343" at 0x80000194=>[0]0x80000194 (0x157a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000194 mem-ID=0 size=4 element-size=4 type=Instruction data=377a1500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000194 end_addr=0x80000197
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe9b value 0xe9b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -357" at 0x80000198=>[0]0x80000198 (0xe9ba0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000198 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0abae9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000198 end_addr=0x8000019b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000019c=>[0]0x8000019c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000019c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000019c end_addr=0x8000019f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec5 value 0xec5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -315" at 0x800001a0=>[0]0x800001a0 (0xec5a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a0 mem-ID=0 size=4 element-size=4 type=Instruction data=130a5aec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a0 end_addr=0x800001a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800001a4=>[0]0x800001a4 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a4 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a4 end_addr=0x800001a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x301 value 0x301
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 769" at 0x800001a8=>[0]0x800001a8 (0x301a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001a8 mem-ID=0 size=4 element-size=4 type=Instruction data=130a1a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001a8 end_addr=0x800001ab
[notice]retire dest stage: 1b, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xe" at 0x800001ac=>[0]0x800001ac (0xea1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001ac mem-ID=0 size=4 element-size=4 type=Instruction data=131aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001ac end_addr=0x800001af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -768" at 0x800001b0=>[0]0x800001b0 (0xd00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b0 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ad0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b0 end_addr=0x800001b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW fcsr, x20, x0" at 0x800001b4=>[0]0x800001b4 (0x3a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b4 mem-ID=0 size=4 element-size=4 type=Instruction data=73103a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b4 end_addr=0x800001b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x27 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe9 value 0xe9
[info] opname=rd
[notice]Committing instruction "LUI x27, 233" at 0x800001b8=>[0]0x800001b8 (0xe9db7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001b8 mem-ID=0 size=4 element-size=4 type=Instruction data=b79d0e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001b8 end_addr=0x800001bb
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc69 value 0xc69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, -919" at 0x800001bc=>[0]0x800001bc (0xc69d8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001bc mem-ID=0 size=4 element-size=4 type=Instruction data=9b8d9dc6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001bc end_addr=0x800001bf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0x12" at 0x800001c0=>[0]0x800001c0 (0x12d9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c0 mem-ID=0 size=4 element-size=4 type=Instruction data=939d2d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c0 end_addr=0x800001c3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -1536" at 0x800001c4=>[0]0x800001c4 (0xa00d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938d0da0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c4 end_addr=0x800001c7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x27, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6d3e value 0x6d3e
[info] opname=rd
[notice]Committing instruction "LUI x20, 27966" at 0x800001c8=>[0]0x800001c8 (0x6d3ea37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001c8 mem-ID=0 size=4 element-size=4 type=Instruction data=37ead306
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001c8 end_addr=0x800001cb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x911 value 0x911
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1775" at 0x800001cc=>[0]0x800001cc (0x911a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001cc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a91
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001cc end_addr=0x800001cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800001d0=>[0]0x800001d0 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d0 end_addr=0x800001d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7e5 value 0x7e5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 2021" at 0x800001d4=>[0]0x800001d4 (0x7e5a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d4 mem-ID=0 size=4 element-size=4 type=Instruction data=130a5a7e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d4 end_addr=0x800001d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800001d8=>[0]0x800001d8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001d8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001d8 end_addr=0x800001db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd29 value 0xd29
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -727" at 0x800001dc=>[0]0x800001dc (0xd29a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001dc mem-ID=0 size=4 element-size=4 type=Instruction data=130a9ad2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001dc end_addr=0x800001df
[notice]retire dest stage: 8, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800001e0=>[0]0x800001e0 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e0 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e0 end_addr=0x800001e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe6a value 0xe6a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -406" at 0x800001e4=>[0]0x800001e4 (0xe6aa0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e4 mem-ID=0 size=4 element-size=4 type=Instruction data=130aaae6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e4 end_addr=0x800001e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vxsat, x20, x0" at 0x800001e8=>[0]0x800001e8 (0x9a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001e8 mem-ID=0 size=4 element-size=4 type=Instruction data=73109a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001e8 end_addr=0x800001eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xeff value 0xeff
[info] opname=rd
[notice]Committing instruction "LUI x23, 3839" at 0x800001ec=>[0]0x800001ec (0xeffbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001ec mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001ec end_addr=0x800001ef
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e9 value 0x9e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -1559" at 0x800001f0=>[0]0x800001f0 (0x9e9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9b9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f0 end_addr=0x800001f3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x800001f4=>[0]0x800001f4 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f4 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f4 end_addr=0x800001f7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -832" at 0x800001f8=>[0]0x800001f8 (0xcc0b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938b0bcc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001f8 end_addr=0x800001fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8418 value 0x8418
[info] opname=rd
[notice]Committing instruction "LUI x20, 33816" at 0x800001fc=>[0]0x800001fc (0x8418a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800001fc mem-ID=0 size=4 element-size=4 type=Instruction data=378a4108
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800001fc end_addr=0x800001ff
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x435 value 0x435
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1077" at 0x80000200=>[0]0x80000200 (0x435a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000200 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a43
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000200 end_addr=0x80000203
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000204=>[0]0x80000204 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000204 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000204 end_addr=0x80000207
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x739 value 0x739
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1849" at 0x80000208=>[0]0x80000208 (0x739a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000208 mem-ID=0 size=4 element-size=4 type=Instruction data=130a9a73
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000208 end_addr=0x8000020b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000020c=>[0]0x8000020c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000020c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000020c end_addr=0x8000020f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9a5 value 0x9a5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1627" at 0x80000210=>[0]0x80000210 (0x9a5a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000210 mem-ID=0 size=4 element-size=4 type=Instruction data=130a5a9a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000210 end_addr=0x80000213
[notice]retire dest stage: 15, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000214=>[0]0x80000214 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000214 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000214 end_addr=0x80000217
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x97b value 0x97b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1669" at 0x80000218=>[0]0x80000218 (0x97ba0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000218 mem-ID=0 size=4 element-size=4 type=Instruction data=130aba97
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000218 end_addr=0x8000021b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vxrm, x20, x0" at 0x8000021c=>[0]0x8000021c (0xaa1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000021c mem-ID=0 size=4 element-size=4 type=Instruction data=7310aa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000021c end_addr=0x8000021f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[debug]register: x4 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c85 value 0x1c85
[info] opname=rd
[notice]Committing instruction "LUI x4, 7301" at 0x80000220=>[0]0x80000220 (0x1c85237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000220 mem-ID=0 size=4 element-size=4 type=Instruction data=3752c801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000220 end_addr=0x80000223
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb23 value 0xb23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, -1245" at 0x80000224=>[0]0x80000224 (0xb232021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000224 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0232b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000224 end_addr=0x80000227
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x80000228=>[0]0x80000228 (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000228 mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000228 end_addr=0x8000022b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa40 value 0xa40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1472" at 0x8000022c=>[0]0x8000022c (0xa4020213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000022c mem-ID=0 size=4 element-size=4 type=Instruction data=130202a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000022c end_addr=0x8000022f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x80000230=>[0]0x80000230 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000230 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000230 end_addr=0x80000233
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x17 value 0x17
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 23" at 0x80000234=>[0]0x80000234 (0x17a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000234 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000234 end_addr=0x80000237
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VSETVL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=rs1
[info] opname=rs2
[notice]Committing instruction "VSETVL x0, x0, x20" at 0x80000238=>[0]0x80000238 (0x81407057) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000238 mem-ID=0 size=4 element-size=4 type=Instruction data=57704081
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000238 end_addr=0x8000023b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x16 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x331 value 0x331
[info] opname=rd
[notice]Committing instruction "LUI x16, 817" at 0x8000023c=>[0]0x8000023c (0x331837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000023c mem-ID=0 size=4 element-size=4 type=Instruction data=37183300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000023c end_addr=0x8000023f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x61 value 0x61
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 97" at 0x80000240=>[0]0x80000240 (0x618081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000240 mem-ID=0 size=4 element-size=4 type=Instruction data=1b081806
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000240 end_addr=0x80000243
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0x10" at 0x80000244=>[0]0x80000244 (0x1081813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000244 mem-ID=0 size=4 element-size=4 type=Instruction data=13180801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000244 end_addr=0x80000247
[notice]retire dest stage: 2, access: 0x1b, size: 1, type: 0
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x900 value 0x900
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1792" at 0x80000248=>[0]0x80000248 (0x90080813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000248 mem-ID=0 size=4 element-size=4 type=Instruction data=13080890
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000248 end_addr=0x8000024b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x8000024c=>[0]0x8000024c (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000024c mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000024c end_addr=0x8000024f
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW vstart, x20, x0" at 0x80000250=>[0]0x80000250 (0x8a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000250 mem-ID=0 size=4 element-size=4 type=Instruction data=73108a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000250 end_addr=0x80000253
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x28 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x959 value 0x959
[info] opname=rd
[notice]Committing instruction "LUI x28, 2393" at 0x80000254=>[0]0x80000254 (0x959e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000254 mem-ID=0 size=4 element-size=4 type=Instruction data=379e9500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000254 end_addr=0x80000257
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbe5 value 0xbe5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -1051" at 0x80000258=>[0]0x80000258 (0xbe5e0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000258 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0e5ebe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000258 end_addr=0x8000025b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xf" at 0x8000025c=>[0]0x8000025c (0xfe1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000025c mem-ID=0 size=4 element-size=4 type=Instruction data=131efe00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000025c end_addr=0x8000025f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc76 value 0xc76
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -906" at 0x80000260=>[0]0x80000260 (0xc76e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000260 mem-ID=0 size=4 element-size=4 type=Instruction data=130e6ec7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000260 end_addr=0x80000263
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x80000264=>[0]0x80000264 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000264 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000264 end_addr=0x80000267
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8 value 0x8
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 8" at 0x80000268=>[0]0x80000268 (0x8a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000268 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a8a00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000268 end_addr=0x8000026b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS vtype, x0, x23" at 0x8000026c=>[0]0x8000026c (0xc2102bf3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000026c mem-ID=0 size=4 element-size=4 type=Instruction data=f32b10c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000026c end_addr=0x8000026f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: VSETVL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=rs1
[info] opname=rs2
[notice]Committing instruction "VSETVL x0, x20, x23" at 0x80000270=>[0]0x80000270 (0x817a7057) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000270 mem-ID=0 size=4 element-size=4 type=Instruction data=57707a81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000270 end_addr=0x80000273
[info]current source entropy:3, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xeff value 0xeff
[info] opname=rd
[notice]Committing instruction "LUI x23, 3839" at 0x80000274=>[0]0x80000274 (0xeffbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000274 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000274 end_addr=0x80000277
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e9 value 0x9e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -1559" at 0x80000278=>[0]0x80000278 (0x9e9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000278 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9b9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000278 end_addr=0x8000027b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x8000027c=>[0]0x8000027c (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000027c mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000027c end_addr=0x8000027f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -832" at 0x80000280=>[0]0x80000280 (0xcc0b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000280 mem-ID=0 size=4 element-size=4 type=Instruction data=938b0bcc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000280 end_addr=0x80000283
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5f91 value 0x5f91
[info] opname=rd
[notice]Committing instruction "LUI x20, 24465" at 0x80000284=>[0]0x80000284 (0x5f91a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000284 mem-ID=0 size=4 element-size=4 type=Instruction data=371af905
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000284 end_addr=0x80000287
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b1 value 0x9b1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1615" at 0x80000288=>[0]0x80000288 (0x9b1a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000288 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a9b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000288 end_addr=0x8000028b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000028c=>[0]0x8000028c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000028c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000028c end_addr=0x8000028f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW stvec, x20, x0" at 0x80000290=>[0]0x80000290 (0x105a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000290 mem-ID=0 size=4 element-size=4 type=Instruction data=73105a10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000290 end_addr=0x80000293
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x27 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe9 value 0xe9
[info] opname=rd
[notice]Committing instruction "LUI x27, 233" at 0x80000294=>[0]0x80000294 (0xe9db7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000294 mem-ID=0 size=4 element-size=4 type=Instruction data=b79d0e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000294 end_addr=0x80000297
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc69 value 0xc69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, -919" at 0x80000298=>[0]0x80000298 (0xc69d8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000298 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8d9dc6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000298 end_addr=0x8000029b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0x12" at 0x8000029c=>[0]0x8000029c (0x12d9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000029c mem-ID=0 size=4 element-size=4 type=Instruction data=939d2d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000029c end_addr=0x8000029f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -1536" at 0x800002a0=>[0]0x800002a0 (0xa00d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a0 mem-ID=0 size=4 element-size=4 type=Instruction data=938d0da0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a0 end_addr=0x800002a3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x27, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x800002a4=>[0]0x800002a4 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a4 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a4 end_addr=0x800002a7
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x18 value 0x18
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 24" at 0x800002a8=>[0]0x800002a8 (0x18a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002a8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a8a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002a8 end_addr=0x800002ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW scause, x20, x0" at 0x800002ac=>[0]0x800002ac (0x142a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002ac mem-ID=0 size=4 element-size=4 type=Instruction data=73102a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002ac end_addr=0x800002af
[notice]retire dest stage: 1c, access: 0x4, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x18 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3a value 0x3a
[info] opname=rd
[notice]Committing instruction "LUI x18, 58" at 0x800002b0=>[0]0x800002b0 (0x3a937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b0 mem-ID=0 size=4 element-size=4 type=Instruction data=37a90300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b0 end_addr=0x800002b3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x34b value 0x34b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 843" at 0x800002b4=>[0]0x800002b4 (0x34b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b4 end_addr=0x800002b7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0x11" at 0x800002b8=>[0]0x800002b8 (0x1191913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002b8 mem-ID=0 size=4 element-size=4 type=Instruction data=13191901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002b8 end_addr=0x800002bb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x657 value 0x657
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1623" at 0x800002bc=>[0]0x800002bc (0x65790913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002bc mem-ID=0 size=4 element-size=4 type=Instruction data=13097965
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002bc end_addr=0x800002bf
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5f9 value 0x5f9
[info] opname=rd
[notice]Committing instruction "LUI x20, 1529" at 0x800002c0=>[0]0x800002c0 (0x5f9a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c0 mem-ID=0 size=4 element-size=4 type=Instruction data=379a5f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c0 end_addr=0x800002c3
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9b value 0x9b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 155" at 0x800002c4=>[0]0x800002c4 (0x9ba0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0aba09
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c4 end_addr=0x800002c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x10" at 0x800002c8=>[0]0x800002c8 (0x10a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002c8 mem-ID=0 size=4 element-size=4 type=Instruction data=131a0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002c8 end_addr=0x800002cb
[notice]retire dest stage: 3, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mtvec, x20, x0" at 0x800002cc=>[0]0x800002cc (0x305a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002cc mem-ID=0 size=4 element-size=4 type=Instruction data=73105a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002cc end_addr=0x800002cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[debug]register: x10 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x170d value 0x170d
[info] opname=rd
[notice]Committing instruction "LUI x10, 5901" at 0x800002d0=>[0]0x800002d0 (0x170d537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d0 mem-ID=0 size=4 element-size=4 type=Instruction data=37d57001
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d0 end_addr=0x800002d3
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7b value 0x7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 123" at 0x800002d4=>[0]0x800002d4 (0x7b5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b05b507
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d4 end_addr=0x800002d7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x800002d8=>[0]0x800002d8 (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002d8 mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002d8 end_addr=0x800002db
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb10 value 0xb10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -1264" at 0x800002dc=>[0]0x800002dc (0xb1050513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002dc mem-ID=0 size=4 element-size=4 type=Instruction data=130505b1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002dc end_addr=0x800002df
[info]current source entropy:2, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x89 value 0x89
[info] opname=rd
[notice]Committing instruction "LUI x20, 137" at 0x800002e0=>[0]0x800002e0 (0x89a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e0 mem-ID=0 size=4 element-size=4 type=Instruction data=379a0800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e0 end_addr=0x800002e3
[notice]retire dest stage: 9, access: 0x1c, size: 1, type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x165 value 0x165
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 357" at 0x800002e4=>[0]0x800002e4 (0x165a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e4 end_addr=0x800002e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x11" at 0x800002e8=>[0]0x800002e8 (0x11a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002e8 mem-ID=0 size=4 element-size=4 type=Instruction data=131a1a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002e8 end_addr=0x800002eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe91 value 0xe91
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -367" at 0x800002ec=>[0]0x800002ec (0xe91a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002ec mem-ID=0 size=4 element-size=4 type=Instruction data=130a1ae9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002ec end_addr=0x800002ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800002f0=>[0]0x800002f0 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f0 end_addr=0x800002f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x40b value 0x40b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1035" at 0x800002f4=>[0]0x800002f4 (0x40ba0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f4 mem-ID=0 size=4 element-size=4 type=Instruction data=130aba40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f4 end_addr=0x800002f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800002f8=>[0]0x800002f8 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002f8 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002f8 end_addr=0x800002fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x388 value 0x388
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 904" at 0x800002fc=>[0]0x800002fc (0x388a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800002fc mem-ID=0 size=4 element-size=4 type=Instruction data=130a8a38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800002fc end_addr=0x800002ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x20, x0" at 0x80000300=>[0]0x80000300 (0x300a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000300 mem-ID=0 size=4 element-size=4 type=Instruction data=73100a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000300 end_addr=0x80000303
[notice]retire dest stage: 11, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x27 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe9 value 0xe9
[info] opname=rd
[notice]Committing instruction "LUI x27, 233" at 0x80000304=>[0]0x80000304 (0xe9db7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000304 mem-ID=0 size=4 element-size=4 type=Instruction data=b79d0e00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000304 end_addr=0x80000307
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc69 value 0xc69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, -919" at 0x80000308=>[0]0x80000308 (0xc69d8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000308 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8d9dc6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000308 end_addr=0x8000030b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x12 value 0x12
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0x12" at 0x8000030c=>[0]0x8000030c (0x12d9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000030c mem-ID=0 size=4 element-size=4 type=Instruction data=939d2d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000030c end_addr=0x8000030f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -1536" at 0x80000310=>[0]0x80000310 (0xa00d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000310 mem-ID=0 size=4 element-size=4 type=Instruction data=938d0da0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000310 end_addr=0x80000313
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x27, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x80000314=>[0]0x80000314 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000314 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000314 end_addr=0x80000317
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW medeleg, x20, x0" at 0x80000318=>[0]0x80000318 (0x302a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000318 mem-ID=0 size=4 element-size=4 type=Instruction data=73102a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000318 end_addr=0x8000031b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x18 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3a value 0x3a
[info] opname=rd
[notice]Committing instruction "LUI x18, 58" at 0x8000031c=>[0]0x8000031c (0x3a937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000031c mem-ID=0 size=4 element-size=4 type=Instruction data=37a90300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000031c end_addr=0x8000031f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x34b value 0x34b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, 843" at 0x80000320=>[0]0x80000320 (0x34b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000320 mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000320 end_addr=0x80000323
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x11 value 0x11
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0x11" at 0x80000324=>[0]0x80000324 (0x1191913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000324 mem-ID=0 size=4 element-size=4 type=Instruction data=13191901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000324 end_addr=0x80000327
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x657 value 0x657
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1623" at 0x80000328=>[0]0x80000328 (0x65790913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000328 mem-ID=0 size=4 element-size=4 type=Instruction data=13097965
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000328 end_addr=0x8000032b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x8000032c=>[0]0x8000032c (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000032c mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000032c end_addr=0x8000032f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x18 value 0x18
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 24" at 0x80000330=>[0]0x80000330 (0x18a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000330 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a8a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000330 end_addr=0x80000333
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mcause, x20, x0" at 0x80000334=>[0]0x80000334 (0x342a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000334 mem-ID=0 size=4 element-size=4 type=Instruction data=73102a34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000334 end_addr=0x80000337
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xeff value 0xeff
[info] opname=rd
[notice]Committing instruction "LUI x23, 3839" at 0x80000338=>[0]0x80000338 (0xeffbb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000338 mem-ID=0 size=4 element-size=4 type=Instruction data=b7fbef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000338 end_addr=0x8000033b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9e9 value 0x9e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -1559" at 0x8000033c=>[0]0x8000033c (0x9e9b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000033c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9b9e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000033c end_addr=0x8000033f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000340=>[0]0x80000340 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000340 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000340 end_addr=0x80000343
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, -832" at 0x80000344=>[0]0x80000344 (0xcc0b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000344 mem-ID=0 size=4 element-size=4 type=Instruction data=938b0bcc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000344 end_addr=0x80000347
[info]current source entropy:2, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006271398280 mem-ID=0 size=8 element-size=8 type=Data data=cf05c28821047bec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6271398280 end_addr=0x6271398287
[info]InitializeMemory: MemoryInitRecord: address=0x0000006271398288 mem-ID=0 size=8 element-size=8 type=Data data=2aeb483209346151
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6271398288 end_addr=0x627139828f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006271398290 mem-ID=0 size=8 element-size=8 type=Data data=aa6e1d31b0066419
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6271398290 end_addr=0x6271398297
[info]InitializeMemory: MemoryInitRecord: address=0x0000006271398298 mem-ID=0 size=8 element-size=8 type=Data data=ba4555bd8b368c0d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6271398298 end_addr=0x627139829f
[info]InitializeMemory: MemoryInitRecord: address=0x00000062713982a0 mem-ID=0 size=8 element-size=8 type=Data data=47cb9ebd7265baed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62713982a0 end_addr=0x62713982a7
[info]InitializeMemory: MemoryInitRecord: address=0x00000062713982a8 mem-ID=0 size=8 element-size=8 type=Data data=4ffaacc1a64ff9f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62713982a8 end_addr=0x62713982af
[info]InitializeMemory: MemoryInitRecord: address=0x00000062713982b0 mem-ID=0 size=8 element-size=8 type=Data data=4ac12a5195b6980e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62713982b0 end_addr=0x62713982b7
[info]InitializeMemory: MemoryInitRecord: address=0x00000062713982b8 mem-ID=0 size=8 element-size=8 type=Data data=a6b14b318f65b7f8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x62713982b8 end_addr=0x62713982bf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc4e value 0xc4e
[info] opname=rd
[notice]Committing instruction "LUI x20, 3150" at 0x80000348=>[0]0x80000348 (0xc4ea37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000348 mem-ID=0 size=4 element-size=4 type=Instruction data=37eac400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000348 end_addr=0x8000034b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x273 value 0x273
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 627" at 0x8000034c=>[0]0x8000034c (0x273a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000034c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a27
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000034c end_addr=0x8000034f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x80000350=>[0]0x80000350 (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000350 mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000350 end_addr=0x80000353
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x280 value 0x280
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 640" at 0x80000354=>[0]0x80000354 (0x280a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000354 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a28
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000354 end_addr=0x80000357
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v27, x20" at 0x80000358=>[0]0x80000358 (0x28a0d87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000358 mem-ID=0 size=4 element-size=4 type=Instruction data=870d8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000358 end_addr=0x8000035b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce40 mem-ID=0 size=8 element-size=8 type=Data data=af37edb811041a6e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce40 end_addr=0x1a46e0ce47
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce48 mem-ID=0 size=8 element-size=8 type=Data data=3c941c606e7d05af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce48 end_addr=0x1a46e0ce4f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce50 mem-ID=0 size=8 element-size=8 type=Data data=98a785be906bbe2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce50 end_addr=0x1a46e0ce57
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce58 mem-ID=0 size=8 element-size=8 type=Data data=b856ef11377fc71b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce58 end_addr=0x1a46e0ce5f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce60 mem-ID=0 size=8 element-size=8 type=Data data=b42e235e0829ff53
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce60 end_addr=0x1a46e0ce67
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce68 mem-ID=0 size=8 element-size=8 type=Data data=986aa52f753da39d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce68 end_addr=0x1a46e0ce6f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce70 mem-ID=0 size=8 element-size=8 type=Data data=f1b8efed4d28a84f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce70 end_addr=0x1a46e0ce77
[info]InitializeMemory: MemoryInitRecord: address=0x0000001a46e0ce78 mem-ID=0 size=8 element-size=8 type=Data data=b262351e2b8118e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1a46e0ce78 end_addr=0x1a46e0ce7f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1a47 value 0x1a47
[info] opname=rd
[notice]Committing instruction "LUI x20, 6727" at 0x8000035c=>[0]0x8000035c (0x1a47a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000035c mem-ID=0 size=4 element-size=4 type=Instruction data=377aa401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000035c end_addr=0x8000035f
[notice]retire dest stage: 8, access: 0xa, size: 1, type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe0d value 0xe0d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -499" at 0x80000360=>[0]0x80000360 (0xe0da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000360 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0adae0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000360 end_addr=0x80000363
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000364=>[0]0x80000364 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000364 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000364 end_addr=0x80000367
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe40 value 0xe40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -448" at 0x80000368=>[0]0x80000368 (0xe40a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000368 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ae4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000368 end_addr=0x8000036b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v26, x20" at 0x8000036c=>[0]0x8000036c (0x28a0d07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000036c mem-ID=0 size=4 element-size=4 type=Instruction data=070d8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000036c end_addr=0x8000036f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a00 mem-ID=0 size=8 element-size=8 type=Data data=b61ab7a00608d799
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a00 end_addr=0x24fa1d4a07
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a08 mem-ID=0 size=8 element-size=8 type=Data data=415a942a7d17c3f3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a08 end_addr=0x24fa1d4a0f
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a10 mem-ID=0 size=8 element-size=8 type=Data data=016452cb7c2ace3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a10 end_addr=0x24fa1d4a17
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a18 mem-ID=0 size=8 element-size=8 type=Data data=61038542d801d78e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a18 end_addr=0x24fa1d4a1f
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a20 mem-ID=0 size=8 element-size=8 type=Data data=8442d595fefab6dd
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a20 end_addr=0x24fa1d4a27
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a28 mem-ID=0 size=8 element-size=8 type=Data data=af23ed649597b092
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a28 end_addr=0x24fa1d4a2f
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a30 mem-ID=0 size=8 element-size=8 type=Data data=626f49a7384aff02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a30 end_addr=0x24fa1d4a37
[info]InitializeMemory: MemoryInitRecord: address=0x00000024fa1d4a38 mem-ID=0 size=8 element-size=8 type=Data data=55b284f7b4e11cdf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x24fa1d4a38 end_addr=0x24fa1d4a3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x24fa value 0x24fa
[info] opname=rd
[notice]Committing instruction "LUI x20, 9466" at 0x80000370=>[0]0x80000370 (0x24faa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000370 mem-ID=0 size=4 element-size=4 type=Instruction data=37aa4f02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000370 end_addr=0x80000373
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1d5 value 0x1d5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 469" at 0x80000374=>[0]0x80000374 (0x1d5a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000374 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000374 end_addr=0x80000377
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000378=>[0]0x80000378 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000378 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000378 end_addr=0x8000037b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1536" at 0x8000037c=>[0]0x8000037c (0xa00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000037c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0aa0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000037c end_addr=0x8000037f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v25, x20" at 0x80000380=>[0]0x80000380 (0x28a0c87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000380 mem-ID=0 size=4 element-size=4 type=Instruction data=870c8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000380 end_addr=0x80000383
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ec0 mem-ID=0 size=8 element-size=8 type=Data data=ca4dbe9bf738022e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ec0 end_addr=0x5e36d1ec7
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ec8 mem-ID=0 size=8 element-size=8 type=Data data=da0df132614c89d0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ec8 end_addr=0x5e36d1ecf
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ed0 mem-ID=0 size=8 element-size=8 type=Data data=aeca43152a91b394
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ed0 end_addr=0x5e36d1ed7
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ed8 mem-ID=0 size=8 element-size=8 type=Data data=215443813489d0d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ed8 end_addr=0x5e36d1edf
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ee0 mem-ID=0 size=8 element-size=8 type=Data data=e351fe617fc4bdce
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ee0 end_addr=0x5e36d1ee7
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ee8 mem-ID=0 size=8 element-size=8 type=Data data=6b78211c961dda94
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ee8 end_addr=0x5e36d1eef
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ef0 mem-ID=0 size=8 element-size=8 type=Data data=f299187376ef7a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ef0 end_addr=0x5e36d1ef7
[info]InitializeMemory: MemoryInitRecord: address=0x00000005e36d1ef8 mem-ID=0 size=8 element-size=8 type=Data data=0aabd075a183bf5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5e36d1ef8 end_addr=0x5e36d1eff
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2f2 value 0x2f2
[info] opname=rd
[notice]Committing instruction "LUI x20, 754" at 0x80000384=>[0]0x80000384 (0x2f2a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000384 mem-ID=0 size=4 element-size=4 type=Instruction data=372a2f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000384 end_addr=0x80000387
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb69 value 0xb69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1175" at 0x80000388=>[0]0x80000388 (0xb69a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000388 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9ab6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000388 end_addr=0x8000038b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x8000038c=>[0]0x8000038c (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000038c mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000038c end_addr=0x8000038f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec0 value 0xec0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -320" at 0x80000390=>[0]0x80000390 (0xec0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000390 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0aec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000390 end_addr=0x80000393
[notice]retire dest stage: 15, access: 0x1b, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v24, x20" at 0x80000394=>[0]0x80000394 (0x28a0c07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000394 mem-ID=0 size=4 element-size=4 type=Instruction data=070c8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000394 end_addr=0x80000397
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bc0 mem-ID=0 size=8 element-size=8 type=Data data=db6ebfb66a29d830
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bc0 end_addr=0xd98415bc7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bc8 mem-ID=0 size=8 element-size=8 type=Data data=e28a6e2a2ef01deb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bc8 end_addr=0xd98415bcf
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bd0 mem-ID=0 size=8 element-size=8 type=Data data=12067cd1ebc4d03f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bd0 end_addr=0xd98415bd7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bd8 mem-ID=0 size=8 element-size=8 type=Data data=0058943427de68d7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bd8 end_addr=0xd98415bdf
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415be0 mem-ID=0 size=8 element-size=8 type=Data data=63fccbf2be71bc38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415be0 end_addr=0xd98415be7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415be8 mem-ID=0 size=8 element-size=8 type=Data data=d9701f42408e192f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415be8 end_addr=0xd98415bef
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bf0 mem-ID=0 size=8 element-size=8 type=Data data=669da718ccfb8c63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bf0 end_addr=0xd98415bf7
[info]InitializeMemory: MemoryInitRecord: address=0x0000000d98415bf8 mem-ID=0 size=8 element-size=8 type=Data data=4c1040888ed62d20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xd98415bf8 end_addr=0xd98415bff
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6cc value 0x6cc
[info] opname=rd
[notice]Committing instruction "LUI x20, 1740" at 0x80000398=>[0]0x80000398 (0x6cca37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000398 mem-ID=0 size=4 element-size=4 type=Instruction data=37ca6c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000398 end_addr=0x8000039b
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x20b value 0x20b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 523" at 0x8000039c=>[0]0x8000039c (0x20ba0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000039c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0aba20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000039c end_addr=0x8000039f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800003a0=>[0]0x800003a0 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a0 end_addr=0x800003a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbc0 value 0xbc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1088" at 0x800003a4=>[0]0x800003a4 (0xbc0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a4 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0abc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a4 end_addr=0x800003a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v23, x20" at 0x800003a8=>[0]0x800003a8 (0x28a0b87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003a8 mem-ID=0 size=4 element-size=4 type=Instruction data=870b8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003a8 end_addr=0x800003ab
[notice]retire dest stage: 1b, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d00 mem-ID=0 size=8 element-size=8 type=Data data=8270eedecf90067d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d00 end_addr=0x73f22f7d07
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d08 mem-ID=0 size=8 element-size=8 type=Data data=1c755102abb63e89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d08 end_addr=0x73f22f7d0f
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d10 mem-ID=0 size=8 element-size=8 type=Data data=278bfe2e19183709
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d10 end_addr=0x73f22f7d17
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d18 mem-ID=0 size=8 element-size=8 type=Data data=87ee8330495f57d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d18 end_addr=0x73f22f7d1f
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d20 mem-ID=0 size=8 element-size=8 type=Data data=b16896646ea22009
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d20 end_addr=0x73f22f7d27
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d28 mem-ID=0 size=8 element-size=8 type=Data data=ad28f7d5c331c0fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d28 end_addr=0x73f22f7d2f
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d30 mem-ID=0 size=8 element-size=8 type=Data data=17a51a11ec2b4583
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d30 end_addr=0x73f22f7d37
[info]InitializeMemory: MemoryInitRecord: address=0x00000073f22f7d38 mem-ID=0 size=8 element-size=8 type=Data data=667b9ce72dc2ec5d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x73f22f7d38 end_addr=0x73f22f7d3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xe7e value 0xe7e
[info] opname=rd
[notice]Committing instruction "LUI x20, 3710" at 0x800003ac=>[0]0x800003ac (0xe7ea37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003ac mem-ID=0 size=4 element-size=4 type=Instruction data=37eae700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003ac end_addr=0x800003af
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x45f value 0x45f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1119" at 0x800003b0=>[0]0x800003b0 (0x45fa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afa45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b0 end_addr=0x800003b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x800003b4=>[0]0x800003b4 (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b4 mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b4 end_addr=0x800003b7
[notice]retire dest stage: 1e, access: 0x0, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd00 value 0xd00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -768" at 0x800003b8=>[0]0x800003b8 (0xd00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003b8 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ad0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003b8 end_addr=0x800003bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v22, x20" at 0x800003bc=>[0]0x800003bc (0x28a0b07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003bc mem-ID=0 size=4 element-size=4 type=Instruction data=070b8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003bc end_addr=0x800003bf
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c00 mem-ID=0 size=8 element-size=8 type=Data data=877c36efd0961ec4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c00 end_addr=0x5f7b486c07
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c08 mem-ID=0 size=8 element-size=8 type=Data data=5b0a155c29d391b4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c08 end_addr=0x5f7b486c0f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c10 mem-ID=0 size=8 element-size=8 type=Data data=1a29dd2b6891df88
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c10 end_addr=0x5f7b486c17
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c18 mem-ID=0 size=8 element-size=8 type=Data data=71cc0a40909afc45
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c18 end_addr=0x5f7b486c1f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c20 mem-ID=0 size=8 element-size=8 type=Data data=b1816e4cdf25eff3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c20 end_addr=0x5f7b486c27
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c28 mem-ID=0 size=8 element-size=8 type=Data data=1792b7007a1e1bf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c28 end_addr=0x5f7b486c2f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c30 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f0ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c30 end_addr=0x5f7b486c37
[info]InitializeMemory: MemoryInitRecord: address=0x0000005f7b486c38 mem-ID=0 size=8 element-size=8 type=Data data=528921fd59b7e328
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5f7b486c38 end_addr=0x5f7b486c3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5f7b value 0x5f7b
[info] opname=rd
[notice]Committing instruction "LUI x20, 24443" at 0x800003c0=>[0]0x800003c0 (0x5f7ba37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c0 mem-ID=0 size=4 element-size=4 type=Instruction data=37baf705
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c0 end_addr=0x800003c3
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x487 value 0x487
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1159" at 0x800003c4=>[0]0x800003c4 (0x487a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a48
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c4 end_addr=0x800003c7
[notice]retire dest stage: 2, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800003c8=>[0]0x800003c8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003c8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003c8 end_addr=0x800003cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc00 value 0xc00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1024" at 0x800003cc=>[0]0x800003cc (0xc00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003cc mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ac0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003cc end_addr=0x800003cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v21, x20" at 0x800003d0=>[0]0x800003d0 (0x28a0a87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d0 mem-ID=0 size=4 element-size=4 type=Instruction data=870a8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d0 end_addr=0x800003d3
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde00 mem-ID=0 size=8 element-size=8 type=Data data=8bf8d95f4dcf87c3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde00 end_addr=0x3cfd4dde07
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde08 mem-ID=0 size=8 element-size=8 type=Data data=9072b7d722c5a03c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde08 end_addr=0x3cfd4dde0f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde10 mem-ID=0 size=8 element-size=8 type=Data data=30619926608a2164
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde10 end_addr=0x3cfd4dde17
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde18 mem-ID=0 size=8 element-size=8 type=Data data=6ec9b1b4ef8d9a0b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde18 end_addr=0x3cfd4dde1f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde20 mem-ID=0 size=8 element-size=8 type=Data data=7836775fae7c8e0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde20 end_addr=0x3cfd4dde27
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde28 mem-ID=0 size=8 element-size=8 type=Data data=13c8922a4067fb7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde28 end_addr=0x3cfd4dde2f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde30 mem-ID=0 size=8 element-size=8 type=Data data=2592a7da593b2f2b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde30 end_addr=0x3cfd4dde37
[info]InitializeMemory: MemoryInitRecord: address=0x0000003cfd4dde38 mem-ID=0 size=8 element-size=8 type=Data data=6e683fcbafaf9a22
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3cfd4dde38 end_addr=0x3cfd4dde3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1e7f value 0x1e7f
[info] opname=rd
[notice]Committing instruction "LUI x20, 7807" at 0x800003d4=>[0]0x800003d4 (0x1e7fa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d4 mem-ID=0 size=4 element-size=4 type=Instruction data=37fae701
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d4 end_addr=0x800003d7
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa6f value 0xa6f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1425" at 0x800003d8=>[0]0x800003d8 (0xa6fa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003d8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afaa6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003d8 end_addr=0x800003db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800003dc=>[0]0x800003dc (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003dc mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003dc end_addr=0x800003df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -512" at 0x800003e0=>[0]0x800003e0 (0xe00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e0 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ae0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e0 end_addr=0x800003e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v20, x20" at 0x800003e4=>[0]0x800003e4 (0x28a0a07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e4 mem-ID=0 size=4 element-size=4 type=Instruction data=070a8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e4 end_addr=0x800003e7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525c80 mem-ID=0 size=8 element-size=8 type=Data data=a14b33ddc9fe869e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525c80 end_addr=0x2444525c87
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525c88 mem-ID=0 size=8 element-size=8 type=Data data=5fe3e8bf0c234ca1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525c88 end_addr=0x2444525c8f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525c90 mem-ID=0 size=8 element-size=8 type=Data data=67250fdaad428164
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525c90 end_addr=0x2444525c97
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525c98 mem-ID=0 size=8 element-size=8 type=Data data=a4661141a8fb310c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525c98 end_addr=0x2444525c9f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525ca0 mem-ID=0 size=8 element-size=8 type=Data data=b8ef23e98cb7df63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525ca0 end_addr=0x2444525ca7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525ca8 mem-ID=0 size=8 element-size=8 type=Data data=4d487bb2f5f36db0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525ca8 end_addr=0x2444525caf
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525cb0 mem-ID=0 size=8 element-size=8 type=Data data=d1e802b13daebd20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525cb0 end_addr=0x2444525cb7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002444525cb8 mem-ID=0 size=8 element-size=8 type=Data data=02b0db28b60e1bbe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2444525cb8 end_addr=0x2444525cbf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1222 value 0x1222
[info] opname=rd
[notice]Committing instruction "LUI x20, 4642" at 0x800003e8=>[0]0x800003e8 (0x1222a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003e8 mem-ID=0 size=4 element-size=4 type=Instruction data=372a2201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003e8 end_addr=0x800003eb
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x293 value 0x293
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 659" at 0x800003ec=>[0]0x800003ec (0x293a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003ec mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a29
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003ec end_addr=0x800003ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800003f0=>[0]0x800003f0 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f0 end_addr=0x800003f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc80 value 0xc80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -896" at 0x800003f4=>[0]0x800003f4 (0xc80a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f4 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ac8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f4 end_addr=0x800003f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v2, x20" at 0x800003f8=>[0]0x800003f8 (0x28a0107) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003f8 mem-ID=0 size=4 element-size=4 type=Instruction data=07018a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003f8 end_addr=0x800003fb
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a440 mem-ID=0 size=8 element-size=8 type=Data data=4c985d4befe9bfd3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a440 end_addr=0x6e8dc5a447
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a448 mem-ID=0 size=8 element-size=8 type=Data data=9dd643bcc0fe9fde
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a448 end_addr=0x6e8dc5a44f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a450 mem-ID=0 size=8 element-size=8 type=Data data=daaf3c464b3c76d8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a450 end_addr=0x6e8dc5a457
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a458 mem-ID=0 size=8 element-size=8 type=Data data=bb4a2a1d1fbb9bf8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a458 end_addr=0x6e8dc5a45f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a460 mem-ID=0 size=8 element-size=8 type=Data data=e332d9e74a2eb6ba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a460 end_addr=0x6e8dc5a467
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a468 mem-ID=0 size=8 element-size=8 type=Data data=34251d99d5b7806b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a468 end_addr=0x6e8dc5a46f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a470 mem-ID=0 size=8 element-size=8 type=Data data=3b9fad233916f643
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a470 end_addr=0x6e8dc5a477
[info]InitializeMemory: MemoryInitRecord: address=0x0000006e8dc5a478 mem-ID=0 size=8 element-size=8 type=Data data=1c1c2c8f33142d6d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6e8dc5a478 end_addr=0x6e8dc5a47f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3747 value 0x3747
[info] opname=rd
[notice]Committing instruction "LUI x20, 14151" at 0x800003fc=>[0]0x800003fc (0x3747a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800003fc mem-ID=0 size=4 element-size=4 type=Instruction data=377a7403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800003fc end_addr=0x800003ff
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe2d value 0xe2d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -467" at 0x80000400=>[0]0x80000400 (0xe2da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000400 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0adae2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000400 end_addr=0x80000403
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000404=>[0]0x80000404 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000404 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000404 end_addr=0x80000407
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1088" at 0x80000408=>[0]0x80000408 (0x440a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000408 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000408 end_addr=0x8000040b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v19, x20" at 0x8000040c=>[0]0x8000040c (0x28a0987) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000040c mem-ID=0 size=4 element-size=4 type=Instruction data=87098a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000040c end_addr=0x8000040f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f40 mem-ID=0 size=8 element-size=8 type=Data data=af2edbea38d44834
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f40 end_addr=0xf5c142f47
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f48 mem-ID=0 size=8 element-size=8 type=Data data=d5a07ca34cdc310a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f48 end_addr=0xf5c142f4f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f50 mem-ID=0 size=8 element-size=8 type=Data data=5d607ff6ec6f08be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f50 end_addr=0xf5c142f57
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f58 mem-ID=0 size=8 element-size=8 type=Data data=3292f7ad15ed84fa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f58 end_addr=0xf5c142f5f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f60 mem-ID=0 size=8 element-size=8 type=Data data=1e05f71ace9e38d2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f60 end_addr=0xf5c142f67
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f68 mem-ID=0 size=8 element-size=8 type=Data data=cc7f4dbbb06b9074
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f68 end_addr=0xf5c142f6f
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f70 mem-ID=0 size=8 element-size=8 type=Data data=8b8c10e1b9f34eda
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f70 end_addr=0xf5c142f77
[info]InitializeMemory: MemoryInitRecord: address=0x0000000f5c142f78 mem-ID=0 size=8 element-size=8 type=Data data=6dc3fe126eef0cef
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0xf5c142f78 end_addr=0xf5c142f7f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xf5c value 0xf5c
[info] opname=rd
[notice]Committing instruction "LUI x20, 3932" at 0x80000410=>[0]0x80000410 (0xf5ca37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000410 mem-ID=0 size=4 element-size=4 type=Instruction data=37caf500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000410 end_addr=0x80000413
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x143 value 0x143
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 323" at 0x80000414=>[0]0x80000414 (0x143a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000414 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000414 end_addr=0x80000417
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000418=>[0]0x80000418 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000418 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000418 end_addr=0x8000041b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf40 value 0xf40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -192" at 0x8000041c=>[0]0x8000041c (0xf40a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000041c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0af4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000041c end_addr=0x8000041f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v18, x20" at 0x80000420=>[0]0x80000420 (0x28a0907) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000420 mem-ID=0 size=4 element-size=4 type=Instruction data=07098a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000420 end_addr=0x80000423
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b500 mem-ID=0 size=8 element-size=8 type=Data data=7d79027008bb210a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b500 end_addr=0x5bc8f6b507
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b508 mem-ID=0 size=8 element-size=8 type=Data data=3c7f55d04ddc195f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b508 end_addr=0x5bc8f6b50f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b510 mem-ID=0 size=8 element-size=8 type=Data data=f1e3cd362d3bc46c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b510 end_addr=0x5bc8f6b517
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b518 mem-ID=0 size=8 element-size=8 type=Data data=40d9624960e030d5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b518 end_addr=0x5bc8f6b51f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b520 mem-ID=0 size=8 element-size=8 type=Data data=608c6ddcf763efd7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b520 end_addr=0x5bc8f6b527
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b528 mem-ID=0 size=8 element-size=8 type=Data data=9eb932c681b2fa7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b528 end_addr=0x5bc8f6b52f
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b530 mem-ID=0 size=8 element-size=8 type=Data data=57d23c3d9964a9a8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b530 end_addr=0x5bc8f6b537
[info]InitializeMemory: MemoryInitRecord: address=0x0000005bc8f6b538 mem-ID=0 size=8 element-size=8 type=Data data=a71af360dec68110
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x5bc8f6b538 end_addr=0x5bc8f6b53f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5bc9 value 0x5bc9
[info] opname=rd
[notice]Committing instruction "LUI x20, 23497" at 0x80000424=>[0]0x80000424 (0x5bc9a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000424 mem-ID=0 size=4 element-size=4 type=Instruction data=379abc05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000424 end_addr=0x80000427
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf6b value 0xf6b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -149" at 0x80000428=>[0]0x80000428 (0xf6ba0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000428 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0abaf6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000428 end_addr=0x8000042b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000042c=>[0]0x8000042c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000042c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000042c end_addr=0x8000042f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x500 value 0x500
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1280" at 0x80000430=>[0]0x80000430 (0x500a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000430 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000430 end_addr=0x80000433
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v17, x20" at 0x80000434=>[0]0x80000434 (0x28a0887) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000434 mem-ID=0 size=4 element-size=4 type=Instruction data=87088a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000434 end_addr=0x80000437
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e000 mem-ID=0 size=8 element-size=8 type=Data data=687d2f71b334bf34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e000 end_addr=0x6ebec3e007
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e008 mem-ID=0 size=8 element-size=8 type=Data data=f329c91f2c06af8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e008 end_addr=0x6ebec3e00f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e010 mem-ID=0 size=8 element-size=8 type=Data data=496954bc0bf1c8cf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e010 end_addr=0x6ebec3e017
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e018 mem-ID=0 size=8 element-size=8 type=Data data=3da7d0e3af4f68c2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e018 end_addr=0x6ebec3e01f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e020 mem-ID=0 size=8 element-size=8 type=Data data=87ce86d8c37f8e4f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e020 end_addr=0x6ebec3e027
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e028 mem-ID=0 size=8 element-size=8 type=Data data=bb4c8a5a972af5ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e028 end_addr=0x6ebec3e02f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e030 mem-ID=0 size=8 element-size=8 type=Data data=affa7b752d93f57f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e030 end_addr=0x6ebec3e037
[info]InitializeMemory: MemoryInitRecord: address=0x0000006ebec3e038 mem-ID=0 size=8 element-size=8 type=Data data=1c4b43d26775ca5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6ebec3e038 end_addr=0x6ebec3e03f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x375f value 0x375f
[info] opname=rd
[notice]Committing instruction "LUI x20, 14175" at 0x80000438=>[0]0x80000438 (0x375fa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000438 mem-ID=0 size=4 element-size=4 type=Instruction data=37fa7503
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000438 end_addr=0x8000043b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x61f value 0x61f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1567" at 0x8000043c=>[0]0x8000043c (0x61fa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000043c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afa61
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000043c end_addr=0x8000043f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000440=>[0]0x80000440 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000440 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000440 end_addr=0x80000443
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v16, x20" at 0x80000444=>[0]0x80000444 (0x28a0807) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000444 mem-ID=0 size=4 element-size=4 type=Instruction data=07088a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000444 end_addr=0x80000447
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf300 mem-ID=0 size=8 element-size=8 type=Data data=690623a590c81f55
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf300 end_addr=0x56c5baf307
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf308 mem-ID=0 size=8 element-size=8 type=Data data=587ead5585fc321e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf308 end_addr=0x56c5baf30f
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf310 mem-ID=0 size=8 element-size=8 type=Data data=675f91ec2483a95b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf310 end_addr=0x56c5baf317
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf318 mem-ID=0 size=8 element-size=8 type=Data data=4e8705ccd22ea5be
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf318 end_addr=0x56c5baf31f
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf320 mem-ID=0 size=8 element-size=8 type=Data data=4d8bf3963b428665
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf320 end_addr=0x56c5baf327
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf328 mem-ID=0 size=8 element-size=8 type=Data data=52c2dd2a928a7b24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf328 end_addr=0x56c5baf32f
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf330 mem-ID=0 size=8 element-size=8 type=Data data=e0318d5ea01a8ba1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf330 end_addr=0x56c5baf337
[info]InitializeMemory: MemoryInitRecord: address=0x00000056c5baf338 mem-ID=0 size=8 element-size=8 type=Data data=c4efbd3ce18fe444
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x56c5baf338 end_addr=0x56c5baf33f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x56c6 value 0x56c6
[info] opname=rd
[notice]Committing instruction "LUI x20, 22214" at 0x80000448=>[0]0x80000448 (0x56c6a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000448 mem-ID=0 size=4 element-size=4 type=Instruction data=376a6c05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000448 end_addr=0x8000044b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbaf value 0xbaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1105" at 0x8000044c=>[0]0x8000044c (0xbafa0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000044c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0afaba
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000044c end_addr=0x8000044f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000450=>[0]0x80000450 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000450 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000450 end_addr=0x80000453
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x300 value 0x300
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 768" at 0x80000454=>[0]0x80000454 (0x300a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000454 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000454 end_addr=0x80000457
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v15, x20" at 0x80000458=>[0]0x80000458 (0x28a0787) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000458 mem-ID=0 size=4 element-size=4 type=Instruction data=87078a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000458 end_addr=0x8000045b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92440 mem-ID=0 size=8 element-size=8 type=Data data=3eac18fce7cc6a41
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92440 end_addr=0x1185c92447
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92448 mem-ID=0 size=8 element-size=8 type=Data data=eddf8d25dcde732d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92448 end_addr=0x1185c9244f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92450 mem-ID=0 size=8 element-size=8 type=Data data=21e4c1f8d6b45b60
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92450 end_addr=0x1185c92457
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92458 mem-ID=0 size=8 element-size=8 type=Data data=1cc66dd7f1abd1ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92458 end_addr=0x1185c9245f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92460 mem-ID=0 size=8 element-size=8 type=Data data=ca894606e6d2b3a9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92460 end_addr=0x1185c92467
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92468 mem-ID=0 size=8 element-size=8 type=Data data=5a75da1d2be58b81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92468 end_addr=0x1185c9246f
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92470 mem-ID=0 size=8 element-size=8 type=Data data=698d6180373541ed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92470 end_addr=0x1185c92477
[info]InitializeMemory: MemoryInitRecord: address=0x0000001185c92478 mem-ID=0 size=8 element-size=8 type=Data data=54ac7942a4a0875a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1185c92478 end_addr=0x1185c9247f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x8c3 value 0x8c3
[info] opname=rd
[notice]Committing instruction "LUI x20, 2243" at 0x8000045c=>[0]0x8000045c (0x8c3a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000045c mem-ID=0 size=4 element-size=4 type=Instruction data=373a8c00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000045c end_addr=0x8000045f
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe49 value 0xe49
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -439" at 0x80000460=>[0]0x80000460 (0xe49a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000460 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9ae4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000460 end_addr=0x80000463
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000464=>[0]0x80000464 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000464 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000464 end_addr=0x80000467
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1088" at 0x80000468=>[0]0x80000468 (0x440a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000468 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000468 end_addr=0x8000046b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v14, x20" at 0x8000046c=>[0]0x8000046c (0x28a0707) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000046c mem-ID=0 size=4 element-size=4 type=Instruction data=07078a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000046c end_addr=0x8000046f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a00 mem-ID=0 size=8 element-size=8 type=Data data=be155d4b6ce70dc1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a00 end_addr=0x19ef1f1a07
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a08 mem-ID=0 size=8 element-size=8 type=Data data=11ee309d48f058a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a08 end_addr=0x19ef1f1a0f
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a10 mem-ID=0 size=8 element-size=8 type=Data data=16daf56c6e41dbb6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a10 end_addr=0x19ef1f1a17
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a18 mem-ID=0 size=8 element-size=8 type=Data data=84397c42e2536e5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a18 end_addr=0x19ef1f1a1f
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a20 mem-ID=0 size=8 element-size=8 type=Data data=ccdb47dbec10e025
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a20 end_addr=0x19ef1f1a27
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a28 mem-ID=0 size=8 element-size=8 type=Data data=68f4ee4513c62648
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a28 end_addr=0x19ef1f1a2f
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a30 mem-ID=0 size=8 element-size=8 type=Data data=d35fb8002581d594
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a30 end_addr=0x19ef1f1a37
[info]InitializeMemory: MemoryInitRecord: address=0x00000019ef1f1a38 mem-ID=0 size=8 element-size=8 type=Data data=c073f520f2e21cea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x19ef1f1a38 end_addr=0x19ef1f1a3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xcf8 value 0xcf8
[info] opname=rd
[notice]Committing instruction "LUI x20, 3320" at 0x80000470=>[0]0x80000470 (0xcf8a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000470 mem-ID=0 size=4 element-size=4 type=Instruction data=378acf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000470 end_addr=0x80000473
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f9 value 0x8f9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1799" at 0x80000474=>[0]0x80000474 (0x8f9a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000474 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a9a8f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000474 end_addr=0x80000477
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000478=>[0]0x80000478 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000478 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000478 end_addr=0x8000047b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa00 value 0xa00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1536" at 0x8000047c=>[0]0x8000047c (0xa00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000047c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0aa0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000047c end_addr=0x8000047f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v12, x20" at 0x80000480=>[0]0x80000480 (0x28a0607) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000480 mem-ID=0 size=4 element-size=4 type=Instruction data=07068a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000480 end_addr=0x80000483
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d740 mem-ID=0 size=8 element-size=8 type=Data data=ce522030d99c81fb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d740 end_addr=0x2c37e1d747
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d748 mem-ID=0 size=8 element-size=8 type=Data data=fbcaab92aeafd374
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d748 end_addr=0x2c37e1d74f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d750 mem-ID=0 size=8 element-size=8 type=Data data=a8f86640487dd797
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d750 end_addr=0x2c37e1d757
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d758 mem-ID=0 size=8 element-size=8 type=Data data=f23a3b2718437f81
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d758 end_addr=0x2c37e1d75f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d760 mem-ID=0 size=8 element-size=8 type=Data data=d0fe76647cb94f95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d760 end_addr=0x2c37e1d767
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d768 mem-ID=0 size=8 element-size=8 type=Data data=85341665d1379008
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d768 end_addr=0x2c37e1d76f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d770 mem-ID=0 size=8 element-size=8 type=Data data=35d53f6f4632bbdf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d770 end_addr=0x2c37e1d777
[info]InitializeMemory: MemoryInitRecord: address=0x0000002c37e1d778 mem-ID=0 size=8 element-size=8 type=Data data=effcb87425604106
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2c37e1d778 end_addr=0x2c37e1d77f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2c38 value 0x2c38
[info] opname=rd
[notice]Committing instruction "LUI x20, 11320" at 0x80000484=>[0]0x80000484 (0x2c38a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000484 mem-ID=0 size=4 element-size=4 type=Instruction data=378ac302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000484 end_addr=0x80000487
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe1d value 0xe1d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -483" at 0x80000488=>[0]0x80000488 (0xe1da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000488 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0adae1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000488 end_addr=0x8000048b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000048c=>[0]0x8000048c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000048c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000048c end_addr=0x8000048f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1856" at 0x80000490=>[0]0x80000490 (0x740a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000490 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000490 end_addr=0x80000493
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v11, x20" at 0x80000494=>[0]0x80000494 (0x28a0587) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000494 mem-ID=0 size=4 element-size=4 type=Instruction data=87058a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000494 end_addr=0x80000497
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047ace80 mem-ID=0 size=8 element-size=8 type=Data data=000000000000f07f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047ace80 end_addr=0x21047ace87
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047ace88 mem-ID=0 size=8 element-size=8 type=Data data=a4e35a9a1573ecb8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047ace88 end_addr=0x21047ace8f
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047ace90 mem-ID=0 size=8 element-size=8 type=Data data=bee412b49099fc2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047ace90 end_addr=0x21047ace97
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047ace98 mem-ID=0 size=8 element-size=8 type=Data data=48137244fffd9a4e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047ace98 end_addr=0x21047ace9f
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047acea0 mem-ID=0 size=8 element-size=8 type=Data data=907d6cf1433897b8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047acea0 end_addr=0x21047acea7
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047acea8 mem-ID=0 size=8 element-size=8 type=Data data=a4df8fddefb2ea3d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047acea8 end_addr=0x21047aceaf
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047aceb0 mem-ID=0 size=8 element-size=8 type=Data data=4418727782c6ecff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047aceb0 end_addr=0x21047aceb7
[info]InitializeMemory: MemoryInitRecord: address=0x00000021047aceb8 mem-ID=0 size=8 element-size=8 type=Data data=08f9442a78d77e02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x21047aceb8 end_addr=0x21047acebf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2104 value 0x2104
[info] opname=rd
[notice]Committing instruction "LUI x20, 8452" at 0x80000498=>[0]0x80000498 (0x2104a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000498 mem-ID=0 size=4 element-size=4 type=Instruction data=374a1002
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000498 end_addr=0x8000049b
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7ad value 0x7ad
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1965" at 0x8000049c=>[0]0x8000049c (0x7ada0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000049c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada7a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000049c end_addr=0x8000049f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800004a0=>[0]0x800004a0 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a0 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a0 end_addr=0x800004a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe80 value 0xe80
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -384" at 0x800004a4=>[0]0x800004a4 (0xe80a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a4 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ae8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a4 end_addr=0x800004a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v10, x20" at 0x800004a8=>[0]0x800004a8 (0x28a0507) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004a8 mem-ID=0 size=4 element-size=4 type=Instruction data=07058a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004a8 end_addr=0x800004ab
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671140 mem-ID=0 size=8 element-size=8 type=Data data=922b693c8dc2a562
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671140 end_addr=0x34bb671147
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671148 mem-ID=0 size=8 element-size=8 type=Data data=605a892ea6df1d1e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671148 end_addr=0x34bb67114f
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671150 mem-ID=0 size=8 element-size=8 type=Data data=cf1f4cb46a206b66
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671150 end_addr=0x34bb671157
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671158 mem-ID=0 size=8 element-size=8 type=Data data=b05c87133240031b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671158 end_addr=0x34bb67115f
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671160 mem-ID=0 size=8 element-size=8 type=Data data=6f696ed97185f57f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671160 end_addr=0x34bb671167
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671168 mem-ID=0 size=8 element-size=8 type=Data data=42104c62fc6b5ed6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671168 end_addr=0x34bb67116f
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671170 mem-ID=0 size=8 element-size=8 type=Data data=414f00a38f86bdf7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671170 end_addr=0x34bb671177
[info]InitializeMemory: MemoryInitRecord: address=0x00000034bb671178 mem-ID=0 size=8 element-size=8 type=Data data=18e393d6939d4de3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x34bb671178 end_addr=0x34bb67117f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x34bb value 0x34bb
[info] opname=rd
[notice]Committing instruction "LUI x20, 13499" at 0x800004ac=>[0]0x800004ac (0x34bba37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004ac mem-ID=0 size=4 element-size=4 type=Instruction data=37ba4b03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004ac end_addr=0x800004af
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x671 value 0x671
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1649" at 0x800004b0=>[0]0x800004b0 (0x671a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a67
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b0 end_addr=0x800004b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800004b4=>[0]0x800004b4 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b4 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b4 end_addr=0x800004b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x140 value 0x140
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 320" at 0x800004b8=>[0]0x800004b8 (0x140a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004b8 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004b8 end_addr=0x800004bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v1, x20" at 0x800004bc=>[0]0x800004bc (0x28a0087) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004bc mem-ID=0 size=4 element-size=4 type=Instruction data=87008a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004bc end_addr=0x800004bf
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb5380 mem-ID=0 size=8 element-size=8 type=Data data=9c234d921e20fb9f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb5380 end_addr=0x4055bb5387
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb5388 mem-ID=0 size=8 element-size=8 type=Data data=4f4e2393f821f0e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb5388 end_addr=0x4055bb538f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb5390 mem-ID=0 size=8 element-size=8 type=Data data=c473c97a66408356
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb5390 end_addr=0x4055bb5397
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb5398 mem-ID=0 size=8 element-size=8 type=Data data=a71fa1eadbf9ddae
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb5398 end_addr=0x4055bb539f
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb53a0 mem-ID=0 size=8 element-size=8 type=Data data=d8ac73f21b0efa7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb53a0 end_addr=0x4055bb53a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb53a8 mem-ID=0 size=8 element-size=8 type=Data data=9f031c44e441685a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb53a8 end_addr=0x4055bb53af
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb53b0 mem-ID=0 size=8 element-size=8 type=Data data=128a97319abca045
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb53b0 end_addr=0x4055bb53b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000004055bb53b8 mem-ID=0 size=8 element-size=8 type=Data data=a4ba996419409adb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4055bb53b8 end_addr=0x4055bb53bf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x4056 value 0x4056
[info] opname=rd
[notice]Committing instruction "LUI x20, 16470" at 0x800004c0=>[0]0x800004c0 (0x4056a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c0 mem-ID=0 size=4 element-size=4 type=Instruction data=376a0504
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c0 end_addr=0x800004c3
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbb5 value 0xbb5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1099" at 0x800004c4=>[0]0x800004c4 (0xbb5a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5abb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c4 end_addr=0x800004c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800004c8=>[0]0x800004c8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004c8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004c8 end_addr=0x800004cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x380 value 0x380
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 896" at 0x800004cc=>[0]0x800004cc (0x380a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004cc mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a38
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004cc end_addr=0x800004cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v0, x20" at 0x800004d0=>[0]0x800004d0 (0x28a0007) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d0 mem-ID=0 size=4 element-size=4 type=Instruction data=07008a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d0 end_addr=0x800004d3
[info]current source entropy:1, resource type: 0
[debug]register: x9 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x9, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e55 value 0x2e55
[info] opname=rd
[notice]Committing instruction "LUI x9, 11861" at 0x800004d4=>[0]0x800004d4 (0x2e554b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b754e502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d4 end_addr=0x800004d7
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8f7 value 0x8f7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x9, x9, -1801" at 0x800004d8=>[0]0x800004d8 (0x8f74849b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b84748f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004d8 end_addr=0x800004db
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x800004dc=>[0]0x800004dc (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004dc mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004dc end_addr=0x800004df
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd1 value 0xd1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 209" at 0x800004e0=>[0]0x800004e0 (0xd148493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e0 mem-ID=0 size=4 element-size=4 type=Instruction data=9384140d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e0 end_addr=0x800004e3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xd" at 0x800004e4=>[0]0x800004e4 (0xd49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e4 mem-ID=0 size=4 element-size=4 type=Instruction data=9394d400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e4 end_addr=0x800004e7
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3cd value 0x3cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, 973" at 0x800004e8=>[0]0x800004e8 (0x3cd48493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004e8 mem-ID=0 size=4 element-size=4 type=Instruction data=9384d43c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004e8 end_addr=0x800004eb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x9, x9, 0xc" at 0x800004ec=>[0]0x800004ec (0xc49493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004ec mem-ID=0 size=4 element-size=4 type=Instruction data=9394c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004ec end_addr=0x800004ef
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xab1 value 0xab1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x9, x9, -1359" at 0x800004f0=>[0]0x800004f0 (0xab148493) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f0 mem-ID=0 size=4 element-size=4 type=Instruction data=938414ab
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f0 end_addr=0x800004f3
[info]current source entropy:2, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x9, access: Write, reserve type: User
[debug]register: x8 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x8, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x543e value 0x543e
[info] opname=rd
[notice]Committing instruction "LUI x8, 21566" at 0x800004f4=>[0]0x800004f4 (0x543e437) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f4 mem-ID=0 size=4 element-size=4 type=Instruction data=37e44305
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f4 end_addr=0x800004f7
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc41 value 0xc41
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x8, x8, -959" at 0x800004f8=>[0]0x800004f8 (0xc414041b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0414c4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004f8 end_addr=0x800004fb
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x800004fc=>[0]0x800004fc (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800004fc mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800004fc end_addr=0x800004ff
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x875 value 0x875
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -1931" at 0x80000500=>[0]0x80000500 (0x87540413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000500 mem-ID=0 size=4 element-size=4 type=Instruction data=13045487
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000500 end_addr=0x80000503
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x80000504=>[0]0x80000504 (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000504 mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000504 end_addr=0x80000507
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ff value 0x1ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, 511" at 0x80000508=>[0]0x80000508 (0x1ff40413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000508 mem-ID=0 size=4 element-size=4 type=Instruction data=1304f41f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000508 end_addr=0x8000050b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x8, x8, 0xc" at 0x8000050c=>[0]0x8000050c (0xc41413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000050c mem-ID=0 size=4 element-size=4 type=Instruction data=1314c400
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000050c end_addr=0x8000050f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xeae value 0xeae
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x8, x8, -338" at 0x80000510=>[0]0x80000510 (0xeae40413) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000510 mem-ID=0 size=4 element-size=4 type=Instruction data=1304e4ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000510 end_addr=0x80000513
[info]current source entropy:2, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x8, access: Write, reserve type: User
[debug]register: x7 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x7, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x134a value 0x134a
[info] opname=rd
[notice]Committing instruction "LUI x7, 4938" at 0x80000514=>[0]0x80000514 (0x134a3b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000514 mem-ID=0 size=4 element-size=4 type=Instruction data=b7a33401
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000514 end_addr=0x80000517
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc5 value 0xcc5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x7, x7, -827" at 0x80000518=>[0]0x80000518 (0xcc53839b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000518 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8353cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000518 end_addr=0x8000051b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x8000051c=>[0]0x8000051c (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000051c mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000051c end_addr=0x8000051f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe57 value 0xe57
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -425" at 0x80000520=>[0]0x80000520 (0xe5738393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000520 mem-ID=0 size=4 element-size=4 type=Instruction data=938373e5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000520 end_addr=0x80000523
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xe" at 0x80000524=>[0]0x80000524 (0xe39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000524 mem-ID=0 size=4 element-size=4 type=Instruction data=9393e300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000524 end_addr=0x80000527
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4cf value 0x4cf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, 1231" at 0x80000528=>[0]0x80000528 (0x4cf38393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000528 mem-ID=0 size=4 element-size=4 type=Instruction data=9383f34c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000528 end_addr=0x8000052b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x7, x7, 0xc" at 0x8000052c=>[0]0x8000052c (0xc39393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000052c mem-ID=0 size=4 element-size=4 type=Instruction data=9393c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000052c end_addr=0x8000052f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe0f value 0xe0f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x7, x7, -497" at 0x80000530=>[0]0x80000530 (0xe0f38393) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000530 mem-ID=0 size=4 element-size=4 type=Instruction data=9383f3e0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000530 end_addr=0x80000533
[info]current source entropy:2, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x7, access: Write, reserve type: User
[debug]register: x6 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x6, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3f6 value 0x3f6
[info] opname=rd
[notice]Committing instruction "LUI x6, 1014" at 0x80000534=>[0]0x80000534 (0x3f6337) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000534 mem-ID=0 size=4 element-size=4 type=Instruction data=37633f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000534 end_addr=0x80000537
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xa47 value 0xa47
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x6, x6, -1465" at 0x80000538=>[0]0x80000538 (0xa473031b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000538 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0373a4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000538 end_addr=0x8000053b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xe" at 0x8000053c=>[0]0x8000053c (0xe31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000053c mem-ID=0 size=4 element-size=4 type=Instruction data=1313e300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000053c end_addr=0x8000053f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4dd value 0x4dd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 1245" at 0x80000540=>[0]0x80000540 (0x4dd30313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000540 mem-ID=0 size=4 element-size=4 type=Instruction data=1303d34d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000540 end_addr=0x80000543
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x80000544=>[0]0x80000544 (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000544 mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000544 end_addr=0x80000547
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc7b value 0xc7b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, -901" at 0x80000548=>[0]0x80000548 (0xc7b30313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000548 mem-ID=0 size=4 element-size=4 type=Instruction data=1303b3c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000548 end_addr=0x8000054b
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x6, x6, 0xc" at 0x8000054c=>[0]0x8000054c (0xc31313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000054c mem-ID=0 size=4 element-size=4 type=Instruction data=1313c300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000054c end_addr=0x8000054f
[info]current source entropy:2, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7da value 0x7da
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x6, x6, 2010" at 0x80000550=>[0]0x80000550 (0x7da30313) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000550 mem-ID=0 size=4 element-size=4 type=Instruction data=1303a37d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000550 end_addr=0x80000553
[notice]retire source stage: 5, access: 0x14, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x6, access: Write, reserve type: User
[debug]register: x5 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x5, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x313 value 0x313
[info] opname=rd
[notice]Committing instruction "LUI x5, 787" at 0x80000554=>[0]0x80000554 (0x3132b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000554 mem-ID=0 size=4 element-size=4 type=Instruction data=b7323100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000554 end_addr=0x80000557
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd93 value 0xd93
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x5, x5, -621" at 0x80000558=>[0]0x80000558 (0xd932829b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000558 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8232d9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000558 end_addr=0x8000055b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xd" at 0x8000055c=>[0]0x8000055c (0xd29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000055c mem-ID=0 size=4 element-size=4 type=Instruction data=9392d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000055c end_addr=0x8000055f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe8f value 0xe8f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -369" at 0x80000560=>[0]0x80000560 (0xe8f28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000560 mem-ID=0 size=4 element-size=4 type=Instruction data=9382f2e8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000560 end_addr=0x80000563
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xc" at 0x80000564=>[0]0x80000564 (0xc29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000564 mem-ID=0 size=4 element-size=4 type=Instruction data=9392c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000564 end_addr=0x80000567
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x99b value 0x99b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -1637" at 0x80000568=>[0]0x80000568 (0x99b28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000568 mem-ID=0 size=4 element-size=4 type=Instruction data=9382b299
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000568 end_addr=0x8000056b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x5, x5, 0xe" at 0x8000056c=>[0]0x8000056c (0xe29293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000056c mem-ID=0 size=4 element-size=4 type=Instruction data=9392e200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000056c end_addr=0x8000056f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf1a value 0xf1a
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x5, x5, -230" at 0x80000570=>[0]0x80000570 (0xf1a28293) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000570 mem-ID=0 size=4 element-size=4 type=Instruction data=9382a2f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000570 end_addr=0x80000573
[notice]retire dest stage: d, access: 0x9, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x5, access: Write, reserve type: User
[debug]register: x4 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x4, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x5728 value 0x5728
[info] opname=rd
[notice]Committing instruction "LUI x4, 22312" at 0x80000574=>[0]0x80000574 (0x5728237) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000574 mem-ID=0 size=4 element-size=4 type=Instruction data=37827205
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000574 end_addr=0x80000577
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4e1 value 0x4e1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x4, x4, 1249" at 0x80000578=>[0]0x80000578 (0x4e12021b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000578 mem-ID=0 size=4 element-size=4 type=Instruction data=1b02124e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000578 end_addr=0x8000057b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x8000057c=>[0]0x8000057c (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000057c mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000057c end_addr=0x8000057f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x155 value 0x155
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 341" at 0x80000580=>[0]0x80000580 (0x15520213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000580 mem-ID=0 size=4 element-size=4 type=Instruction data=13025215
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000580 end_addr=0x80000583
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xc" at 0x80000584=>[0]0x80000584 (0xc21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000584 mem-ID=0 size=4 element-size=4 type=Instruction data=1312c200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000584 end_addr=0x80000587
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9cd value 0x9cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, -1587" at 0x80000588=>[0]0x80000588 (0x9cd20213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000588 mem-ID=0 size=4 element-size=4 type=Instruction data=1302d29c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000588 end_addr=0x8000058b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x4, x4, 0xd" at 0x8000058c=>[0]0x8000058c (0xd21213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000058c mem-ID=0 size=4 element-size=4 type=Instruction data=1312d200
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000058c end_addr=0x8000058f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaf value 0xaf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x4, x4, 175" at 0x80000590=>[0]0x80000590 (0xaf20213) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000590 mem-ID=0 size=4 element-size=4 type=Instruction data=1302f20a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000590 end_addr=0x80000593
[notice]retire dest stage: 15, access: 0x8, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x4, access: Write, reserve type: User
[debug]register: x31 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x31, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xd627c value 0xd627c
[info] opname=rd
[notice]Committing instruction "LUI x31, -171396" at 0x80000594=>[0]0x80000594 (0xd627cfb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000594 mem-ID=0 size=4 element-size=4 type=Instruction data=b7cf27d6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000594 end_addr=0x80000597
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xbf3 value 0xbf3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x31, x31, -1037" at 0x80000598=>[0]0x80000598 (0xbf3f8f9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000598 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8f3fbf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000598 end_addr=0x8000059b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xe" at 0x8000059c=>[0]0x8000059c (0xef9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000059c mem-ID=0 size=4 element-size=4 type=Instruction data=939fef00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000059c end_addr=0x8000059f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x69 value 0x69
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 105" at 0x800005a0=>[0]0x800005a0 (0x69f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a0 mem-ID=0 size=4 element-size=4 type=Instruction data=938f9f06
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a0 end_addr=0x800005a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0xc" at 0x800005a4=>[0]0x800005a4 (0xcf9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a4 mem-ID=0 size=4 element-size=4 type=Instruction data=939fcf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a4 end_addr=0x800005a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5a2 value 0x5a2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x31, x31, 1442" at 0x800005a8=>[0]0x800005a8 (0x5a2f8f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005a8 mem-ID=0 size=4 element-size=4 type=Instruction data=938f2f5a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005a8 end_addr=0x800005ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x6 value 0x6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x31, x31, 0x6" at 0x800005ac=>[0]0x800005ac (0x6f9f93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005ac mem-ID=0 size=4 element-size=4 type=Instruction data=939f6f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005ac end_addr=0x800005af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x6 value 0x6
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x31, x31, 0x6" at 0x800005b0=>[0]0x800005b0 (0x6fdf93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b0 mem-ID=0 size=4 element-size=4 type=Instruction data=93df6f00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b0 end_addr=0x800005b3
[notice]retire dest stage: 1d, access: 0x7, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x31, access: Write, reserve type: User
[debug]register: x30 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1c94 value 0x1c94
[info] opname=rd
[notice]Committing instruction "LUI x30, 7316" at 0x800005b4=>[0]0x800005b4 (0x1c94f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b4 mem-ID=0 size=4 element-size=4 type=Instruction data=374fc901
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b4 end_addr=0x800005b7
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xec5 value 0xec5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x30, x30, -315" at 0x800005b8=>[0]0x800005b8 (0xec5f0f1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0f5fec
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005b8 end_addr=0x800005bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x800005bc=>[0]0x800005bc (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005bc mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005bc end_addr=0x800005bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf95 value 0xf95
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -107" at 0x800005c0=>[0]0x800005c0 (0xf95f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c0 mem-ID=0 size=4 element-size=4 type=Instruction data=130f5ff9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c0 end_addr=0x800005c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x800005c4=>[0]0x800005c4 (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c4 mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c4 end_addr=0x800005c7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf4f value 0xf4f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, -177" at 0x800005c8=>[0]0x800005c8 (0xf4ff0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005c8 mem-ID=0 size=4 element-size=4 type=Instruction data=130ffff4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005c8 end_addr=0x800005cb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x30, x30, 0xd" at 0x800005cc=>[0]0x800005cc (0xdf1f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005cc mem-ID=0 size=4 element-size=4 type=Instruction data=131fdf00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005cc end_addr=0x800005cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7f1 value 0x7f1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x30, x30, 2033" at 0x800005d0=>[0]0x800005d0 (0x7f1f0f13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d0 mem-ID=0 size=4 element-size=4 type=Instruction data=130f1f7f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d0 end_addr=0x800005d3
[notice]retire dest stage: 5, access: 0x6, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[debug]register: x3 access: Write type: User isres: 1
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x35d5 value 0x35d5
[info] opname=rd
[notice]Committing instruction "LUI x3, 13781" at 0x800005d4=>[0]0x800005d4 (0x35d51b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d4 mem-ID=0 size=4 element-size=4 type=Instruction data=b7515d03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d4 end_addr=0x800005d7
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe91 value 0xe91
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x3, x3, -367" at 0x800005d8=>[0]0x800005d8 (0xe911819b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005d8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8111e9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005d8 end_addr=0x800005db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x3, x3, 0xd" at 0x800005dc=>[0]0x800005dc (0xd19193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005dc mem-ID=0 size=4 element-size=4 type=Instruction data=9391d100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005dc end_addr=0x800005df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xea0 value 0xea0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x3, x3, -352" at 0x800005e0=>[0]0x800005e0 (0xea018193) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e0 mem-ID=0 size=4 element-size=4 type=Instruction data=938101ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e0 end_addr=0x800005e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[debug]register: x29 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x29, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x376 value 0x376
[info] opname=rd
[notice]Committing instruction "LUI x29, 886" at 0x800005e4=>[0]0x800005e4 (0x376eb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e4 mem-ID=0 size=4 element-size=4 type=Instruction data=b76e3700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e4 end_addr=0x800005e7
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x767 value 0x767
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x29, x29, 1895" at 0x800005e8=>[0]0x800005e8 (0x767e8e9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005e8 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8e7e76
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005e8 end_addr=0x800005eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800005ec=>[0]0x800005ec (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005ec mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005ec end_addr=0x800005ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x25d value 0x25d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 605" at 0x800005f0=>[0]0x800005f0 (0x25de8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f0 mem-ID=0 size=4 element-size=4 type=Instruction data=938ede25
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f0 end_addr=0x800005f3
[notice]retire dest stage: d, access: 0x5, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0x10" at 0x800005f4=>[0]0x800005f4 (0x10e9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f4 mem-ID=0 size=4 element-size=4 type=Instruction data=939e0e01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f4 end_addr=0x800005f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf13 value 0xf13
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, -237" at 0x800005f8=>[0]0x800005f8 (0xf13e8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005f8 mem-ID=0 size=4 element-size=4 type=Instruction data=938e3ef1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005f8 end_addr=0x800005fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x29, x29, 0xc" at 0x800005fc=>[0]0x800005fc (0xce9e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800005fc mem-ID=0 size=4 element-size=4 type=Instruction data=939ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800005fc end_addr=0x800005ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x49f value 0x49f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x29, x29, 1183" at 0x80000600=>[0]0x80000600 (0x49fe8e93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000600 mem-ID=0 size=4 element-size=4 type=Instruction data=938efe49
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000600 end_addr=0x80000603
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x29, access: Write, reserve type: User
[debug]register: x28 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x28, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa30 value 0xa30
[info] opname=rd
[notice]Committing instruction "LUI x28, 2608" at 0x80000604=>[0]0x80000604 (0xa30e37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000604 mem-ID=0 size=4 element-size=4 type=Instruction data=370ea300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000604 end_addr=0x80000607
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x80d value 0x80d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x28, x28, -2035" at 0x80000608=>[0]0x80000608 (0x80de0e1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000608 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ede80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000608 end_addr=0x8000060b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x8000060c=>[0]0x8000060c (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000060c mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000060c end_addr=0x8000060f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2c9 value 0x2c9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 713" at 0x80000610=>[0]0x80000610 (0x2c9e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000610 mem-ID=0 size=4 element-size=4 type=Instruction data=130e9e2c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000610 end_addr=0x80000613
[notice]retire dest stage: 15, access: 0x4, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xe" at 0x80000614=>[0]0x80000614 (0xee1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000614 mem-ID=0 size=4 element-size=4 type=Instruction data=131eee00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000614 end_addr=0x80000617
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x50d value 0x50d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, 1293" at 0x80000618=>[0]0x80000618 (0x50de0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000618 mem-ID=0 size=4 element-size=4 type=Instruction data=130ede50
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000618 end_addr=0x8000061b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x28, x28, 0xc" at 0x8000061c=>[0]0x8000061c (0xce1e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000061c mem-ID=0 size=4 element-size=4 type=Instruction data=131ece00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000061c end_addr=0x8000061f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd62 value 0xd62
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x28, x28, -670" at 0x80000620=>[0]0x80000620 (0xd62e0e13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000620 mem-ID=0 size=4 element-size=4 type=Instruction data=130e2ed6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000620 end_addr=0x80000623
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x28, access: Write, reserve type: User
[debug]register: x27 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x27, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x406e value 0x406e
[info] opname=rd
[notice]Committing instruction "LUI x27, 16494" at 0x80000624=>[0]0x80000624 (0x406edb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000624 mem-ID=0 size=4 element-size=4 type=Instruction data=b7ed0604
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000624 end_addr=0x80000627
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x69d value 0x69d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x27, x27, 1693" at 0x80000628=>[0]0x80000628 (0x69dd8d9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000628 mem-ID=0 size=4 element-size=4 type=Instruction data=9b8ddd69
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000628 end_addr=0x8000062b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0xc" at 0x8000062c=>[0]0x8000062c (0xcd9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000062c mem-ID=0 size=4 element-size=4 type=Instruction data=939dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000062c end_addr=0x8000062f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x951 value 0x951
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -1711" at 0x80000630=>[0]0x80000630 (0x951d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000630 mem-ID=0 size=4 element-size=4 type=Instruction data=938d1d95
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000630 end_addr=0x80000633
[notice]retire dest stage: 1d, access: 0x1f, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0xd" at 0x80000634=>[0]0x80000634 (0xdd9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000634 mem-ID=0 size=4 element-size=4 type=Instruction data=939ddd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000634 end_addr=0x80000637
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xff7 value 0xff7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -9" at 0x80000638=>[0]0x80000638 (0xff7d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000638 mem-ID=0 size=4 element-size=4 type=Instruction data=938d7dff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000638 end_addr=0x8000063b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x27, x27, 0xc" at 0x8000063c=>[0]0x8000063c (0xcd9d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000063c mem-ID=0 size=4 element-size=4 type=Instruction data=939dcd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000063c end_addr=0x8000063f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xee3 value 0xee3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x27, x27, -285" at 0x80000640=>[0]0x80000640 (0xee3d8d93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000640 mem-ID=0 size=4 element-size=4 type=Instruction data=938d3dee
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000640 end_addr=0x80000643
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x27, access: Write, reserve type: User
[debug]register: x25 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x25, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x25, 0" at 0x80000644=>[0]0x80000644 (0xcb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000644 mem-ID=0 size=4 element-size=4 type=Instruction data=b70c0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000644 end_addr=0x80000647
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x25, access: Write, reserve type: User
[debug]register: x24 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x24, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x47a value 0x47a
[info] opname=rd
[notice]Committing instruction "LUI x24, 1146" at 0x80000648=>[0]0x80000648 (0x47ac37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000648 mem-ID=0 size=4 element-size=4 type=Instruction data=37ac4700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000648 end_addr=0x8000064b
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x65d value 0x65d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x24, x24, 1629" at 0x8000064c=>[0]0x8000064c (0x65dc0c1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000064c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0cdc65
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000064c end_addr=0x8000064f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:8, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xf" at 0x80000650=>[0]0x80000650 (0xfc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000650 mem-ID=0 size=4 element-size=4 type=Instruction data=131cfc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000650 end_addr=0x80000653
[notice]retire dest stage: 5, access: 0x1e, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x783 value 0x783
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1923" at 0x80000654=>[0]0x80000654 (0x783c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000654 mem-ID=0 size=4 element-size=4 type=Instruction data=130c3c78
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000654 end_addr=0x80000657
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xc" at 0x80000658=>[0]0x80000658 (0xcc1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000658 mem-ID=0 size=4 element-size=4 type=Instruction data=131ccc00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000658 end_addr=0x8000065b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6b9 value 0x6b9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1721" at 0x8000065c=>[0]0x8000065c (0x6b9c0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000065c mem-ID=0 size=4 element-size=4 type=Instruction data=130c9c6b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000065c end_addr=0x8000065f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x24, x24, 0xe" at 0x80000660=>[0]0x80000660 (0xec1c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000660 mem-ID=0 size=4 element-size=4 type=Instruction data=131cec00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000660 end_addr=0x80000663
[notice]retire dest stage: 9, access: 0x3, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x64b value 0x64b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x24, x24, 1611" at 0x80000664=>[0]0x80000664 (0x64bc0c13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000664 mem-ID=0 size=4 element-size=4 type=Instruction data=130cbc64
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000664 end_addr=0x80000667
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x24, access: Write, reserve type: User
[debug]register: x23 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x23, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xa968 value 0xa968
[info] opname=rd
[notice]Committing instruction "LUI x23, 43368" at 0x80000668=>[0]0x80000668 (0xa968bb7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000668 mem-ID=0 size=4 element-size=4 type=Instruction data=b78b960a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000668 end_addr=0x8000066b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf59 value 0xf59
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x23, x23, -167" at 0x8000066c=>[0]0x8000066c (0xf59b8b9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000066c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8b9bf5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000066c end_addr=0x8000066f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000670=>[0]0x80000670 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000670 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000670 end_addr=0x80000673
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x105 value 0x105
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 261" at 0x80000674=>[0]0x80000674 (0x105b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000674 mem-ID=0 size=4 element-size=4 type=Instruction data=938b5b10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000674 end_addr=0x80000677
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000678=>[0]0x80000678 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000678 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000678 end_addr=0x8000067b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5b7 value 0x5b7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1463" at 0x8000067c=>[0]0x8000067c (0x5b7b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000067c mem-ID=0 size=4 element-size=4 type=Instruction data=938b7b5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000067c end_addr=0x8000067f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x23, x23, 0xc" at 0x80000680=>[0]0x80000680 (0xcb9b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000680 mem-ID=0 size=4 element-size=4 type=Instruction data=939bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000680 end_addr=0x80000683
[notice]retire dest stage: 11, access: 0x1d, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x796 value 0x796
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x23, x23, 1942" at 0x80000684=>[0]0x80000684 (0x796b8b93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000684 mem-ID=0 size=4 element-size=4 type=Instruction data=938b6b79
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000684 end_addr=0x80000687
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x23, access: Write, reserve type: User
[debug]register: x22 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x58fb value 0x58fb
[info] opname=rd
[notice]Committing instruction "LUI x22, 22779" at 0x80000688=>[0]0x80000688 (0x58fbb37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000688 mem-ID=0 size=4 element-size=4 type=Instruction data=37bb8f05
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000688 end_addr=0x8000068b
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x269 value 0x269
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 617" at 0x8000068c=>[0]0x8000068c (0x269b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000068c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b9b26
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000068c end_addr=0x8000068f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80000690=>[0]0x80000690 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000690 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000690 end_addr=0x80000693
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x10d value 0x10d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 269" at 0x80000694=>[0]0x80000694 (0x10db0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000694 mem-ID=0 size=4 element-size=4 type=Instruction data=130bdb10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000694 end_addr=0x80000697
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x80000698=>[0]0x80000698 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000698 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000698 end_addr=0x8000069b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7d7 value 0x7d7
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 2007" at 0x8000069c=>[0]0x8000069c (0x7d7b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000069c mem-ID=0 size=4 element-size=4 type=Instruction data=130b7b7d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000069c end_addr=0x8000069f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0xc" at 0x800006a0=>[0]0x800006a0 (0xcb1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a0 mem-ID=0 size=4 element-size=4 type=Instruction data=131bcb00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a0 end_addr=0x800006a3
[notice]retire dest stage: 19, access: 0x1c, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1a2 value 0x1a2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x22, x22, 418" at 0x800006a4=>[0]0x800006a4 (0x1a2b0b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a4 mem-ID=0 size=4 element-size=4 type=Instruction data=130b2b1a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a4 end_addr=0x800006a7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[debug]register: x21 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x21, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xff5 value 0xff5
[info] opname=rd
[notice]Committing instruction "LUI x21, 4085" at 0x800006a8=>[0]0x800006a8 (0xff5ab7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b75aff00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006a8 end_addr=0x800006ab
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x8b3 value 0x8b3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x21, x21, -1869" at 0x800006ac=>[0]0x800006ac (0x8b3a8a9b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b8a3a8b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006ac end_addr=0x800006af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x800006b0=>[0]0x800006b0 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b0 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b0 end_addr=0x800006b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe2f value 0xe2f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -465" at 0x800006b4=>[0]0x800006b4 (0xe2fa8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b4 mem-ID=0 size=4 element-size=4 type=Instruction data=938afae2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b4 end_addr=0x800006b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0xc" at 0x800006b8=>[0]0x800006b8 (0xca9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006b8 mem-ID=0 size=4 element-size=4 type=Instruction data=939aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006b8 end_addr=0x800006bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe63 value 0xe63
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, -413" at 0x800006bc=>[0]0x800006bc (0xe63a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006bc mem-ID=0 size=4 element-size=4 type=Instruction data=938a3ae6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006bc end_addr=0x800006bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:7, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x21, x21, 0x10" at 0x800006c0=>[0]0x800006c0 (0x10a9a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c0 mem-ID=0 size=4 element-size=4 type=Instruction data=939a0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c0 end_addr=0x800006c3
[notice]retire dest stage: 1, access: 0x1b, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5e9 value 0x5e9
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x21, x21, 1513" at 0x800006c4=>[0]0x800006c4 (0x5e9a8a93) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938a9a5e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c4 end_addr=0x800006c7
[notice]retire dest stage: 2, access: 0x19, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x21, access: Write, reserve type: User
[debug]register: x2 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x2, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfc84 value 0xfc84
[info] opname=rd
[notice]Committing instruction "LUI x2, 64644" at 0x800006c8=>[0]0x800006c8 (0xfc84137) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006c8 mem-ID=0 size=4 element-size=4 type=Instruction data=3741c80f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006c8 end_addr=0x800006cb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf23 value 0xf23
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x2, x2, -221" at 0x800006cc=>[0]0x800006cc (0xf231011b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006cc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0131f2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006cc end_addr=0x800006cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x800006d0=>[0]0x800006d0 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d0 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d0 end_addr=0x800006d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x84b value 0x84b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1973" at 0x800006d4=>[0]0x800006d4 (0x84b10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d4 mem-ID=0 size=4 element-size=4 type=Instruction data=1301b184
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d4 end_addr=0x800006d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x800006d8=>[0]0x800006d8 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006d8 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006d8 end_addr=0x800006db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x817 value 0x817
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -2025" at 0x800006dc=>[0]0x800006dc (0x81710113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006dc mem-ID=0 size=4 element-size=4 type=Instruction data=13017181
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006dc end_addr=0x800006df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x2, x2, 0xc" at 0x800006e0=>[0]0x800006e0 (0xc11113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e0 mem-ID=0 size=4 element-size=4 type=Instruction data=1311c100
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e0 end_addr=0x800006e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xfff value 0xfff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x2, x2, -1" at 0x800006e4=>[0]0x800006e4 (0xfff10113) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1301f1ff
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e4 end_addr=0x800006e7
[notice]retire dest stage: a, access: 0x18, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x2, access: Write, reserve type: User
[debug]register: x19 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x19, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc258 value 0xc258
[info] opname=rd
[notice]Committing instruction "LUI x19, 49752" at 0x800006e8=>[0]0x800006e8 (0xc2589b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006e8 mem-ID=0 size=4 element-size=4 type=Instruction data=b789250c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006e8 end_addr=0x800006eb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x34b value 0x34b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x19, x19, 843" at 0x800006ec=>[0]0x800006ec (0x34b9899b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006ec mem-ID=0 size=4 element-size=4 type=Instruction data=9b89b934
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006ec end_addr=0x800006ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800006f0=>[0]0x800006f0 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f0 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f0 end_addr=0x800006f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x74b value 0x74b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 1867" at 0x800006f4=>[0]0x800006f4 (0x74b98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f4 mem-ID=0 size=4 element-size=4 type=Instruction data=9389b974
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f4 end_addr=0x800006f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x800006f8=>[0]0x800006f8 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006f8 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006f8 end_addr=0x800006fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x2ff value 0x2ff
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, 767" at 0x800006fc=>[0]0x800006fc (0x2ff98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800006fc mem-ID=0 size=4 element-size=4 type=Instruction data=9389f92f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800006fc end_addr=0x800006ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x19, x19, 0xc" at 0x80000700=>[0]0x80000700 (0xc99993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000700 mem-ID=0 size=4 element-size=4 type=Instruction data=9399c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000700 end_addr=0x80000703
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdce value 0xdce
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x19, x19, -562" at 0x80000704=>[0]0x80000704 (0xdce98993) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000704 mem-ID=0 size=4 element-size=4 type=Instruction data=9389e9dc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000704 end_addr=0x80000707
[notice]retire dest stage: 12, access: 0x17, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x19, access: Write, reserve type: User
[debug]register: x18 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x18, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1d8b value 0x1d8b
[info] opname=rd
[notice]Committing instruction "LUI x18, 7563" at 0x80000708=>[0]0x80000708 (0x1d8b937) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000708 mem-ID=0 size=4 element-size=4 type=Instruction data=37b9d801
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000708 end_addr=0x8000070b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x99b value 0x99b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x18, x18, -1637" at 0x8000070c=>[0]0x8000070c (0x99b9091b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000070c mem-ID=0 size=4 element-size=4 type=Instruction data=1b09b999
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000070c end_addr=0x8000070f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80000710=>[0]0x80000710 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000710 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000710 end_addr=0x80000713
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x147 value 0x147
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 327" at 0x80000714=>[0]0x80000714 (0x14790913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000714 mem-ID=0 size=4 element-size=4 type=Instruction data=13097914
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000714 end_addr=0x80000717
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xf" at 0x80000718=>[0]0x80000718 (0xf91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000718 mem-ID=0 size=4 element-size=4 type=Instruction data=1319f900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000718 end_addr=0x8000071b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x47b value 0x47b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1147" at 0x8000071c=>[0]0x8000071c (0x47b90913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000071c mem-ID=0 size=4 element-size=4 type=Instruction data=1309b947
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000071c end_addr=0x8000071f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x18, x18, 0xc" at 0x80000720=>[0]0x80000720 (0xc91913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000720 mem-ID=0 size=4 element-size=4 type=Instruction data=1319c900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000720 end_addr=0x80000723
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3f1 value 0x3f1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x18, x18, 1009" at 0x80000724=>[0]0x80000724 (0x3f190913) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000724 mem-ID=0 size=4 element-size=4 type=Instruction data=1309193f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000724 end_addr=0x80000727
[notice]retire dest stage: 1a, access: 0x16, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x18, access: Write, reserve type: User
[debug]register: x17 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x17, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xc0b0f value 0xc0b0f
[info] opname=rd
[notice]Committing instruction "LUI x17, -259313" at 0x80000728=>[0]0x80000728 (0xc0b0f8b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000728 mem-ID=0 size=4 element-size=4 type=Instruction data=b7f8b0c0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000728 end_addr=0x8000072b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc8d value 0xc8d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x17, x17, -883" at 0x8000072c=>[0]0x8000072c (0xc8d8889b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000072c mem-ID=0 size=4 element-size=4 type=Instruction data=9b88d8c8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000072c end_addr=0x8000072f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xe" at 0x80000730=>[0]0x80000730 (0xe89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000730 mem-ID=0 size=4 element-size=4 type=Instruction data=9398e800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000730 end_addr=0x80000733
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x35b value 0x35b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 859" at 0x80000734=>[0]0x80000734 (0x35b88893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000734 mem-ID=0 size=4 element-size=4 type=Instruction data=9388b835
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000734 end_addr=0x80000737
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0xd" at 0x80000738=>[0]0x80000738 (0xd89893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000738 mem-ID=0 size=4 element-size=4 type=Instruction data=9398d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000738 end_addr=0x8000073b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x594 value 0x594
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x17, x17, 1428" at 0x8000073c=>[0]0x8000073c (0x59488893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000073c mem-ID=0 size=4 element-size=4 type=Instruction data=93884859
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000073c end_addr=0x8000073f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x5 value 0x5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x17, x17, 0x5" at 0x80000740=>[0]0x80000740 (0x589893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000740 mem-ID=0 size=4 element-size=4 type=Instruction data=93985800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000740 end_addr=0x80000743
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x5 value 0x5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x17, x17, 0x5" at 0x80000744=>[0]0x80000744 (0x58d893) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000744 mem-ID=0 size=4 element-size=4 type=Instruction data=93d85800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000744 end_addr=0x80000747
[notice]retire dest stage: 2, access: 0x15, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x17, access: Write, reserve type: User
[debug]register: x16 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x16, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x751c value 0x751c
[info] opname=rd
[notice]Committing instruction "LUI x16, 29980" at 0x80000748=>[0]0x80000748 (0x751c837) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000748 mem-ID=0 size=4 element-size=4 type=Instruction data=37c85107
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000748 end_addr=0x8000074b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x541 value 0x541
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x16, x16, 1345" at 0x8000074c=>[0]0x8000074c (0x5418081b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000074c mem-ID=0 size=4 element-size=4 type=Instruction data=1b081854
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000074c end_addr=0x8000074f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80000750=>[0]0x80000750 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000750 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000750 end_addr=0x80000753
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x113 value 0x113
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 275" at 0x80000754=>[0]0x80000754 (0x11380813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000754 mem-ID=0 size=4 element-size=4 type=Instruction data=13083811
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000754 end_addr=0x80000757
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xd" at 0x80000758=>[0]0x80000758 (0xd81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000758 mem-ID=0 size=4 element-size=4 type=Instruction data=1318d800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000758 end_addr=0x8000075b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x365 value 0x365
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, 869" at 0x8000075c=>[0]0x8000075c (0x36580813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000075c mem-ID=0 size=4 element-size=4 type=Instruction data=13085836
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000075c end_addr=0x8000075f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x16, x16, 0xc" at 0x80000760=>[0]0x80000760 (0xc81813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000760 mem-ID=0 size=4 element-size=4 type=Instruction data=1318c800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000760 end_addr=0x80000763
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x942 value 0x942
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x16, x16, -1726" at 0x80000764=>[0]0x80000764 (0x94280813) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000764 mem-ID=0 size=4 element-size=4 type=Instruction data=13082894
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000764 end_addr=0x80000767
[notice]retire dest stage: a, access: 0x2, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x16, access: Write, reserve type: User
[debug]register: x15 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x15, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x10de value 0x10de
[info] opname=rd
[notice]Committing instruction "LUI x15, 4318" at 0x80000768=>[0]0x80000768 (0x10de7b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000768 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e70d01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000768 end_addr=0x8000076b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcb5 value 0xcb5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x15, x15, -843" at 0x8000076c=>[0]0x8000076c (0xcb57879b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000076c mem-ID=0 size=4 element-size=4 type=Instruction data=9b8757cb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000076c end_addr=0x8000076f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xe" at 0x80000770=>[0]0x80000770 (0xe79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000770 mem-ID=0 size=4 element-size=4 type=Instruction data=9397e700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000770 end_addr=0x80000773
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x23f value 0x23f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 575" at 0x80000774=>[0]0x80000774 (0x23f78793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000774 mem-ID=0 size=4 element-size=4 type=Instruction data=9387f723
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000774 end_addr=0x80000777
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xd" at 0x80000778=>[0]0x80000778 (0xd79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000778 mem-ID=0 size=4 element-size=4 type=Instruction data=9397d700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000778 end_addr=0x8000077b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4e5 value 0x4e5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, 1253" at 0x8000077c=>[0]0x8000077c (0x4e578793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000077c mem-ID=0 size=4 element-size=4 type=Instruction data=9387574e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000077c end_addr=0x8000077f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x15, x15, 0xc" at 0x80000780=>[0]0x80000780 (0xc79793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000780 mem-ID=0 size=4 element-size=4 type=Instruction data=9397c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000780 end_addr=0x80000783
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe79 value 0xe79
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x15, x15, -391" at 0x80000784=>[0]0x80000784 (0xe7978793) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000784 mem-ID=0 size=4 element-size=4 type=Instruction data=938797e7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000784 end_addr=0x80000787
[notice]retire dest stage: 12, access: 0x13, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x15, access: Write, reserve type: User
[debug]register: x14 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x14, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80dd value 0x80dd
[info] opname=rd
[notice]Committing instruction "LUI x14, 32989" at 0x80000788=>[0]0x80000788 (0x80dd737) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000788 mem-ID=0 size=4 element-size=4 type=Instruction data=37d70d08
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000788 end_addr=0x8000078b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd3b value 0xd3b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x14, x14, -709" at 0x8000078c=>[0]0x8000078c (0xd3b7071b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000078c mem-ID=0 size=4 element-size=4 type=Instruction data=1b07b7d3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000078c end_addr=0x8000078f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x80000790=>[0]0x80000790 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000790 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000790 end_addr=0x80000793
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x801 value 0x801
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, -2047" at 0x80000794=>[0]0x80000794 (0x80170713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000794 mem-ID=0 size=4 element-size=4 type=Instruction data=13071780
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000794 end_addr=0x80000797
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x80000798=>[0]0x80000798 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000798 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000798 end_addr=0x8000079b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x195 value 0x195
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, 405" at 0x8000079c=>[0]0x8000079c (0x19570713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000079c mem-ID=0 size=4 element-size=4 type=Instruction data=13075719
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000079c end_addr=0x8000079f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x14, x14, 0xc" at 0x800007a0=>[0]0x800007a0 (0xc71713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a0 mem-ID=0 size=4 element-size=4 type=Instruction data=1317c700
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a0 end_addr=0x800007a3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5eb value 0x5eb
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x14, x14, 1515" at 0x800007a4=>[0]0x800007a4 (0x5eb70713) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a4 mem-ID=0 size=4 element-size=4 type=Instruction data=1307b75e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a4 end_addr=0x800007a7
[notice]retire dest stage: 1a, access: 0x12, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x14, access: Write, reserve type: User
[debug]register: x13 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x13, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0xfd3 value 0xfd3
[info] opname=rd
[notice]Committing instruction "LUI x13, 4051" at 0x800007a8=>[0]0x800007a8 (0xfd36b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007a8 mem-ID=0 size=4 element-size=4 type=Instruction data=b736fd00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007a8 end_addr=0x800007ab
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x86b value 0x86b
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x13, x13, -1941" at 0x800007ac=>[0]0x800007ac (0x86b6869b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007ac mem-ID=0 size=4 element-size=4 type=Instruction data=9b86b686
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007ac end_addr=0x800007af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800007b0=>[0]0x800007b0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b0 end_addr=0x800007b3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf9f value 0xf9f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -97" at 0x800007b4=>[0]0x800007b4 (0xf9f68693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b4 mem-ID=0 size=4 element-size=4 type=Instruction data=9386f6f9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b4 end_addr=0x800007b7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0x10" at 0x800007b8=>[0]0x800007b8 (0x1069693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007b8 mem-ID=0 size=4 element-size=4 type=Instruction data=93960601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007b8 end_addr=0x800007bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x6b5 value 0x6b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, 1717" at 0x800007bc=>[0]0x800007bc (0x6b568693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007bc mem-ID=0 size=4 element-size=4 type=Instruction data=9386566b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007bc end_addr=0x800007bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x13, x13, 0xc" at 0x800007c0=>[0]0x800007c0 (0xc69693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c0 mem-ID=0 size=4 element-size=4 type=Instruction data=9396c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c0 end_addr=0x800007c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc74 value 0xc74
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x13, x13, -908" at 0x800007c4=>[0]0x800007c4 (0xc7468693) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c4 mem-ID=0 size=4 element-size=4 type=Instruction data=938646c7
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c4 end_addr=0x800007c7
[notice]retire dest stage: 2, access: 0x11, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x13, access: Write, reserve type: User
[debug]register: x12 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x12, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1ca1 value 0x1ca1
[info] opname=rd
[notice]Committing instruction "LUI x12, 7329" at 0x800007c8=>[0]0x800007c8 (0x1ca1637) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007c8 mem-ID=0 size=4 element-size=4 type=Instruction data=3716ca01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007c8 end_addr=0x800007cb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xaa5 value 0xaa5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x12, x12, -1371" at 0x800007cc=>[0]0x800007cc (0xaa56061b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007cc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0656aa
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007cc end_addr=0x800007cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x800007d0=>[0]0x800007d0 (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d0 mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d0 end_addr=0x800007d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x59d value 0x59d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 1437" at 0x800007d4=>[0]0x800007d4 (0x59d60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d4 mem-ID=0 size=4 element-size=4 type=Instruction data=1306d659
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d4 end_addr=0x800007d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xf" at 0x800007d8=>[0]0x800007d8 (0xf61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007d8 mem-ID=0 size=4 element-size=4 type=Instruction data=1316f600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007d8 end_addr=0x800007db
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x83f value 0x83f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, -1985" at 0x800007dc=>[0]0x800007dc (0x83f60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007dc mem-ID=0 size=4 element-size=4 type=Instruction data=1306f683
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007dc end_addr=0x800007df
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x12, x12, 0xc" at 0x800007e0=>[0]0x800007e0 (0xc61613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e0 mem-ID=0 size=4 element-size=4 type=Instruction data=1316c600
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e0 end_addr=0x800007e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x1ed value 0x1ed
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x12, x12, 493" at 0x800007e4=>[0]0x800007e4 (0x1ed60613) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e4 mem-ID=0 size=4 element-size=4 type=Instruction data=1306d61e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e4 end_addr=0x800007e7
[notice]retire dest stage: a, access: 0x10, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x12, access: Write, reserve type: User
[debug]register: x10 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x10, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2e74 value 0x2e74
[info] opname=rd
[notice]Committing instruction "LUI x10, 11892" at 0x800007e8=>[0]0x800007e8 (0x2e74537) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007e8 mem-ID=0 size=4 element-size=4 type=Instruction data=3745e702
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007e8 end_addr=0x800007eb
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x23f value 0x23f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x10, x10, 575" at 0x800007ec=>[0]0x800007ec (0x23f5051b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007ec mem-ID=0 size=4 element-size=4 type=Instruction data=1b05f523
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007ec end_addr=0x800007ef
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x800007f0=>[0]0x800007f0 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f0 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f0 end_addr=0x800007f3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xea3 value 0xea3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, -349" at 0x800007f4=>[0]0x800007f4 (0xea350513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f4 mem-ID=0 size=4 element-size=4 type=Instruction data=130535ea
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f4 end_addr=0x800007f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xc" at 0x800007f8=>[0]0x800007f8 (0xc51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007f8 mem-ID=0 size=4 element-size=4 type=Instruction data=1315c500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007f8 end_addr=0x800007fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x5d3 value 0x5d3
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1491" at 0x800007fc=>[0]0x800007fc (0x5d350513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800007fc mem-ID=0 size=4 element-size=4 type=Instruction data=1305355d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800007fc end_addr=0x800007ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x10, x10, 0xd" at 0x80000800=>[0]0x80000800 (0xd51513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000800 mem-ID=0 size=4 element-size=4 type=Instruction data=1315d500
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000800 end_addr=0x80000803
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x453 value 0x453
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x10, x10, 1107" at 0x80000804=>[0]0x80000804 (0x45350513) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000804 mem-ID=0 size=4 element-size=4 type=Instruction data=13053545
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000804 end_addr=0x80000807
[notice]retire dest stage: 12, access: 0xf, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x10, access: Write, reserve type: User
[debug]register: x1 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x1, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x223e value 0x223e
[info] opname=rd
[notice]Committing instruction "LUI x1, 8766" at 0x80000808=>[0]0x80000808 (0x223e0b7) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000808 mem-ID=0 size=4 element-size=4 type=Instruction data=b7e02302
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000808 end_addr=0x8000080b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe6f value 0xe6f
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x1, x1, -401" at 0x8000080c=>[0]0x8000080c (0xe6f0809b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000080c mem-ID=0 size=4 element-size=4 type=Instruction data=9b80f0e6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000080c end_addr=0x8000080f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80000810=>[0]0x80000810 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000810 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000810 end_addr=0x80000813
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x77d value 0x77d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 1917" at 0x80000814=>[0]0x80000814 (0x77d08093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000814 mem-ID=0 size=4 element-size=4 type=Instruction data=9380d077
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000814 end_addr=0x80000817
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xc" at 0x80000818=>[0]0x80000818 (0xc09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000818 mem-ID=0 size=4 element-size=4 type=Instruction data=9390c000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000818 end_addr=0x8000081b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xdb1 value 0xdb1
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, -591" at 0x8000081c=>[0]0x8000081c (0xdb108093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000081c mem-ID=0 size=4 element-size=4 type=Instruction data=938010db
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000081c end_addr=0x8000081f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x1, x1, 0xe" at 0x80000820=>[0]0x80000820 (0xe09093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000820 mem-ID=0 size=4 element-size=4 type=Instruction data=9390e000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000820 end_addr=0x80000823
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x44 value 0x44
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x1, x1, 68" at 0x80000824=>[0]0x80000824 (0x4408093) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000824 mem-ID=0 size=4 element-size=4 type=Instruction data=93804004
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000824 end_addr=0x80000827
[notice]retire dest stage: 1a, access: 0xe, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x1, access: Write, reserve type: User
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b22010180 mem-ID=0 size=8 element-size=8 type=Data data=54bcfbebd6f13a21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b22010180 end_addr=0x2b22010187
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b22010188 mem-ID=0 size=8 element-size=8 type=Data data=c34044a21680805f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b22010188 end_addr=0x2b2201018f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b22010190 mem-ID=0 size=8 element-size=8 type=Data data=67167b37c4975c3b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b22010190 end_addr=0x2b22010197
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b22010198 mem-ID=0 size=8 element-size=8 type=Data data=67ae09174f3d2a14
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b22010198 end_addr=0x2b2201019f
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b220101a0 mem-ID=0 size=8 element-size=8 type=Data data=2f86c9409f1b7eb5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b220101a0 end_addr=0x2b220101a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b220101a8 mem-ID=0 size=8 element-size=8 type=Data data=8f97522bb52fdae4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b220101a8 end_addr=0x2b220101af
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b220101b0 mem-ID=0 size=8 element-size=8 type=Data data=052da02df2addd16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b220101b0 end_addr=0x2b220101b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002b220101b8 mem-ID=0 size=8 element-size=8 type=Data data=7ca0b63529bb7222
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2b220101b8 end_addr=0x2b220101bf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2b2 value 0x2b2
[info] opname=rd
[notice]Committing instruction "LUI x20, 690" at 0x80000828=>[0]0x80000828 (0x2b2a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000828 mem-ID=0 size=4 element-size=4 type=Instruction data=372a2b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000828 end_addr=0x8000082b
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x201 value 0x201
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 513" at 0x8000082c=>[0]0x8000082c (0x201a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000082c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a20
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000082c end_addr=0x8000082f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x10" at 0x80000830=>[0]0x80000830 (0x10a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000830 mem-ID=0 size=4 element-size=4 type=Instruction data=131a0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000830 end_addr=0x80000833
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 384" at 0x80000834=>[0]0x80000834 (0x180a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000834 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000834 end_addr=0x80000837
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v9, x20" at 0x80000838=>[0]0x80000838 (0x28a0487) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000838 mem-ID=0 size=4 element-size=4 type=Instruction data=87048a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000838 end_addr=0x8000083b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc40 mem-ID=0 size=8 element-size=8 type=Data data=26c00e38465de433
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc40 end_addr=0x65a919bc47
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc48 mem-ID=0 size=8 element-size=8 type=Data data=d4133a4ba5974a40
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc48 end_addr=0x65a919bc4f
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc50 mem-ID=0 size=8 element-size=8 type=Data data=eb58e5d85d348179
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc50 end_addr=0x65a919bc57
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc58 mem-ID=0 size=8 element-size=8 type=Data data=f95ba9d6b2e5db89
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc58 end_addr=0x65a919bc5f
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc60 mem-ID=0 size=8 element-size=8 type=Data data=03e208b10efd7c8e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc60 end_addr=0x65a919bc67
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc68 mem-ID=0 size=8 element-size=8 type=Data data=fb4cdd37be26faac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc68 end_addr=0x65a919bc6f
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc70 mem-ID=0 size=8 element-size=8 type=Data data=7b2866d37c60f9fc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc70 end_addr=0x65a919bc77
[info]InitializeMemory: MemoryInitRecord: address=0x00000065a919bc78 mem-ID=0 size=8 element-size=8 type=Data data=f12a523843b85a5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x65a919bc78 end_addr=0x65a919bc7f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x196a value 0x196a
[info] opname=rd
[notice]Committing instruction "LUI x20, 6506" at 0x8000083c=>[0]0x8000083c (0x196aa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000083c mem-ID=0 size=4 element-size=4 type=Instruction data=37aa9601
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000083c end_addr=0x8000083f
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x467 value 0x467
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1127" at 0x80000840=>[0]0x80000840 (0x467a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000840 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a46
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000840 end_addr=0x80000843
[info]current source entropy:1, resource type: 0
[info]current dest entropy:6, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xe value 0xe
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xe" at 0x80000844=>[0]0x80000844 (0xea1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000844 mem-ID=0 size=4 element-size=4 type=Instruction data=131aea00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000844 end_addr=0x80000847
[notice]retire dest stage: 2, access: 0xd, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc40 value 0xc40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -960" at 0x80000848=>[0]0x80000848 (0xc40a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000848 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ac4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000848 end_addr=0x8000084b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v8, x20" at 0x8000084c=>[0]0x8000084c (0x28a0407) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000084c mem-ID=0 size=4 element-size=4 type=Instruction data=07048a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000084c end_addr=0x8000084f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da86180 mem-ID=0 size=8 element-size=8 type=Data data=e52d5eb83f5ad108
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da86180 end_addr=0x7a9da86187
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da86188 mem-ID=0 size=8 element-size=8 type=Data data=d20da11b177ea216
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da86188 end_addr=0x7a9da8618f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da86190 mem-ID=0 size=8 element-size=8 type=Data data=d889521085a0bf32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da86190 end_addr=0x7a9da86197
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da86198 mem-ID=0 size=8 element-size=8 type=Data data=c15ce0865db2315b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da86198 end_addr=0x7a9da8619f
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da861a0 mem-ID=0 size=8 element-size=8 type=Data data=f37293985b022974
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da861a0 end_addr=0x7a9da861a7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da861a8 mem-ID=0 size=8 element-size=8 type=Data data=a5766bf92d992900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da861a8 end_addr=0x7a9da861af
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da861b0 mem-ID=0 size=8 element-size=8 type=Data data=0e0f807ed5c4acac
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da861b0 end_addr=0x7a9da861b7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007a9da861b8 mem-ID=0 size=8 element-size=8 type=Data data=05d0fc41b13f4593
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7a9da861b8 end_addr=0x7a9da861bf
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3d4f value 0x3d4f
[info] opname=rd
[notice]Committing instruction "LUI x20, 15695" at 0x80000850=>[0]0x80000850 (0x3d4fa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000850 mem-ID=0 size=4 element-size=4 type=Instruction data=37fad403
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000850 end_addr=0x80000853
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xd43 value 0xd43
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -701" at 0x80000854=>[0]0x80000854 (0xd43a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000854 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a3ad4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000854 end_addr=0x80000857
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000858=>[0]0x80000858 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000858 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000858 end_addr=0x8000085b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x180 value 0x180
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 384" at 0x8000085c=>[0]0x8000085c (0x180a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000085c mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000085c end_addr=0x8000085f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:5, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v7, x20" at 0x80000860=>[0]0x80000860 (0x28a0387) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000860 mem-ID=0 size=4 element-size=4 type=Instruction data=87038a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000860 end_addr=0x80000863
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f40 mem-ID=0 size=8 element-size=8 type=Data data=5a7716f08d4acc37
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f40 end_addr=0x615d7b4f47
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f48 mem-ID=0 size=8 element-size=8 type=Data data=aec5693ddaf38836
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f48 end_addr=0x615d7b4f4f
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f50 mem-ID=0 size=8 element-size=8 type=Data data=f2882c483faad338
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f50 end_addr=0x615d7b4f57
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f58 mem-ID=0 size=8 element-size=8 type=Data data=059db7d594338e31
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f58 end_addr=0x615d7b4f5f
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f60 mem-ID=0 size=8 element-size=8 type=Data data=e9a0d8d9afaf4df9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f60 end_addr=0x615d7b4f67
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f68 mem-ID=0 size=8 element-size=8 type=Data data=12ab88944e4cde63
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f68 end_addr=0x615d7b4f6f
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f70 mem-ID=0 size=8 element-size=8 type=Data data=4dcf9edd4ce765a0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f70 end_addr=0x615d7b4f77
[info]InitializeMemory: MemoryInitRecord: address=0x000000615d7b4f78 mem-ID=0 size=8 element-size=8 type=Data data=5aa4c4d4423352cc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x615d7b4f78 end_addr=0x615d7b4f7f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x615d value 0x615d
[info] opname=rd
[notice]Committing instruction "LUI x20, 24925" at 0x80000864=>[0]0x80000864 (0x615da37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000864 mem-ID=0 size=4 element-size=4 type=Instruction data=37da1506
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000864 end_addr=0x80000867
[notice]retire dest stage: a, access: 0xc, size: 1, type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x7b5 value 0x7b5
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1973" at 0x80000868=>[0]0x80000868 (0x7b5a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000868 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a7b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000868 end_addr=0x8000086b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x8000086c=>[0]0x8000086c (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000086c mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000086c end_addr=0x8000086f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf40 value 0xf40
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -192" at 0x80000870=>[0]0x80000870 (0xf40a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000870 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0af4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000870 end_addr=0x80000873
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v6, x20" at 0x80000874=>[0]0x80000874 (0x28a0307) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000874 mem-ID=0 size=4 element-size=4 type=Instruction data=07038a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000874 end_addr=0x80000877
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd240 mem-ID=0 size=8 element-size=8 type=Data data=161dc6d0b80bf549
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd240 end_addr=0x6a7c3cd247
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd248 mem-ID=0 size=8 element-size=8 type=Data data=e122b71aa4a52919
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd248 end_addr=0x6a7c3cd24f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd250 mem-ID=0 size=8 element-size=8 type=Data data=0000000000000000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd250 end_addr=0x6a7c3cd257
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd258 mem-ID=0 size=8 element-size=8 type=Data data=41767fb398a0d68c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd258 end_addr=0x6a7c3cd25f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd260 mem-ID=0 size=8 element-size=8 type=Data data=3074d3c1e1250d32
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd260 end_addr=0x6a7c3cd267
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd268 mem-ID=0 size=8 element-size=8 type=Data data=a1e9c874a82e35a3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd268 end_addr=0x6a7c3cd26f
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd270 mem-ID=0 size=8 element-size=8 type=Data data=a4e8b59f1286b637
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd270 end_addr=0x6a7c3cd277
[info]InitializeMemory: MemoryInitRecord: address=0x0000006a7c3cd278 mem-ID=0 size=8 element-size=8 type=Data data=d0a6498e5acb14f6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x6a7c3cd278 end_addr=0x6a7c3cd27f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x6a7c value 0x6a7c
[info] opname=rd
[notice]Committing instruction "LUI x20, 27260" at 0x80000878=>[0]0x80000878 (0x6a7ca37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000878 mem-ID=0 size=4 element-size=4 type=Instruction data=37caa706
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000878 end_addr=0x8000087b
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x3cd value 0x3cd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 973" at 0x8000087c=>[0]0x8000087c (0x3cda0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000087c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada3c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000087c end_addr=0x8000087f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000880=>[0]0x80000880 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000880 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000880 end_addr=0x80000883
[info]current source entropy:1, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x240 value 0x240
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 576" at 0x80000884=>[0]0x80000884 (0x240a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000884 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a24
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000884 end_addr=0x80000887
[notice]retire dest stage: 12, access: 0xa, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v5, x20" at 0x80000888=>[0]0x80000888 (0x28a0287) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000888 mem-ID=0 size=4 element-size=4 type=Instruction data=87028a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000888 end_addr=0x8000088b
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e00 mem-ID=0 size=8 element-size=8 type=Data data=966ce6f304dafe13
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e00 end_addr=0x54ae439e07
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e08 mem-ID=0 size=8 element-size=8 type=Data data=3e50de64468b2c0c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e08 end_addr=0x54ae439e0f
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e10 mem-ID=0 size=8 element-size=8 type=Data data=92112887ba131ab2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e10 end_addr=0x54ae439e17
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e18 mem-ID=0 size=8 element-size=8 type=Data data=315d34943d65cbbe
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e18 end_addr=0x54ae439e1f
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e20 mem-ID=0 size=8 element-size=8 type=Data data=9641aa241c29a334
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e20 end_addr=0x54ae439e27
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e28 mem-ID=0 size=8 element-size=8 type=Data data=d4b163e79683d470
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e28 end_addr=0x54ae439e2f
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e30 mem-ID=0 size=8 element-size=8 type=Data data=baa82c63cb440fb3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e30 end_addr=0x54ae439e37
[info]InitializeMemory: MemoryInitRecord: address=0x00000054ae439e38 mem-ID=0 size=8 element-size=8 type=Data data=bdbd6a5774de3106
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x54ae439e38 end_addr=0x54ae439e3f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x2a57 value 0x2a57
[info] opname=rd
[notice]Committing instruction "LUI x20, 10839" at 0x8000088c=>[0]0x8000088c (0x2a57a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000088c mem-ID=0 size=4 element-size=4 type=Instruction data=377aa502
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000088c end_addr=0x8000088f
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x21d value 0x21d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 541" at 0x80000890=>[0]0x80000890 (0x21da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000890 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0ada21
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000890 end_addr=0x80000893
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x80000894=>[0]0x80000894 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000894 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000894 end_addr=0x80000897
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xe00 value 0xe00
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -512" at 0x80000898=>[0]0x80000898 (0xe00a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000898 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0ae0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000898 end_addr=0x8000089b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v4, x20" at 0x8000089c=>[0]0x8000089c (0x28a0207) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000089c mem-ID=0 size=4 element-size=4 type=Instruction data=07028a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000089c end_addr=0x8000089f
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cc0 mem-ID=0 size=8 element-size=8 type=Data data=addea22b5d5eff92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cc0 end_addr=0x4e60a7cc7
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cc8 mem-ID=0 size=8 element-size=8 type=Data data=b96a15d6f46a3131
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cc8 end_addr=0x4e60a7ccf
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cd0 mem-ID=0 size=8 element-size=8 type=Data data=10866b188828e7af
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cd0 end_addr=0x4e60a7cd7
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cd8 mem-ID=0 size=8 element-size=8 type=Data data=b45b3a88084dbb71
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cd8 end_addr=0x4e60a7cdf
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7ce0 mem-ID=0 size=8 element-size=8 type=Data data=4e64a944f778db1b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7ce0 end_addr=0x4e60a7ce7
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7ce8 mem-ID=0 size=8 element-size=8 type=Data data=31d7f49a85581590
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7ce8 end_addr=0x4e60a7cef
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cf0 mem-ID=0 size=8 element-size=8 type=Data data=d91efbdce5807ea5
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cf0 end_addr=0x4e60a7cf7
[info]InitializeMemory: MemoryInitRecord: address=0x00000004e60a7cf8 mem-ID=0 size=8 element-size=8 type=Data data=b4270f3ce47fd70a
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x4e60a7cf8 end_addr=0x4e60a7cff
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x9d value 0x9d
[info] opname=rd
[notice]Committing instruction "LUI x20, 157" at 0x800008a0=>[0]0x800008a0 (0x9da37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a0 mem-ID=0 size=4 element-size=4 type=Instruction data=37da0900
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a0 end_addr=0x800008a3
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xc15 value 0xc15
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -1003" at 0x800008a4=>[0]0x800008a4 (0xc15a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5ac1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a4 end_addr=0x800008a7
[notice]retire dest stage: 1a, access: 0x1, size: 1, type: 0
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x800008a8=>[0]0x800008a8 (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008a8 mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008a8 end_addr=0x800008ab
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xcc0 value 0xcc0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -832" at 0x800008ac=>[0]0x800008ac (0xcc0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008ac mem-ID=0 size=4 element-size=4 type=Instruction data=130a0acc
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008ac end_addr=0x800008af
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v31, x20" at 0x800008b0=>[0]0x800008b0 (0x28a0f87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b0 mem-ID=0 size=4 element-size=4 type=Instruction data=870f8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b0 end_addr=0x800008b3
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8440 mem-ID=0 size=8 element-size=8 type=Data data=4771468ee2264242
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8440 end_addr=0x1ca8b8447
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8448 mem-ID=0 size=8 element-size=8 type=Data data=e94c6d075e68476d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8448 end_addr=0x1ca8b844f
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8450 mem-ID=0 size=8 element-size=8 type=Data data=82c3fc9522195a92
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8450 end_addr=0x1ca8b8457
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8458 mem-ID=0 size=8 element-size=8 type=Data data=2eb1dfc4bc81e9df
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8458 end_addr=0x1ca8b845f
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8460 mem-ID=0 size=8 element-size=8 type=Data data=a355112cd4e8763d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8460 end_addr=0x1ca8b8467
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8468 mem-ID=0 size=8 element-size=8 type=Data data=4ebdd29b5245af1d
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8468 end_addr=0x1ca8b846f
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8470 mem-ID=0 size=8 element-size=8 type=Data data=677ff528fffdc898
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8470 end_addr=0x1ca8b8477
[info]InitializeMemory: MemoryInitRecord: address=0x00000001ca8b8478 mem-ID=0 size=8 element-size=8 type=Data data=afd84004c1a5223f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x1ca8b8478 end_addr=0x1ca8b847f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x39 value 0x39
[info] opname=rd
[notice]Committing instruction "LUI x20, 57" at 0x800008b4=>[0]0x800008b4 (0x39a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b4 mem-ID=0 size=4 element-size=4 type=Instruction data=379a0300
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b4 end_addr=0x800008b7
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x517 value 0x517
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 1303" at 0x800008b8=>[0]0x800008b8 (0x517a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008b8 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a7a51
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008b8 end_addr=0x800008bb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x800008bc=>[0]0x800008bc (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008bc mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008bc end_addr=0x800008bf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x440 value 0x440
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1088" at 0x800008c0=>[0]0x800008c0 (0x440a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c0 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a44
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c0 end_addr=0x800008c3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v30, x20" at 0x800008c4=>[0]0x800008c4 (0x28a0f07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c4 mem-ID=0 size=4 element-size=4 type=Instruction data=070f8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c4 end_addr=0x800008c7
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4c0 mem-ID=0 size=8 element-size=8 type=Data data=23d2f76e9baf7760
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4c0 end_addr=0x2241e2a4c7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4c8 mem-ID=0 size=8 element-size=8 type=Data data=f47ff81248a36e5b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4c8 end_addr=0x2241e2a4cf
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4d0 mem-ID=0 size=8 element-size=8 type=Data data=4b5c79cd8de535a6
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4d0 end_addr=0x2241e2a4d7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4d8 mem-ID=0 size=8 element-size=8 type=Data data=7aa49b7ad374ef86
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4d8 end_addr=0x2241e2a4df
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4e0 mem-ID=0 size=8 element-size=8 type=Data data=4ad256cec659364b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4e0 end_addr=0x2241e2a4e7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4e8 mem-ID=0 size=8 element-size=8 type=Data data=a4646b9a72ea3781
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4e8 end_addr=0x2241e2a4ef
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4f0 mem-ID=0 size=8 element-size=8 type=Data data=d79815f999b2f47e
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4f0 end_addr=0x2241e2a4f7
[info]InitializeMemory: MemoryInitRecord: address=0x0000002241e2a4f8 mem-ID=0 size=8 element-size=8 type=Data data=d3df142bb9533aed
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x2241e2a4f8 end_addr=0x2241e2a4ff
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x1121 value 0x1121
[info] opname=rd
[notice]Committing instruction "LUI x20, 4385" at 0x800008c8=>[0]0x800008c8 (0x1121a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008c8 mem-ID=0 size=4 element-size=4 type=Instruction data=371a1201
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008c8 end_addr=0x800008cb
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf15 value 0xf15
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -235" at 0x800008cc=>[0]0x800008cc (0xf15a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008cc mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5af1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008cc end_addr=0x800008cf
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800008d0=>[0]0x800008d0 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d0 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d0 end_addr=0x800008d3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x4c0 value 0x4c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1216" at 0x800008d4=>[0]0x800008d4 (0x4c0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d4 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a4c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d4 end_addr=0x800008d7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v3, x20" at 0x800008d8=>[0]0x800008d8 (0x28a0187) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008d8 mem-ID=0 size=4 element-size=4 type=Instruction data=87018a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008d8 end_addr=0x800008db
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199c0 mem-ID=0 size=8 element-size=8 type=Data data=5870a42f163630b2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199c0 end_addr=0x7713e199c7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199c8 mem-ID=0 size=8 element-size=8 type=Data data=6c683f8897792edf
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199c8 end_addr=0x7713e199cf
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199d0 mem-ID=0 size=8 element-size=8 type=Data data=b448053dd4cef2a1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199d0 end_addr=0x7713e199d7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199d8 mem-ID=0 size=8 element-size=8 type=Data data=0a4a696b76f42976
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199d8 end_addr=0x7713e199df
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199e0 mem-ID=0 size=8 element-size=8 type=Data data=3470633bcd4e224c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199e0 end_addr=0x7713e199e7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199e8 mem-ID=0 size=8 element-size=8 type=Data data=8ff270a692c87854
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199e8 end_addr=0x7713e199ef
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199f0 mem-ID=0 size=8 element-size=8 type=Data data=5886af6480af9f10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199f0 end_addr=0x7713e199f7
[info]InitializeMemory: MemoryInitRecord: address=0x0000007713e199f8 mem-ID=0 size=8 element-size=8 type=Data data=748b5447875ac6eb
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x7713e199f8 end_addr=0x7713e199ff
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3b8a value 0x3b8a
[info] opname=rd
[notice]Committing instruction "LUI x20, 15242" at 0x800008dc=>[0]0x800008dc (0x3b8aa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008dc mem-ID=0 size=4 element-size=4 type=Instruction data=37aab803
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008dc end_addr=0x800008df
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf0d value 0xf0d
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, -243" at 0x800008e0=>[0]0x800008e0 (0xf0da0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e0 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0adaf0
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e0 end_addr=0x800008e3
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xd value 0xd
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xd" at 0x800008e4=>[0]0x800008e4 (0xda1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e4 mem-ID=0 size=4 element-size=4 type=Instruction data=131ada00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e4 end_addr=0x800008e7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x9c0 value 0x9c0
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1600" at 0x800008e8=>[0]0x800008e8 (0x9c0a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008e8 mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a9c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008e8 end_addr=0x800008eb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v29, x20" at 0x800008ec=>[0]0x800008ec (0x28a0e87) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008ec mem-ID=0 size=4 element-size=4 type=Instruction data=870e8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008ec end_addr=0x800008ef
[info]current source entropy:1, resource type: 0
[info]{GenVirtualMemoryRequest::AddDetail} Size : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Align : 0x40 : GenVaRequest
[info]{GenVirtualMemoryRequest::AddDetail} Type : D : GenVaRequest
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: Endianness=0x0
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181740 mem-ID=0 size=8 element-size=8 type=Data data=98ef97dd65c7c77b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181740 end_addr=0x3de9181747
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181748 mem-ID=0 size=8 element-size=8 type=Data data=e1089a5b5c5c3d6f
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181748 end_addr=0x3de918174f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181750 mem-ID=0 size=8 element-size=8 type=Data data=0c1201e7c7eb009b
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181750 end_addr=0x3de9181757
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181758 mem-ID=0 size=8 element-size=8 type=Data data=c48c58d97a03c8e2
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181758 end_addr=0x3de918175f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181760 mem-ID=0 size=8 element-size=8 type=Data data=248144f37749ed8c
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181760 end_addr=0x3de9181767
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181768 mem-ID=0 size=8 element-size=8 type=Data data=605048bf5c036cd9
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181768 end_addr=0x3de918176f
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181770 mem-ID=0 size=8 element-size=8 type=Data data=18b55aeddaea0172
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181770 end_addr=0x3de9181777
[info]InitializeMemory: MemoryInitRecord: address=0x0000003de9181778 mem-ID=0 size=8 element-size=8 type=Data data=609d532cfa88f3b3
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x3de9181778 end_addr=0x3de918177f
[debug]register: x20 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x20, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x3de9 value 0x3de9
[info] opname=rd
[notice]Committing instruction "LUI x20, 15849" at 0x800008f0=>[0]0x800008f0 (0x3de9a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f0 mem-ID=0 size=4 element-size=4 type=Instruction data=379ade03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f0 end_addr=0x800008f3
[info]current dest entropy:1, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x181 value 0x181
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 385" at 0x800008f4=>[0]0x800008f4 (0x181a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f4 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a1a18
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f4 end_addr=0x800008f7
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x800008f8=>[0]0x800008f8 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008f8 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008f8 end_addr=0x800008fb
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x740 value 0x740
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, 1856" at 0x800008fc=>[0]0x800008fc (0x740a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x00000000800008fc mem-ID=0 size=4 element-size=4 type=Instruction data=130a0a74
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x800008fc end_addr=0x800008ff
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x20, access: Write, reserve type: User
[notice]Generating: VL1RE8.V##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: LoadPageFault exception name: LoadPageFault exception constraint type: Invalid
[info]{PageRequestRegulator::RegulateLoadStorePageRequest} exception type: StoreAmoPageFault exception name: StoreAmoPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=vd
[info] opname=LoadStore-rs1
[notice]Operand : LoadStore-rs1 mask 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=1, part 2 PA [0]0x0 size=0
[notice]Committing instruction "VL1RE8.V v28, x20" at 0x80000900=>[0]0x80000900 (0x28a0e07) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000900 mem-ID=0 size=4 element-size=4 type=Instruction data=070e8a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000900 end_addr=0x80000903
[info]current source entropy:1, resource type: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : JumpToStart
[info]{Generator::GetStateValue} state: 'InitialPC=0x80011000
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80011 value 0x80011
[info] opname=rd
[notice]Committing instruction "LUI x20, -524271" at 0x80000904=>[0]0x80000904 (0x80011a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000904 mem-ID=0 size=4 element-size=4 type=Instruction data=371a0180
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000904 end_addr=0x80000907
[info]current dest entropy:1, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x20" at 0x80000908=>[0]0x80000908 (0x20a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000908 mem-ID=0 size=4 element-size=4 type=Instruction data=131a0a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000908 end_addr=0x8000090b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x20, x20, 0x20" at 0x8000090c=>[0]0x8000090c (0x20a5a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000090c mem-ID=0 size=4 element-size=4 type=Instruction data=135a0a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000090c end_addr=0x8000090f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[info]{GenInstructionAgent::HandleNotification} new register initialization: mepc
[notice]Committing instruction "CSRRW mepc, x20, x0" at 0x80000910=>[0]0x80000910 (0x341a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000910 mem-ID=0 size=4 element-size=4 type=Instruction data=73101a34
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000910 end_addr=0x80000913
[info]current source entropy:1, resource type: 0
[info]current dest entropy:2, resource type: 0
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x89 value 0x89
[info] opname=rd
[notice]Committing instruction "LUI x20, 137" at 0x80000914=>[0]0x80000914 (0x89a37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000914 mem-ID=0 size=4 element-size=4 type=Instruction data=379a0800
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000914 end_addr=0x80000917
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x165 value 0x165
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 357" at 0x80000918=>[0]0x80000918 (0x165a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000918 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a5a16
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000918 end_addr=0x8000091b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x10 value 0x10
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0x10" at 0x8000091c=>[0]0x8000091c (0x10a1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000091c mem-ID=0 size=4 element-size=4 type=Instruction data=131a0a01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000091c end_addr=0x8000091f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xf49 value 0xf49
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -183" at 0x80000920=>[0]0x80000920 (0xf49a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000920 mem-ID=0 size=4 element-size=4 type=Instruction data=130a9af4
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000920 end_addr=0x80000923
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xc value 0xc
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xc" at 0x80000924=>[0]0x80000924 (0xca1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000924 mem-ID=0 size=4 element-size=4 type=Instruction data=131aca00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000924 end_addr=0x80000927
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x803 value 0x803
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -2045" at 0x80000928=>[0]0x80000928 (0x803a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000928 mem-ID=0 size=4 element-size=4 type=Instruction data=130a3a80
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000928 end_addr=0x8000092b
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0xf value 0xf
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x20, x20, 0xf" at 0x8000092c=>[0]0x8000092c (0xfa1a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000092c mem-ID=0 size=4 element-size=4 type=Instruction data=131afa00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000092c end_addr=0x8000092f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDI##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0xb88 value 0xb88
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDI x20, x20, -1144" at 0x80000930=>[0]0x80000930 (0xb88a0a13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000930 mem-ID=0 size=4 element-size=4 type=Instruction data=130a8ab8
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000930 end_addr=0x80000933
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: CSRRW#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRW mstatus, x20, x0" at 0x80000934=>[0]0x80000934 (0x300a1073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000934 mem-ID=0 size=4 element-size=4 type=Instruction data=73100a30
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000934 end_addr=0x80000937
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : LoadRegister
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x0 value 0x0
[info] opname=rd
[notice]Committing instruction "LUI x20, 0" at 0x80000938=>[0]0x80000938 (0xa37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000938 mem-ID=0 size=4 element-size=4 type=Instruction data=370a0000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000938 end_addr=0x8000093b
[info]current dest entropy:2, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x24 value 0x24
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x20, x20, 36" at 0x8000093c=>[0]0x8000093c (0x24a0a1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000093c mem-ID=0 size=4 element-size=4 type=Instruction data=1b0a4a02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000093c end_addr=0x8000093f
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[notice]Generating: MRET##RISCV
[info] opname=retoperand
[notice]{RetInstruction::GetPrePostAmbleRequests} No restriction, bypassing...
[notice]{RetOperandRISCV::Committing...}
[notice]Committing instruction "MRET" at 0x80000940=>[0]0x80000940 (0x30200073) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000940 mem-ID=0 size=4 element-size=4 type=Instruction data=73002030
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000940 end_addr=0x80000943
[notice]Generator mode changed to: IssSim from: SimOffNoEscape
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : ThreadSummary
[notice]Thread Instruction Summary
[notice]Thread Default Instructions Generated: 1666
[notice]Thread Instructions Generated: 1666
[notice]Generator mode changed to: SimOffNoEscape from: IssSim
[notice]GenQueryAgent::HandleQuery : GenState
[info]{GenQueryAgent::GenState} state: PC=0x80000944
[SimApiHANDCAR::WriteRegister] PC 0x80000000/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x80000000
[notice]GenQueryAgent::HandleQuery : RegisterIndex
[notice]Generating: CSRRS#register#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=csr
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "CSRRS mhartid, x0, x21" at 0x80000000=>[0]0x80000000 (0xf1402af3) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000000 mem-ID=0 size=4 element-size=4 type=Instruction data=f32a40f1
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000000 end_addr=0x80000003
[info]current source entropy:1, resource type: 0
[info]current dest entropy:3, resource type: 0
[debug]register: x30 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x30, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x100 value 0x100
[info] opname=rd
[notice]Committing instruction "LUI x30, 256" at 0x80000004=>[0]0x80000004 (0x100f37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000004 mem-ID=0 size=4 element-size=4 type=Instruction data=370f1000
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000004 end_addr=0x80000007
[info]current dest entropy:3, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x30, access: Write, reserve type: User
[notice]Generating: MUL##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "MUL x30, x21, x30" at 0x80000008=>[0]0x80000008 (0x3ea8f33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000008 mem-ID=0 size=4 element-size=4 type=Instruction data=338fea03
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000008 end_addr=0x8000000b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[debug]register: x22 access: Write type: User isres: 0
[info]{RegisterReserver::ReserveRegister} Reserving register: x22, access: Write, reserve type: User
[notice]Generating: LUI##RISCV
[info]constraint already forced, ignore reservation check
[info] opname=simm20
[notice]{OperandGenerate} Operand : simm20 Constraint: 0x80000 value 0x80000
[info] opname=rd
[notice]Committing instruction "LUI x22, -524288" at 0x8000000c=>[0]0x8000000c (0x80000b37) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000000c mem-ID=0 size=4 element-size=4 type=Instruction data=370b0080
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000000c end_addr=0x8000000f
[info]current dest entropy:3, resource type: 0
[notice]Generating: ADDIW##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=simm12
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x100 value 0x100
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADDIW x22, x22, 256" at 0x80000010=>[0]0x80000010 (0x100b0b1b) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000010 mem-ID=0 size=4 element-size=4 type=Instruction data=1b0b0b10
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000010 end_addr=0x80000013
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SLLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SLLI x22, x22, 0x20" at 0x80000014=>[0]0x80000014 (0x20b1b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000014 mem-ID=0 size=4 element-size=4 type=Instruction data=131b0b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000014 end_addr=0x80000017
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: SRLI#RV64I#RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=shamt
[notice]{OperandGenerate} Operand : shamt Constraint: 0x20 value 0x20
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "SRLI x22, x22, 0x20" at 0x80000018=>[0]0x80000018 (0x20b5b13) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000018 mem-ID=0 size=4 element-size=4 type=Instruction data=135b0b02
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000018 end_addr=0x8000001b
[info]current source entropy:3, resource type: 0
[info]current dest entropy:4, resource type: 0
[info]{RegisterReserver::UnreserveRegister} Unreserve register: x22, access: Write, reserve type: User
[notice]Generating: ADD##RISCV
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info]constraint already forced, ignore reservation check
[info] opname=rs2
[info] opname=rs1
[info] opname=rd
[notice]Committing instruction "ADD x22, x30, x22" at 0x8000001c=>[0]0x8000001c (0x16f0b33) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x000000008000001c mem-ID=0 size=4 element-size=4 type=Instruction data=330b6f01
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x8000001c end_addr=0x8000001f
[info]current source entropy:4, resource type: 0
[info]current dest entropy:4, resource type: 0
[notice]Generating: JALR##RISCV
[info]constraint already forced, ignore reservation check
[info]{PageRequestRegulator::RegulateBranchPageRequest} exception type: InstructionPageFault exception name: InstructionPageFault exception constraint type: Invalid
[info]constraint already forced, ignore reservation check
[info] opname=rd
[info] opname=Branch-rs1-simm12
[notice]Operand : Branch-rs1-simm12 mask 0x0 value 0x0
[notice]{OperandGenerate} Operand : simm12 Constraint: 0x0 value 0x0
[info]{PhysicalPageSplitter::GetPhysicalPageSplit} page crossing, VA=0x0=>part 1 PA [0]0x0 size=4, part 2 PA [0]0x0 size=0
[notice]Committing instruction "JALR x0, x22, 0" at 0x80000020=>[0]0x80000020 (0xb0067) gen(0)
[info]InitializeMemory: MemoryInitRecord: address=0x0000000080000020 mem-ID=0 size=4 element-size=4 type=Instruction data=67000b00
[trace]{MemoryBank::InitializeMemory} bank=Default start_addr=0x80000020 end_addr=0x80000023
[info]current source entropy:4, resource type: 0
[info]current dest entropy:3, resource type: 0
[SimApiHANDCAR::WriteRegister] PC 0x80000944/0xffffffffffffffff
[notice]{GenStateAgent::SetState} setting PC to 0x80000944
[notice]Generator mode changed to: IssSim from: SimOffNoEscape
[notice]{GenSequenceAgent::HandleRequest} HandleRequest is called with : Summary
[notice]Instruction Summary
[notice]Default Instructions Generated: 1675
[notice]Total Instructions Generated: 1675
[warn]{GenInstructionAgent::~GenInstructionAgent} register initialization vector not empty.
In processDispatch
In processDispatch
[FastExceptionHandlersBaseRISCV] genHandler
[FastExceptionHandlersBaseRISCV] genHandler
[FastSkipInstructionHandlerRISCV] process exception 2, privilege level: M
In processDispatch
In processDispatch
[FastExceptionHandlersBaseRISCV] genHandler
[FastExceptionHandlersBaseRISCV] genHandler
[FastSkipInstructionHandlerRISCV] process exception 2, privilege level: S
/nfs/home/konglinghui/force-riscv/bin/friscv -t /nfs/home/konglinghui/force-riscv/examples/tutorial/vector_indexed_load_store_force.py -c /nfs/home/konglinghui/force-riscv/config/riscv_rv64_sv39.config -s 0x68316893 -w -l trace -o handlers_set=Fast > vector_indexed_load_store_force_0x68316893.log 2>&1 