

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER'
================================================================
* Date:           Mon Dec  8 20:06:19 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1027|     1027|  10.270 us|  10.270 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESET_TRACE_OUTER_RESET_TRACE_INNER  |     1025|     1025|         3|          2|          1|   512|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:371]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:370]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln370 = store i7 0, i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 14 'store' 'store_ln370' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln371 = store i7 0, i7 %j" [src/snn_top_hls.cpp:371]   --->   Operation 15 'store' 'store_ln371' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body47"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/snn_top_hls.cpp:370]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%icmp_ln370 = icmp_eq  i10 %indvar_flatten_load, i10 512" [src/snn_top_hls.cpp:370]   --->   Operation 18 'icmp' 'icmp_ln370' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln370_1 = add i10 %indvar_flatten_load, i10 1" [src/snn_top_hls.cpp:370]   --->   Operation 19 'add' 'add_ln370_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370, void %for.inc56, void %for.end58.exitStub" [src/snn_top_hls.cpp:370]   --->   Operation 20 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:370]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i7 %j_load" [src/snn_top_hls.cpp:370]   --->   Operation 23 'trunc' 'trunc_ln370' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln370 = add i7 %i_load, i7 1" [src/snn_top_hls.cpp:370]   --->   Operation 24 'add' 'add_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/snn_top_hls.cpp:371]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%select_ln370 = select i1 %tmp, i6 0, i6 %trunc_ln370" [src/snn_top_hls.cpp:370]   --->   Operation 26 'select' 'select_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln370_1 = select i1 %tmp, i7 %add_ln370, i7 %i_load" [src/snn_top_hls.cpp:370]   --->   Operation 27 'select' 'select_ln370_1' <Predicate = (!icmp_ln370)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i7 %select_ln370_1" [src/snn_top_hls.cpp:371]   --->   Operation 28 'trunc' 'trunc_ln371' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln370, i32 2, i32 5" [src/snn_top_hls.cpp:371]   --->   Operation 29 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln371, i4 %lshr_ln1" [src/snn_top_hls.cpp:373]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i10 %tmp_s" [src/snn_top_hls.cpp:373]   --->   Operation 31 'zext' 'zext_ln373' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 32 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 33 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 34 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln373" [src/snn_top_hls.cpp:373]   --->   Operation 35 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln370, i32 3, i32 5" [src/snn_top_hls.cpp:373]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:373]   --->   Operation 37 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:373]   --->   Operation 38 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:373]   --->   Operation 39 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:373]   --->   Operation 40 'store' 'store_ln373' <Predicate = (!icmp_ln370)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln370 = store i10 %add_ln370_1, i10 %indvar_flatten" [src/snn_top_hls.cpp:370]   --->   Operation 41 'store' 'store_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln370 = store i7 %select_ln370_1, i7 %i" [src/snn_top_hls.cpp:370]   --->   Operation 42 'store' 'store_ln370' <Predicate = (!icmp_ln370)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln370)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RESET_TRACE_OUTER_RESET_TRACE_INNER_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i6 %select_ln370" [src/snn_top_hls.cpp:370]   --->   Operation 45 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln371 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:371]   --->   Operation 46 'specpipeline' 'specpipeline_ln371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i3.i1, i6 %trunc_ln371, i3 %tmp_7, i1 1" [src/snn_top_hls.cpp:373]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln373_1 = zext i10 %tmp_8" [src/snn_top_hls.cpp:373]   --->   Operation 48 'zext' 'zext_ln373_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 49 'getelementptr' 'p_ZL18eligibility_traces_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 50 'getelementptr' 'p_ZL18eligibility_traces_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 51 'getelementptr' 'p_ZL18eligibility_traces_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr_1 = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln373_1" [src/snn_top_hls.cpp:373]   --->   Operation 52 'getelementptr' 'p_ZL18eligibility_traces_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 53 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 54 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 55 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln373 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr_1" [src/snn_top_hls.cpp:373]   --->   Operation 56 'store' 'store_ln373' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln371 = add i7 %zext_ln370, i7 8" [src/snn_top_hls.cpp:371]   --->   Operation 57 'add' 'add_ln371' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln371 = store i7 %add_ln371, i7 %j" [src/snn_top_hls.cpp:371]   --->   Operation 58 'store' 'store_ln371' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln371 = br void %for.body47" [src/snn_top_hls.cpp:371]   --->   Operation 59 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 10 bit on local variable 'indvar_flatten' [12]  (1.588 ns)

 <State 2>: 6.117ns
The critical path consists of the following:
	'load' operation 7 bit ('i_load', src/snn_top_hls.cpp:370) on local variable 'i', src/snn_top_hls.cpp:370 [23]  (0.000 ns)
	'add' operation 7 bit ('add_ln370', src/snn_top_hls.cpp:370) [25]  (1.870 ns)
	'select' operation 7 bit ('select_ln370_1', src/snn_top_hls.cpp:370) [31]  (0.993 ns)
	'getelementptr' operation 10 bit ('p_ZL18eligibility_traces_0_addr', src/snn_top_hls.cpp:373) [37]  (0.000 ns)
	'store' operation ('store_ln373', src/snn_top_hls.cpp:373) of constant 0 16 bit on array 'p_ZL18eligibility_traces_0' [48]  (3.254 ns)

 <State 3>: 3.413ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln371', src/snn_top_hls.cpp:371) [56]  (1.825 ns)
	'store' operation ('store_ln371', src/snn_top_hls.cpp:371) of variable 'add_ln371', src/snn_top_hls.cpp:371 7 bit on local variable 'j', src/snn_top_hls.cpp:371 [59]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
