<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_product" family="Cyclone" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="18.0" decorated-name="alt_dspbuilder_product_GNO6FDVQSR">
        <generic name="PIPELINE" value="0"/>
        <generic name="USEDEDICATEDMULT" value="1"/>
        <generic name="LPM" value="0"/>
        <generic name="MASKVALUE" value="1"/>
        <generic name="SIGNED" value="1"/>
        <generic name="WIDTH_A" value="16"/>
        <generic name="WIDTH_B" value="2"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="dataa" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="datab" dir="Input"
            vhdl-type="std_logic_vector(2-1 downto 0)" width="2" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="result" dir="Output"
            vhdl-type="std_logic_vector(18-1 downto 0)" width="18" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_product_GNO6FDVQSR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_BEXT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_nBEXT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_CST_MULT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AltiMult.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <supersetport name="result" dir="Output"
        vhdl-type="std_logic_vector(width_a + width_b-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="datab" dir="Input"
        vhdl-type="std_logic_vector(width_b-1 downto 0)" lowerbound="0"/>
    <supersetport name="dataa" dir="Input"
        vhdl-type="std_logic_vector(width_a-1 downto 0)" lowerbound="0"/>
    <supersetport name="user_aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="PIPELINE" default="0" type="NATURAL"/>
    <parameter-static name="USEDEDICATEDMULT" default="0" type="NATURAL"/>
    <parameter-static name="LPM" default="0" type="NATURAL"/>
    <parameter-static name="MASKVALUE" default="1" type="STRING"/>
    <parameter-static name="SIGNED" default="0" type="NATURAL"/>
    <parameter-static name="WIDTH_A" default="8" type="NATURAL"/>
    <parameter-static name="WIDTH_B" default="8" type="NATURAL"/>
</jvgen>
