/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*167 cases */, 39|128,22/*2855*/, TARGET_VAL(ISD::LOAD),// ->2860
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 58|128,10/*1338*/, /*->1348*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 26 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 53, /*->380*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckType, MVT::i32,
/*331*/           OPC_Scope, 23, /*->356*/ // 2 children in Scope
/*333*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*335*/             OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*337*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*339*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*342*/             OPC_EmitMergeInputChains1_0,
/*343*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*356*/           /*Scope*/ 22, /*->379*/
/*357*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*359*/             OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*361*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*363*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*366*/             OPC_EmitMergeInputChains1_0,
/*367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*379*/           0, /*End of Scope*/
/*380*/         /*Scope*/ 26, /*->407*/
/*381*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*383*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*385*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*387*/           OPC_CheckType, MVT::i32,
/*389*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*391*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*394*/           OPC_EmitMergeInputChains1_0,
/*395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*407*/         /*Scope*/ 26, /*->434*/
/*408*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*410*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*412*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*414*/           OPC_CheckType, MVT::i32,
/*416*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*418*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*421*/           OPC_EmitMergeInputChains1_0,
/*422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*434*/         /*Scope*/ 26, /*->461*/
/*435*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*437*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*439*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*441*/           OPC_CheckType, MVT::i32,
/*443*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*445*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*448*/           OPC_EmitMergeInputChains1_0,
/*449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*461*/         /*Scope*/ 46, /*->508*/
/*462*/           OPC_CheckPredicate, 1, // Predicate_load
/*464*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*466*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->487
/*469*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*471*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*474*/             OPC_EmitMergeInputChains1_0,
/*475*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*487*/           /*SwitchType*/ 18, MVT::Untyped,// ->507
/*489*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*491*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*494*/             OPC_EmitMergeInputChains1_0,
/*495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*507*/           0, // EndSwitchType
/*508*/         /*Scope*/ 26, /*->535*/
/*509*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*511*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*513*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*515*/           OPC_CheckType, MVT::i16,
/*517*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*519*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*522*/           OPC_EmitMergeInputChains1_0,
/*523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*535*/         /*Scope*/ 26, /*->562*/
/*536*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*538*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*540*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*542*/           OPC_CheckType, MVT::i16,
/*544*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*546*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*549*/           OPC_EmitMergeInputChains1_0,
/*550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*562*/         /*Scope*/ 26, /*->589*/
/*563*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*565*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*567*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*569*/           OPC_CheckType, MVT::i16,
/*571*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*573*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*576*/           OPC_EmitMergeInputChains1_0,
/*577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*589*/         /*Scope*/ 26, /*->616*/
/*590*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*592*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*594*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*596*/           OPC_CheckType, MVT::i16,
/*598*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*600*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*603*/           OPC_EmitMergeInputChains1_0,
/*604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*616*/         /*Scope*/ 36, /*->653*/
/*617*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*619*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*621*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*623*/           OPC_CheckType, MVT::i32,
/*625*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*627*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*630*/           OPC_EmitMergeInputChains1_0,
/*631*/           OPC_EmitInteger, MVT::i1, 0, 
/*634*/           OPC_EmitInteger, MVT::i1, 0, 
/*637*/           OPC_EmitInteger, MVT::i1, 0, 
/*640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*653*/         /*Scope*/ 36, /*->690*/
/*654*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*656*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*658*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*660*/           OPC_CheckType, MVT::i32,
/*662*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*664*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*667*/           OPC_EmitMergeInputChains1_0,
/*668*/           OPC_EmitInteger, MVT::i1, 0, 
/*671*/           OPC_EmitInteger, MVT::i1, 0, 
/*674*/           OPC_EmitInteger, MVT::i1, 0, 
/*677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*690*/         /*Scope*/ 36, /*->727*/
/*691*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*693*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*695*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*697*/           OPC_CheckType, MVT::i16,
/*699*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*701*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*704*/           OPC_EmitMergeInputChains1_0,
/*705*/           OPC_EmitInteger, MVT::i1, 0, 
/*708*/           OPC_EmitInteger, MVT::i1, 0, 
/*711*/           OPC_EmitInteger, MVT::i1, 0, 
/*714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*727*/         /*Scope*/ 36, /*->764*/
/*728*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*730*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*732*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*734*/           OPC_CheckType, MVT::i16,
/*736*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*738*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*741*/           OPC_EmitMergeInputChains1_0,
/*742*/           OPC_EmitInteger, MVT::i1, 0, 
/*745*/           OPC_EmitInteger, MVT::i1, 0, 
/*748*/           OPC_EmitInteger, MVT::i1, 0, 
/*751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*764*/         /*Scope*/ 36, /*->801*/
/*765*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*767*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*769*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*771*/           OPC_CheckType, MVT::i32,
/*773*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*775*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*778*/           OPC_EmitMergeInputChains1_0,
/*779*/           OPC_EmitInteger, MVT::i1, 0, 
/*782*/           OPC_EmitInteger, MVT::i1, 0, 
/*785*/           OPC_EmitInteger, MVT::i1, 0, 
/*788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*801*/         /*Scope*/ 36, /*->838*/
/*802*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*804*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*806*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*808*/           OPC_CheckType, MVT::i32,
/*810*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*812*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*815*/           OPC_EmitMergeInputChains1_0,
/*816*/           OPC_EmitInteger, MVT::i1, 0, 
/*819*/           OPC_EmitInteger, MVT::i1, 0, 
/*822*/           OPC_EmitInteger, MVT::i1, 0, 
/*825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*838*/         /*Scope*/ 56, /*->895*/
/*839*/           OPC_CheckPredicate, 1, // Predicate_load
/*841*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*843*/           OPC_CheckType, MVT::i32,
/*845*/           OPC_Scope, 28, /*->875*/ // 2 children in Scope
/*847*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*849*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*852*/             OPC_EmitMergeInputChains1_0,
/*853*/             OPC_EmitInteger, MVT::i1, 0, 
/*856*/             OPC_EmitInteger, MVT::i1, 0, 
/*859*/             OPC_EmitInteger, MVT::i1, 0, 
/*862*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*875*/           /*Scope*/ 18, /*->894*/
/*876*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*878*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*881*/             OPC_EmitMergeInputChains1_0,
/*882*/             OPC_EmitInteger, MVT::i32, 0, 
/*885*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*894*/           0, /*End of Scope*/
/*895*/         /*Scope*/ 66|128,3/*450*/, /*->1347*/
/*897*/           OPC_CheckChild1Type, MVT::i32,
/*899*/           OPC_CheckType, MVT::i32,
/*901*/           OPC_Scope, 50, /*->953*/ // 12 children in Scope
/*903*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*905*/             OPC_Scope, 22, /*->929*/ // 2 children in Scope
/*907*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*911*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*913*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*916*/               OPC_EmitMergeInputChains1_0,
/*917*/               OPC_EmitInteger, MVT::i8, 3, 
/*920*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*929*/             /*Scope*/ 22, /*->952*/
/*930*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*932*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*934*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*936*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*939*/               OPC_EmitMergeInputChains1_0,
/*940*/               OPC_EmitInteger, MVT::i8, 3, 
/*943*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*952*/             0, /*End of Scope*/
/*953*/           /*Scope*/ 22, /*->976*/
/*954*/             OPC_CheckPredicate, 1, // Predicate_load
/*956*/             OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*958*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*960*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*963*/             OPC_EmitMergeInputChains1_0,
/*964*/             OPC_EmitInteger, MVT::i8, 3, 
/*967*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*976*/           /*Scope*/ 50, /*->1027*/
/*977*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*979*/             OPC_Scope, 22, /*->1003*/ // 2 children in Scope
/*981*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/               OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*985*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*987*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*990*/               OPC_EmitMergeInputChains1_0,
/*991*/               OPC_EmitInteger, MVT::i8, 2, 
/*994*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1003*/            /*Scope*/ 22, /*->1026*/
/*1004*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1006*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1008*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1010*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1013*/              OPC_EmitMergeInputChains1_0,
/*1014*/              OPC_EmitInteger, MVT::i8, 2, 
/*1017*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1026*/            0, /*End of Scope*/
/*1027*/          /*Scope*/ 22, /*->1050*/
/*1028*/            OPC_CheckPredicate, 1, // Predicate_load
/*1030*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1032*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1034*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1037*/            OPC_EmitMergeInputChains1_0,
/*1038*/            OPC_EmitInteger, MVT::i8, 2, 
/*1041*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1050*/          /*Scope*/ 50, /*->1101*/
/*1051*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1053*/            OPC_Scope, 22, /*->1077*/ // 2 children in Scope
/*1055*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1057*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1059*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1061*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1064*/              OPC_EmitMergeInputChains1_0,
/*1065*/              OPC_EmitInteger, MVT::i8, 1, 
/*1068*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1077*/            /*Scope*/ 22, /*->1100*/
/*1078*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1080*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1082*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1084*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1087*/              OPC_EmitMergeInputChains1_0,
/*1088*/              OPC_EmitInteger, MVT::i8, 1, 
/*1091*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1100*/            0, /*End of Scope*/
/*1101*/          /*Scope*/ 22, /*->1124*/
/*1102*/            OPC_CheckPredicate, 1, // Predicate_load
/*1104*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1106*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1108*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1111*/            OPC_EmitMergeInputChains1_0,
/*1112*/            OPC_EmitInteger, MVT::i8, 1, 
/*1115*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1124*/          /*Scope*/ 50, /*->1175*/
/*1125*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1127*/            OPC_Scope, 22, /*->1151*/ // 2 children in Scope
/*1129*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1131*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1133*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1135*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1138*/              OPC_EmitMergeInputChains1_0,
/*1139*/              OPC_EmitInteger, MVT::i8, 3, 
/*1142*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1151*/            /*Scope*/ 22, /*->1174*/
/*1152*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1154*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1156*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1158*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1161*/              OPC_EmitMergeInputChains1_0,
/*1162*/              OPC_EmitInteger, MVT::i8, 3, 
/*1165*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1174*/            0, /*End of Scope*/
/*1175*/          /*Scope*/ 22, /*->1198*/
/*1176*/            OPC_CheckPredicate, 1, // Predicate_load
/*1178*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1180*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1182*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1185*/            OPC_EmitMergeInputChains1_0,
/*1186*/            OPC_EmitInteger, MVT::i8, 3, 
/*1189*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1198*/          /*Scope*/ 50, /*->1249*/
/*1199*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1201*/            OPC_Scope, 22, /*->1225*/ // 2 children in Scope
/*1203*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1205*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1207*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1209*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1212*/              OPC_EmitMergeInputChains1_0,
/*1213*/              OPC_EmitInteger, MVT::i8, 2, 
/*1216*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1225*/            /*Scope*/ 22, /*->1248*/
/*1226*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1228*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1230*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1232*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1235*/              OPC_EmitMergeInputChains1_0,
/*1236*/              OPC_EmitInteger, MVT::i8, 2, 
/*1239*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1248*/            0, /*End of Scope*/
/*1249*/          /*Scope*/ 22, /*->1272*/
/*1250*/            OPC_CheckPredicate, 1, // Predicate_load
/*1252*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1254*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1256*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1259*/            OPC_EmitMergeInputChains1_0,
/*1260*/            OPC_EmitInteger, MVT::i8, 2, 
/*1263*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1272*/          /*Scope*/ 50, /*->1323*/
/*1273*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1275*/            OPC_Scope, 22, /*->1299*/ // 2 children in Scope
/*1277*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1279*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1281*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1283*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1286*/              OPC_EmitMergeInputChains1_0,
/*1287*/              OPC_EmitInteger, MVT::i8, 1, 
/*1290*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1299*/            /*Scope*/ 22, /*->1322*/
/*1300*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1302*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1304*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1306*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1309*/              OPC_EmitMergeInputChains1_0,
/*1310*/              OPC_EmitInteger, MVT::i8, 1, 
/*1313*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1322*/            0, /*End of Scope*/
/*1323*/          /*Scope*/ 22, /*->1346*/
/*1324*/            OPC_CheckPredicate, 1, // Predicate_load
/*1326*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1328*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1330*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1333*/            OPC_EmitMergeInputChains1_0,
/*1334*/            OPC_EmitInteger, MVT::i8, 1, 
/*1337*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1346*/          0, /*End of Scope*/
/*1347*/        0, /*End of Scope*/
/*1348*/      /*Scope*/ 97|128,1/*225*/, /*->1575*/
/*1350*/        OPC_CaptureGlueInput,
/*1351*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1352*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1354*/        OPC_Scope, 27, /*->1383*/ // 7 children in Scope
/*1356*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1358*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1360*/          OPC_CheckType, MVT::i32,
/*1362*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1364*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1367*/          OPC_EmitMergeInputChains1_0,
/*1368*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1371*/          OPC_EmitInteger, MVT::i1, 0, 
/*1374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1383*/        /*Scope*/ 27, /*->1411*/
/*1384*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1386*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1388*/          OPC_CheckType, MVT::i32,
/*1390*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1392*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1395*/          OPC_EmitMergeInputChains1_0,
/*1396*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1399*/          OPC_EmitInteger, MVT::i1, 0, 
/*1402*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1411*/        /*Scope*/ 27, /*->1439*/
/*1412*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1414*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1416*/          OPC_CheckType, MVT::i16,
/*1418*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1420*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1423*/          OPC_EmitMergeInputChains1_0,
/*1424*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1427*/          OPC_EmitInteger, MVT::i1, 0, 
/*1430*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1439*/        /*Scope*/ 27, /*->1467*/
/*1440*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1442*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1444*/          OPC_CheckType, MVT::i16,
/*1446*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1448*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1451*/          OPC_EmitMergeInputChains1_0,
/*1452*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1455*/          OPC_EmitInteger, MVT::i1, 0, 
/*1458*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1467*/        /*Scope*/ 27, /*->1495*/
/*1468*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1470*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1472*/          OPC_CheckType, MVT::i32,
/*1474*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1476*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1479*/          OPC_EmitMergeInputChains1_0,
/*1480*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1483*/          OPC_EmitInteger, MVT::i1, 0, 
/*1486*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1495*/        /*Scope*/ 27, /*->1523*/
/*1496*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1498*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1500*/          OPC_CheckType, MVT::i32,
/*1502*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1504*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1507*/          OPC_EmitMergeInputChains1_0,
/*1508*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1511*/          OPC_EmitInteger, MVT::i1, 0, 
/*1514*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1523*/        /*Scope*/ 50, /*->1574*/
/*1524*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1526*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1550
/*1529*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1531*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1534*/            OPC_EmitMergeInputChains1_0,
/*1535*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1538*/            OPC_EmitInteger, MVT::i1, 0, 
/*1541*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1550*/          /*SwitchType*/ 21, MVT::i32,// ->1573
/*1552*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1554*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1557*/            OPC_EmitMergeInputChains1_0,
/*1558*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1561*/            OPC_EmitInteger, MVT::i1, 0, 
/*1564*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1573*/          0, // EndSwitchType
/*1574*/        0, /*End of Scope*/
/*1575*/      /*Scope*/ 77|128,5/*717*/, /*->2294*/
/*1577*/        OPC_RecordChild1, // #1 = $addr
/*1578*/        OPC_Scope, 88|128,1/*216*/, /*->1797*/ // 3 children in Scope
/*1581*/          OPC_CheckChild1Type, MVT::i64,
/*1583*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1585*/          OPC_SwitchType /*2 cases */, 17|128,1/*145*/, MVT::i32,// ->1734
/*1589*/            OPC_Scope, 28, /*->1619*/ // 5 children in Scope
/*1591*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1593*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1595*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1597*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1599*/              OPC_EmitMergeInputChains1_0,
/*1600*/              OPC_EmitInteger, MVT::i1, 0, 
/*1603*/              OPC_EmitInteger, MVT::i1, 0, 
/*1606*/              OPC_EmitInteger, MVT::i1, 0, 
/*1609*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1619*/            /*Scope*/ 28, /*->1648*/
/*1620*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1622*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1624*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1626*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1628*/              OPC_EmitMergeInputChains1_0,
/*1629*/              OPC_EmitInteger, MVT::i1, 0, 
/*1632*/              OPC_EmitInteger, MVT::i1, 0, 
/*1635*/              OPC_EmitInteger, MVT::i1, 0, 
/*1638*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1648*/            /*Scope*/ 28, /*->1677*/
/*1649*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1651*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1653*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi16
/*1655*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1657*/              OPC_EmitMergeInputChains1_0,
/*1658*/              OPC_EmitInteger, MVT::i1, 0, 
/*1661*/              OPC_EmitInteger, MVT::i1, 0, 
/*1664*/              OPC_EmitInteger, MVT::i1, 0, 
/*1667*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1677*/            /*Scope*/ 28, /*->1706*/
/*1678*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1680*/              OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1682*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi16
/*1684*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1686*/              OPC_EmitMergeInputChains1_0,
/*1687*/              OPC_EmitInteger, MVT::i1, 0, 
/*1690*/              OPC_EmitInteger, MVT::i1, 0, 
/*1693*/              OPC_EmitInteger, MVT::i1, 0, 
/*1696*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1706*/            /*Scope*/ 26, /*->1733*/
/*1707*/              OPC_CheckPredicate, 1, // Predicate_load
/*1709*/              OPC_CheckPredicate, 17, // Predicate_flat_load
/*1711*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1713*/              OPC_EmitMergeInputChains1_0,
/*1714*/              OPC_EmitInteger, MVT::i1, 0, 
/*1717*/              OPC_EmitInteger, MVT::i1, 0, 
/*1720*/              OPC_EmitInteger, MVT::i1, 0, 
/*1723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1733*/            0, /*End of Scope*/
/*1734*/          /*SwitchType*/ 60, MVT::i16,// ->1796
/*1736*/            OPC_Scope, 28, /*->1766*/ // 2 children in Scope
/*1738*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1740*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1742*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1744*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1746*/              OPC_EmitMergeInputChains1_0,
/*1747*/              OPC_EmitInteger, MVT::i1, 0, 
/*1750*/              OPC_EmitInteger, MVT::i1, 0, 
/*1753*/              OPC_EmitInteger, MVT::i1, 0, 
/*1756*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1766*/            /*Scope*/ 28, /*->1795*/
/*1767*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1769*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1771*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1773*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1775*/              OPC_EmitMergeInputChains1_0,
/*1776*/              OPC_EmitInteger, MVT::i1, 0, 
/*1779*/              OPC_EmitInteger, MVT::i1, 0, 
/*1782*/              OPC_EmitInteger, MVT::i1, 0, 
/*1785*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1795*/            0, /*End of Scope*/
/*1796*/          0, // EndSwitchType
/*1797*/        /*Scope*/ 108|128,1/*236*/, /*->2035*/
/*1799*/          OPC_CheckChild1Type, MVT::i32,
/*1801*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1803*/          OPC_CheckType, MVT::i32,
/*1805*/          OPC_Scope, 43, /*->1850*/ // 5 children in Scope
/*1807*/            OPC_CheckPredicate, 1, // Predicate_load
/*1809*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*1811*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1813*/            OPC_EmitMergeInputChains1_0,
/*1814*/            OPC_EmitInteger, MVT::i32, 0, 
/*1817*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1829*/            OPC_EmitInteger, MVT::i32, 1, 
/*1832*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1835*/            OPC_EmitInteger, MVT::i32, 0, 
/*1838*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1850*/          /*Scope*/ 45, /*->1896*/
/*1851*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1853*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1855*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*1857*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1859*/            OPC_EmitMergeInputChains1_0,
/*1860*/            OPC_EmitInteger, MVT::i32, 0, 
/*1863*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1875*/            OPC_EmitInteger, MVT::i32, 1, 
/*1878*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1881*/            OPC_EmitInteger, MVT::i32, 0, 
/*1884*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1896*/          /*Scope*/ 45, /*->1942*/
/*1897*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1899*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1901*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*1903*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1905*/            OPC_EmitMergeInputChains1_0,
/*1906*/            OPC_EmitInteger, MVT::i32, 0, 
/*1909*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1921*/            OPC_EmitInteger, MVT::i32, 1, 
/*1924*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1927*/            OPC_EmitInteger, MVT::i32, 0, 
/*1930*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1942*/          /*Scope*/ 45, /*->1988*/
/*1943*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1945*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1947*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*1949*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1951*/            OPC_EmitMergeInputChains1_0,
/*1952*/            OPC_EmitInteger, MVT::i32, 0, 
/*1955*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1967*/            OPC_EmitInteger, MVT::i32, 1, 
/*1970*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1973*/            OPC_EmitInteger, MVT::i32, 0, 
/*1976*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1988*/          /*Scope*/ 45, /*->2034*/
/*1989*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1991*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1993*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*1995*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1997*/            OPC_EmitMergeInputChains1_0,
/*1998*/            OPC_EmitInteger, MVT::i32, 0, 
/*2001*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2013*/            OPC_EmitInteger, MVT::i32, 1, 
/*2016*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2019*/            OPC_EmitInteger, MVT::i32, 0, 
/*2022*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2034*/          0, /*End of Scope*/
/*2035*/        /*Scope*/ 0|128,2/*256*/, /*->2293*/
/*2037*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2039*/          OPC_CheckPredicate, 1, // Predicate_load
/*2041*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2043*/          OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2106
/*2046*/            OPC_Scope, 38, /*->2086*/ // 2 children in Scope
/*2048*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2050*/              OPC_Scope, 16, /*->2068*/ // 2 children in Scope
/*2052*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2055*/                OPC_EmitMergeInputChains1_0,
/*2056*/                OPC_EmitInteger, MVT::i1, 0, 
/*2059*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2068*/              /*Scope*/ 16, /*->2085*/
/*2069*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2072*/                OPC_EmitMergeInputChains1_0,
/*2073*/                OPC_EmitInteger, MVT::i1, 0, 
/*2076*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2085*/              0, /*End of Scope*/
/*2086*/            /*Scope*/ 18, /*->2105*/
/*2087*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2089*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2092*/              OPC_EmitMergeInputChains1_0,
/*2093*/              OPC_EmitInteger, MVT::i1, 0, 
/*2096*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2105*/            0, /*End of Scope*/
/*2106*/          /*SwitchType*/ 60, MVT::v4i32,// ->2168
/*2108*/            OPC_Scope, 38, /*->2148*/ // 2 children in Scope
/*2110*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2112*/              OPC_Scope, 16, /*->2130*/ // 2 children in Scope
/*2114*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2117*/                OPC_EmitMergeInputChains1_0,
/*2118*/                OPC_EmitInteger, MVT::i1, 0, 
/*2121*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2130*/              /*Scope*/ 16, /*->2147*/
/*2131*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2134*/                OPC_EmitMergeInputChains1_0,
/*2135*/                OPC_EmitInteger, MVT::i1, 0, 
/*2138*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2147*/              0, /*End of Scope*/
/*2148*/            /*Scope*/ 18, /*->2167*/
/*2149*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2151*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2154*/              OPC_EmitMergeInputChains1_0,
/*2155*/              OPC_EmitInteger, MVT::i1, 0, 
/*2158*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2167*/            0, /*End of Scope*/
/*2168*/          /*SwitchType*/ 60, MVT::v8i32,// ->2230
/*2170*/            OPC_Scope, 38, /*->2210*/ // 2 children in Scope
/*2172*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2174*/              OPC_Scope, 16, /*->2192*/ // 2 children in Scope
/*2176*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2179*/                OPC_EmitMergeInputChains1_0,
/*2180*/                OPC_EmitInteger, MVT::i1, 0, 
/*2183*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2192*/              /*Scope*/ 16, /*->2209*/
/*2193*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2196*/                OPC_EmitMergeInputChains1_0,
/*2197*/                OPC_EmitInteger, MVT::i1, 0, 
/*2200*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2209*/              0, /*End of Scope*/
/*2210*/            /*Scope*/ 18, /*->2229*/
/*2211*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2213*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2216*/              OPC_EmitMergeInputChains1_0,
/*2217*/              OPC_EmitInteger, MVT::i1, 0, 
/*2220*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2229*/            0, /*End of Scope*/
/*2230*/          /*SwitchType*/ 60, MVT::v16i32,// ->2292
/*2232*/            OPC_Scope, 38, /*->2272*/ // 2 children in Scope
/*2234*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2236*/              OPC_Scope, 16, /*->2254*/ // 2 children in Scope
/*2238*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2241*/                OPC_EmitMergeInputChains1_0,
/*2242*/                OPC_EmitInteger, MVT::i1, 0, 
/*2245*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2254*/              /*Scope*/ 16, /*->2271*/
/*2255*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2258*/                OPC_EmitMergeInputChains1_0,
/*2259*/                OPC_EmitInteger, MVT::i1, 0, 
/*2262*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2271*/              0, /*End of Scope*/
/*2272*/            /*Scope*/ 18, /*->2291*/
/*2273*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2275*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2278*/              OPC_EmitMergeInputChains1_0,
/*2279*/              OPC_EmitInteger, MVT::i1, 0, 
/*2282*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2291*/            0, /*End of Scope*/
/*2292*/          0, // EndSwitchType
/*2293*/        0, /*End of Scope*/
/*2294*/      /*Scope*/ 31, /*->2326*/
/*2295*/        OPC_CaptureGlueInput,
/*2296*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2297*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2299*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2301*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2303*/        OPC_CheckType, MVT::v2i32,
/*2305*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2307*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2310*/        OPC_EmitMergeInputChains1_0,
/*2311*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2314*/        OPC_EmitInteger, MVT::i1, 0, 
/*2317*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2326*/      /*Scope*/ 31|128,1/*159*/, /*->2487*/
/*2328*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2329*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2331*/        OPC_CheckPredicate, 1, // Predicate_load
/*2333*/        OPC_Scope, 86, /*->2421*/ // 2 children in Scope
/*2335*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2337*/          OPC_SwitchType /*2 cases */, 39, MVT::v2i32,// ->2379
/*2340*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2342*/            OPC_Scope, 17, /*->2361*/ // 2 children in Scope
/*2344*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2347*/              OPC_EmitMergeInputChains1_0,
/*2348*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2361*/            /*Scope*/ 16, /*->2378*/
/*2362*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2365*/              OPC_EmitMergeInputChains1_0,
/*2366*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2378*/            0, /*End of Scope*/
/*2379*/          /*SwitchType*/ 39, MVT::v4i32,// ->2420
/*2381*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2383*/            OPC_Scope, 17, /*->2402*/ // 2 children in Scope
/*2385*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2388*/              OPC_EmitMergeInputChains1_0,
/*2389*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2402*/            /*Scope*/ 16, /*->2419*/
/*2403*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2406*/              OPC_EmitMergeInputChains1_0,
/*2407*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2419*/            0, /*End of Scope*/
/*2420*/          0, // EndSwitchType
/*2421*/        /*Scope*/ 64, /*->2486*/
/*2422*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2424*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2455
/*2427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2429*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2432*/            OPC_EmitMergeInputChains1_0,
/*2433*/            OPC_EmitInteger, MVT::i1, 0, 
/*2436*/            OPC_EmitInteger, MVT::i1, 0, 
/*2439*/            OPC_EmitInteger, MVT::i1, 0, 
/*2442*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2455*/          /*SwitchType*/ 28, MVT::v4i32,// ->2485
/*2457*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2459*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2462*/            OPC_EmitMergeInputChains1_0,
/*2463*/            OPC_EmitInteger, MVT::i1, 0, 
/*2466*/            OPC_EmitInteger, MVT::i1, 0, 
/*2469*/            OPC_EmitInteger, MVT::i1, 0, 
/*2472*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2485*/          0, // EndSwitchType
/*2486*/        0, /*End of Scope*/
/*2487*/      /*Scope*/ 27, /*->2515*/
/*2488*/        OPC_CaptureGlueInput,
/*2489*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2490*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2492*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2494*/        OPC_CheckType, MVT::v2i32,
/*2496*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2498*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2501*/        OPC_EmitMergeInputChains1_0,
/*2502*/        OPC_EmitInteger, MVT::i1, 0, 
/*2505*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2515*/      /*Scope*/ 86|128,2/*342*/, /*->2859*/
/*2517*/        OPC_RecordChild1, // #1 = $src_gpr
/*2518*/        OPC_Scope, 22|128,2/*278*/, /*->2799*/ // 2 children in Scope
/*2521*/          OPC_CheckChild1Type, MVT::i32,
/*2523*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2525*/          OPC_CheckPredicate, 1, // Predicate_load
/*2527*/          OPC_Scope, 44, /*->2573*/ // 6 children in Scope
/*2529*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2531*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2552
/*2534*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2536*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2539*/              OPC_EmitMergeInputChains1_0,
/*2540*/              OPC_EmitInteger, MVT::i8, 3, 
/*2543*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2552*/            /*SwitchType*/ 18, MVT::v4i32,// ->2572
/*2554*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2556*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2559*/              OPC_EmitMergeInputChains1_0,
/*2560*/              OPC_EmitInteger, MVT::i8, 3, 
/*2563*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2572*/            0, // EndSwitchType
/*2573*/          /*Scope*/ 44, /*->2618*/
/*2574*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2576*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2597
/*2579*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2581*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2584*/              OPC_EmitMergeInputChains1_0,
/*2585*/              OPC_EmitInteger, MVT::i8, 2, 
/*2588*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2597*/            /*SwitchType*/ 18, MVT::v4i32,// ->2617
/*2599*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2601*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2604*/              OPC_EmitMergeInputChains1_0,
/*2605*/              OPC_EmitInteger, MVT::i8, 2, 
/*2608*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2617*/            0, // EndSwitchType
/*2618*/          /*Scope*/ 44, /*->2663*/
/*2619*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2621*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2642
/*2624*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2626*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2629*/              OPC_EmitMergeInputChains1_0,
/*2630*/              OPC_EmitInteger, MVT::i8, 1, 
/*2633*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2642*/            /*SwitchType*/ 18, MVT::v4i32,// ->2662
/*2644*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2646*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2649*/              OPC_EmitMergeInputChains1_0,
/*2650*/              OPC_EmitInteger, MVT::i8, 1, 
/*2653*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2662*/            0, // EndSwitchType
/*2663*/          /*Scope*/ 44, /*->2708*/
/*2664*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2666*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2687
/*2669*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2671*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2674*/              OPC_EmitMergeInputChains1_0,
/*2675*/              OPC_EmitInteger, MVT::i8, 3, 
/*2678*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2687*/            /*SwitchType*/ 18, MVT::v4i32,// ->2707
/*2689*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2691*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2694*/              OPC_EmitMergeInputChains1_0,
/*2695*/              OPC_EmitInteger, MVT::i8, 3, 
/*2698*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2707*/            0, // EndSwitchType
/*2708*/          /*Scope*/ 44, /*->2753*/
/*2709*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2711*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2732
/*2714*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2716*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2719*/              OPC_EmitMergeInputChains1_0,
/*2720*/              OPC_EmitInteger, MVT::i8, 2, 
/*2723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2732*/            /*SwitchType*/ 18, MVT::v4i32,// ->2752
/*2734*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2736*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2739*/              OPC_EmitMergeInputChains1_0,
/*2740*/              OPC_EmitInteger, MVT::i8, 2, 
/*2743*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2752*/            0, // EndSwitchType
/*2753*/          /*Scope*/ 44, /*->2798*/
/*2754*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2756*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2777
/*2759*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2761*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2764*/              OPC_EmitMergeInputChains1_0,
/*2765*/              OPC_EmitInteger, MVT::i8, 1, 
/*2768*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2777*/            /*SwitchType*/ 18, MVT::v4i32,// ->2797
/*2779*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2781*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2784*/              OPC_EmitMergeInputChains1_0,
/*2785*/              OPC_EmitInteger, MVT::i8, 1, 
/*2788*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2797*/            0, // EndSwitchType
/*2798*/          0, /*End of Scope*/
/*2799*/        /*Scope*/ 58, /*->2858*/
/*2800*/          OPC_CheckChild1Type, MVT::i64,
/*2802*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2804*/          OPC_CheckPredicate, 1, // Predicate_load
/*2806*/          OPC_CheckPredicate, 17, // Predicate_flat_load
/*2808*/          OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->2833
/*2811*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2813*/            OPC_EmitMergeInputChains1_0,
/*2814*/            OPC_EmitInteger, MVT::i1, 0, 
/*2817*/            OPC_EmitInteger, MVT::i1, 0, 
/*2820*/            OPC_EmitInteger, MVT::i1, 0, 
/*2823*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2833*/          /*SwitchType*/ 22, MVT::v4i32,// ->2857
/*2835*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2837*/            OPC_EmitMergeInputChains1_0,
/*2838*/            OPC_EmitInteger, MVT::i1, 0, 
/*2841*/            OPC_EmitInteger, MVT::i1, 0, 
/*2844*/            OPC_EmitInteger, MVT::i1, 0, 
/*2847*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2857*/          0, // EndSwitchType
/*2858*/        0, /*End of Scope*/
/*2859*/      0, /*End of Scope*/
/*2860*/    /*SwitchOpcode*/ 15|128,11/*1423*/, TARGET_VAL(ISD::STORE),// ->4287
/*2864*/      OPC_RecordMemRef,
/*2865*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2866*/      OPC_Scope, 32, /*->2900*/ // 6 children in Scope
/*2868*/        OPC_CaptureGlueInput,
/*2869*/        OPC_RecordChild1, // #1 = $value
/*2870*/        OPC_CheckChild1Type, MVT::v2i32,
/*2872*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2873*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2875*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2877*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*2879*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2881*/        OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2884*/        OPC_EmitMergeInputChains1_0,
/*2885*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2888*/        OPC_EmitInteger, MVT::i1, 0, 
/*2891*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2900*/      /*Scope*/ 94|128,4/*606*/, /*->3508*/
/*2902*/        OPC_RecordChild1, // #1 = $vdata
/*2903*/        OPC_Scope, 6|128,2/*262*/, /*->3168*/ // 5 children in Scope
/*2906*/          OPC_CheckChild1Type, MVT::i32,
/*2908*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2909*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2911*/          OPC_Scope, 52, /*->2965*/ // 6 children in Scope
/*2913*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2915*/            OPC_Scope, 23, /*->2940*/ // 2 children in Scope
/*2917*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2919*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2921*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2923*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2926*/              OPC_EmitMergeInputChains1_0,
/*2927*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2940*/            /*Scope*/ 23, /*->2964*/
/*2941*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2943*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2945*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2947*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2950*/              OPC_EmitMergeInputChains1_0,
/*2951*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2964*/            0, /*End of Scope*/
/*2965*/          /*Scope*/ 23, /*->2989*/
/*2966*/            OPC_CheckPredicate, 27, // Predicate_store
/*2968*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2970*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2972*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2975*/            OPC_EmitMergeInputChains1_0,
/*2976*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2989*/          /*Scope*/ 50, /*->3040*/
/*2990*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2992*/            OPC_Scope, 22, /*->3016*/ // 2 children in Scope
/*2994*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2996*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2998*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3000*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3003*/              OPC_EmitMergeInputChains1_0,
/*3004*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3016*/            /*Scope*/ 22, /*->3039*/
/*3017*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3019*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3021*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3023*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3026*/              OPC_EmitMergeInputChains1_0,
/*3027*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3039*/            0, /*End of Scope*/
/*3040*/          /*Scope*/ 22, /*->3063*/
/*3041*/            OPC_CheckPredicate, 27, // Predicate_store
/*3043*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3045*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3047*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3050*/            OPC_EmitMergeInputChains1_0,
/*3051*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3063*/          /*Scope*/ 70, /*->3134*/
/*3064*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3066*/            OPC_Scope, 32, /*->3100*/ // 2 children in Scope
/*3068*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3070*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3072*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3074*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3077*/              OPC_EmitMergeInputChains1_0,
/*3078*/              OPC_EmitInteger, MVT::i1, 0, 
/*3081*/              OPC_EmitInteger, MVT::i1, 0, 
/*3084*/              OPC_EmitInteger, MVT::i1, 0, 
/*3087*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3100*/            /*Scope*/ 32, /*->3133*/
/*3101*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3103*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3105*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3107*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3110*/              OPC_EmitMergeInputChains1_0,
/*3111*/              OPC_EmitInteger, MVT::i1, 0, 
/*3114*/              OPC_EmitInteger, MVT::i1, 0, 
/*3117*/              OPC_EmitInteger, MVT::i1, 0, 
/*3120*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3133*/            0, /*End of Scope*/
/*3134*/          /*Scope*/ 32, /*->3167*/
/*3135*/            OPC_CheckPredicate, 27, // Predicate_store
/*3137*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3139*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3141*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3144*/            OPC_EmitMergeInputChains1_0,
/*3145*/            OPC_EmitInteger, MVT::i1, 0, 
/*3148*/            OPC_EmitInteger, MVT::i1, 0, 
/*3151*/            OPC_EmitInteger, MVT::i1, 0, 
/*3154*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3167*/          0, /*End of Scope*/
/*3168*/        /*Scope*/ 82, /*->3251*/
/*3169*/          OPC_CheckChild1Type, MVT::v2i32,
/*3171*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3172*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3174*/          OPC_CheckPredicate, 27, // Predicate_store
/*3176*/          OPC_Scope, 41, /*->3219*/ // 2 children in Scope
/*3178*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3180*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3182*/            OPC_Scope, 17, /*->3201*/ // 2 children in Scope
/*3184*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3187*/              OPC_EmitMergeInputChains1_0,
/*3188*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3201*/            /*Scope*/ 16, /*->3218*/
/*3202*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3205*/              OPC_EmitMergeInputChains1_0,
/*3206*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3218*/            0, /*End of Scope*/
/*3219*/          /*Scope*/ 30, /*->3250*/
/*3220*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3222*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3224*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3227*/            OPC_EmitMergeInputChains1_0,
/*3228*/            OPC_EmitInteger, MVT::i1, 0, 
/*3231*/            OPC_EmitInteger, MVT::i1, 0, 
/*3234*/            OPC_EmitInteger, MVT::i1, 0, 
/*3237*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3250*/          0, /*End of Scope*/
/*3251*/        /*Scope*/ 48, /*->3300*/
/*3252*/          OPC_CheckChild1Type, MVT::Untyped,
/*3254*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3255*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3257*/          OPC_CheckPredicate, 27, // Predicate_store
/*3259*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3261*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3263*/          OPC_Scope, 17, /*->3282*/ // 2 children in Scope
/*3265*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3268*/            OPC_EmitMergeInputChains1_0,
/*3269*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3282*/          /*Scope*/ 16, /*->3299*/
/*3283*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3286*/            OPC_EmitMergeInputChains1_0,
/*3287*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3299*/          0, /*End of Scope*/
/*3300*/        /*Scope*/ 82, /*->3383*/
/*3301*/          OPC_CheckChild1Type, MVT::v4i32,
/*3303*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3304*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3306*/          OPC_CheckPredicate, 27, // Predicate_store
/*3308*/          OPC_Scope, 41, /*->3351*/ // 2 children in Scope
/*3310*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3312*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3314*/            OPC_Scope, 17, /*->3333*/ // 2 children in Scope
/*3316*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3319*/              OPC_EmitMergeInputChains1_0,
/*3320*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3333*/            /*Scope*/ 16, /*->3350*/
/*3334*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3337*/              OPC_EmitMergeInputChains1_0,
/*3338*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3350*/            0, /*End of Scope*/
/*3351*/          /*Scope*/ 30, /*->3382*/
/*3352*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3354*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3356*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3359*/            OPC_EmitMergeInputChains1_0,
/*3360*/            OPC_EmitInteger, MVT::i1, 0, 
/*3363*/            OPC_EmitInteger, MVT::i1, 0, 
/*3366*/            OPC_EmitInteger, MVT::i1, 0, 
/*3369*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3382*/          0, /*End of Scope*/
/*3383*/        /*Scope*/ 123, /*->3507*/
/*3384*/          OPC_CheckChild1Type, MVT::i16,
/*3386*/          OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*3387*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3389*/          OPC_Scope, 24, /*->3415*/ // 4 children in Scope
/*3391*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3393*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3395*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3397*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3399*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3402*/            OPC_EmitMergeInputChains1_0,
/*3403*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3415*/          /*Scope*/ 22, /*->3438*/
/*3416*/            OPC_CheckPredicate, 27, // Predicate_store
/*3418*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3420*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3422*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3425*/            OPC_EmitMergeInputChains1_0,
/*3426*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3438*/          /*Scope*/ 34, /*->3473*/
/*3439*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3441*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3443*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3445*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3447*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3450*/            OPC_EmitMergeInputChains1_0,
/*3451*/            OPC_EmitInteger, MVT::i1, 0, 
/*3454*/            OPC_EmitInteger, MVT::i1, 0, 
/*3457*/            OPC_EmitInteger, MVT::i1, 0, 
/*3460*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3473*/          /*Scope*/ 32, /*->3506*/
/*3474*/            OPC_CheckPredicate, 27, // Predicate_store
/*3476*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3478*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3480*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3483*/            OPC_EmitMergeInputChains1_0,
/*3484*/            OPC_EmitInteger, MVT::i1, 0, 
/*3487*/            OPC_EmitInteger, MVT::i1, 0, 
/*3490*/            OPC_EmitInteger, MVT::i1, 0, 
/*3493*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3506*/          0, /*End of Scope*/
/*3507*/        0, /*End of Scope*/
/*3508*/      /*Scope*/ 51, /*->3560*/
/*3509*/        OPC_CaptureGlueInput,
/*3510*/        OPC_RecordChild1, // #1 = $value
/*3511*/        OPC_CheckChild1Type, MVT::v2i32,
/*3513*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*3514*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3516*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3518*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3520*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*3523*/        OPC_EmitMergeInputChains1_0,
/*3524*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3527*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*3535*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*3538*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*3546*/        OPC_EmitInteger, MVT::i1, 0, 
/*3549*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*3560*/      /*Scope*/ 28, /*->3589*/
/*3561*/        OPC_RecordChild1, // #1 = $val
/*3562*/        OPC_CheckChild1Type, MVT::i32,
/*3564*/        OPC_RecordChild2, // #2 = $addr
/*3565*/        OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3567*/        OPC_CheckPredicate, 27, // Predicate_store
/*3569*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*3571*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*3573*/        OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*3576*/        OPC_EmitMergeInputChains1_0,
/*3577*/        OPC_EmitInteger, MVT::i32, 0, 
/*3580*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*3589*/      /*Scope*/ 19|128,1/*147*/, /*->3738*/
/*3591*/        OPC_CaptureGlueInput,
/*3592*/        OPC_RecordChild1, // #1 = $value
/*3593*/        OPC_Scope, 84, /*->3679*/ // 2 children in Scope
/*3595*/          OPC_CheckChild1Type, MVT::i32,
/*3597*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3598*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3600*/          OPC_Scope, 52, /*->3654*/ // 2 children in Scope
/*3602*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3604*/            OPC_Scope, 23, /*->3629*/ // 2 children in Scope
/*3606*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3608*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3610*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3613*/              OPC_EmitMergeInputChains1_0,
/*3614*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3617*/              OPC_EmitInteger, MVT::i1, 0, 
/*3620*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3629*/            /*Scope*/ 23, /*->3653*/
/*3630*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*3632*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3634*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3637*/              OPC_EmitMergeInputChains1_0,
/*3638*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3641*/              OPC_EmitInteger, MVT::i1, 0, 
/*3644*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3653*/            0, /*End of Scope*/
/*3654*/          /*Scope*/ 23, /*->3678*/
/*3655*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3657*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3659*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3662*/            OPC_EmitMergeInputChains1_0,
/*3663*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3666*/            OPC_EmitInteger, MVT::i1, 0, 
/*3669*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3678*/          0, /*End of Scope*/
/*3679*/        /*Scope*/ 57, /*->3737*/
/*3680*/          OPC_CheckChild1Type, MVT::i16,
/*3682*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3683*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3685*/          OPC_Scope, 25, /*->3712*/ // 2 children in Scope
/*3687*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3689*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3691*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3693*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3696*/            OPC_EmitMergeInputChains1_0,
/*3697*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3700*/            OPC_EmitInteger, MVT::i1, 0, 
/*3703*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3712*/          /*Scope*/ 23, /*->3736*/
/*3713*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3715*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3717*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3720*/            OPC_EmitMergeInputChains1_0,
/*3721*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3724*/            OPC_EmitInteger, MVT::i1, 0, 
/*3727*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3736*/          0, /*End of Scope*/
/*3737*/        0, /*End of Scope*/
/*3738*/      /*Scope*/ 34|128,4/*546*/, /*->4286*/
/*3740*/        OPC_RecordChild1, // #1 = $src1
/*3741*/        OPC_Scope, 71|128,2/*327*/, /*->4071*/ // 4 children in Scope
/*3744*/          OPC_CheckChild1Type, MVT::i32,
/*3746*/          OPC_RecordChild2, // #2 = $src0
/*3747*/          OPC_Scope, 99|128,1/*227*/, /*->3977*/ // 2 children in Scope
/*3750*/            OPC_CheckChild2Type, MVT::i32,
/*3752*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3754*/            OPC_Scope, 60, /*->3816*/ // 3 children in Scope
/*3756*/              OPC_CheckPredicate, 27, // Predicate_store
/*3758*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*3760*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3762*/              OPC_EmitMergeInputChains1_0,
/*3763*/              OPC_EmitInteger, MVT::i32, 0, 
/*3766*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3778*/              OPC_EmitInteger, MVT::i32, 0, 
/*3781*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3793*/              OPC_EmitInteger, MVT::i32, 1, 
/*3796*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3799*/              OPC_EmitInteger, MVT::i32, 0, 
/*3802*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*3816*/            /*Scope*/ 126, /*->3943*/
/*3817*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3819*/              OPC_Scope, 60, /*->3881*/ // 2 children in Scope
/*3821*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3823*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*3825*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3827*/                OPC_EmitMergeInputChains1_0,
/*3828*/                OPC_EmitInteger, MVT::i32, 0, 
/*3831*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3843*/                OPC_EmitInteger, MVT::i32, 0, 
/*3846*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3858*/                OPC_EmitInteger, MVT::i32, 1, 
/*3861*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3864*/                OPC_EmitInteger, MVT::i32, 0, 
/*3867*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*3881*/              /*Scope*/ 60, /*->3942*/
/*3882*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3884*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*3886*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3888*/                OPC_EmitMergeInputChains1_0,
/*3889*/                OPC_EmitInteger, MVT::i32, 0, 
/*3892*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3904*/                OPC_EmitInteger, MVT::i32, 0, 
/*3907*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3919*/                OPC_EmitInteger, MVT::i32, 1, 
/*3922*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3925*/                OPC_EmitInteger, MVT::i32, 0, 
/*3928*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*3942*/              0, /*End of Scope*/
/*3943*/            /*Scope*/ 32, /*->3976*/
/*3944*/              OPC_CheckPredicate, 27, // Predicate_store
/*3946*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*3948*/              OPC_Scope, 10, /*->3960*/ // 2 children in Scope
/*3950*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3952*/                OPC_EmitMergeInputChains1_0,
/*3953*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3960*/              /*Scope*/ 14, /*->3975*/
/*3961*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3963*/                OPC_EmitMergeInputChains1_0,
/*3964*/                OPC_EmitInteger, MVT::i32, 0, 
/*3967*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3975*/              0, /*End of Scope*/
/*3976*/            0, /*End of Scope*/
/*3977*/          /*Scope*/ 92, /*->4070*/
/*3978*/            OPC_CheckChild2Type, MVT::i64,
/*3980*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3982*/            OPC_Scope, 58, /*->4042*/ // 2 children in Scope
/*3984*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3986*/              OPC_Scope, 26, /*->4014*/ // 2 children in Scope
/*3988*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3990*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*3992*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3994*/                OPC_EmitMergeInputChains1_0,
/*3995*/                OPC_EmitInteger, MVT::i1, 0, 
/*3998*/                OPC_EmitInteger, MVT::i1, 0, 
/*4001*/                OPC_EmitInteger, MVT::i1, 0, 
/*4004*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4014*/              /*Scope*/ 26, /*->4041*/
/*4015*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4017*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4019*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4021*/                OPC_EmitMergeInputChains1_0,
/*4022*/                OPC_EmitInteger, MVT::i1, 0, 
/*4025*/                OPC_EmitInteger, MVT::i1, 0, 
/*4028*/                OPC_EmitInteger, MVT::i1, 0, 
/*4031*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4041*/              0, /*End of Scope*/
/*4042*/            /*Scope*/ 26, /*->4069*/
/*4043*/              OPC_CheckPredicate, 27, // Predicate_store
/*4045*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*4047*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4049*/              OPC_EmitMergeInputChains1_0,
/*4050*/              OPC_EmitInteger, MVT::i1, 0, 
/*4053*/              OPC_EmitInteger, MVT::i1, 0, 
/*4056*/              OPC_EmitInteger, MVT::i1, 0, 
/*4059*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 2, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4069*/            0, /*End of Scope*/
/*4070*/          0, /*End of Scope*/
/*4071*/        /*Scope*/ 73, /*->4145*/
/*4072*/          OPC_CheckChild1Type, MVT::v2i32,
/*4074*/          OPC_RecordChild2, // #2 = $index_gpr
/*4075*/          OPC_Scope, 36, /*->4113*/ // 2 children in Scope
/*4077*/            OPC_CheckChild2Type, MVT::i32,
/*4079*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4081*/            OPC_CheckPredicate, 27, // Predicate_store
/*4083*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4085*/            OPC_Scope, 10, /*->4097*/ // 2 children in Scope
/*4087*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4089*/              OPC_EmitMergeInputChains1_0,
/*4090*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4097*/            /*Scope*/ 14, /*->4112*/
/*4098*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4100*/              OPC_EmitMergeInputChains1_0,
/*4101*/              OPC_EmitInteger, MVT::i32, 0, 
/*4104*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4112*/            0, /*End of Scope*/
/*4113*/          /*Scope*/ 30, /*->4144*/
/*4114*/            OPC_CheckChild2Type, MVT::i64,
/*4116*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4118*/            OPC_CheckPredicate, 27, // Predicate_store
/*4120*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4122*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4124*/            OPC_EmitMergeInputChains1_0,
/*4125*/            OPC_EmitInteger, MVT::i1, 0, 
/*4128*/            OPC_EmitInteger, MVT::i1, 0, 
/*4131*/            OPC_EmitInteger, MVT::i1, 0, 
/*4134*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1, 0:i1)
/*4144*/          0, /*End of Scope*/
/*4145*/        /*Scope*/ 73, /*->4219*/
/*4146*/          OPC_CheckChild1Type, MVT::v4i32,
/*4148*/          OPC_RecordChild2, // #2 = $index_gpr
/*4149*/          OPC_Scope, 36, /*->4187*/ // 2 children in Scope
/*4151*/            OPC_CheckChild2Type, MVT::i32,
/*4153*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4155*/            OPC_CheckPredicate, 27, // Predicate_store
/*4157*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4159*/            OPC_Scope, 10, /*->4171*/ // 2 children in Scope
/*4161*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4163*/              OPC_EmitMergeInputChains1_0,
/*4164*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4171*/            /*Scope*/ 14, /*->4186*/
/*4172*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4174*/              OPC_EmitMergeInputChains1_0,
/*4175*/              OPC_EmitInteger, MVT::i32, 0, 
/*4178*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4186*/            0, /*End of Scope*/
/*4187*/          /*Scope*/ 30, /*->4218*/
/*4188*/            OPC_CheckChild2Type, MVT::i64,
/*4190*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4192*/            OPC_CheckPredicate, 27, // Predicate_store
/*4194*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4196*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4198*/            OPC_EmitMergeInputChains1_0,
/*4199*/            OPC_EmitInteger, MVT::i1, 0, 
/*4202*/            OPC_EmitInteger, MVT::i1, 0, 
/*4205*/            OPC_EmitInteger, MVT::i1, 0, 
/*4208*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$addr, ?:v4i32:$data, 0:i1, 0:i1, 0:i1)
/*4218*/          0, /*End of Scope*/
/*4219*/        /*Scope*/ 65, /*->4285*/
/*4220*/          OPC_CheckChild1Type, MVT::i16,
/*4222*/          OPC_RecordChild2, // #2 = $addr
/*4223*/          OPC_CheckChild2Type, MVT::i64,
/*4225*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4227*/          OPC_Scope, 28, /*->4257*/ // 2 children in Scope
/*4229*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4231*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4233*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4235*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4237*/            OPC_EmitMergeInputChains1_0,
/*4238*/            OPC_EmitInteger, MVT::i1, 0, 
/*4241*/            OPC_EmitInteger, MVT::i1, 0, 
/*4244*/            OPC_EmitInteger, MVT::i1, 0, 
/*4247*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                    // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4257*/          /*Scope*/ 26, /*->4284*/
/*4258*/            OPC_CheckPredicate, 27, // Predicate_store
/*4260*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4262*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4264*/            OPC_EmitMergeInputChains1_0,
/*4265*/            OPC_EmitInteger, MVT::i1, 0, 
/*4268*/            OPC_EmitInteger, MVT::i1, 0, 
/*4271*/            OPC_EmitInteger, MVT::i1, 0, 
/*4274*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4284*/          0, /*End of Scope*/
/*4285*/        0, /*End of Scope*/
/*4286*/      0, /*End of Scope*/
/*4287*/    /*SwitchOpcode*/ 21|128,70|128,3/*58133*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->62425
/*4292*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4293*/      OPC_Scope, 53|128,5/*693*/, /*->4989*/ // 98 children in Scope
/*4296*/        OPC_CheckChild1Integer, 114|128,46/*6002*/, 
/*4299*/        OPC_RecordChild2, // #1 = $rsrc
/*4300*/        OPC_CheckChild2Type, MVT::v4i32,
/*4302*/        OPC_Scope, 72, /*->4376*/ // 4 children in Scope
/*4304*/          OPC_MoveChild3,
/*4305*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4308*/          OPC_CheckType, MVT::i32,
/*4310*/          OPC_MoveParent,
/*4311*/          OPC_RecordChild4, // #2 = $soffset
/*4312*/          OPC_RecordChild5, // #3 = $offset
/*4313*/          OPC_MoveChild5,
/*4314*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4317*/          OPC_MoveParent,
/*4318*/          OPC_MoveChild6,
/*4319*/          OPC_CheckInteger, 0, 
/*4321*/          OPC_MoveParent,
/*4322*/          OPC_MoveChild7,
/*4323*/          OPC_CheckInteger, 0, 
/*4325*/          OPC_MoveParent,
/*4326*/          OPC_MoveChild, 8,
/*4328*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4331*/          OPC_RecordNode, // #4 = $glc
/*4332*/          OPC_MoveParent,
/*4333*/          OPC_MoveChild, 9,
/*4335*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4338*/          OPC_RecordNode, // #5 = $slc
/*4339*/          OPC_MoveParent,
/*4340*/          OPC_MoveChild, 10,
/*4342*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4345*/          OPC_RecordNode, // #6 = $tfe
/*4346*/          OPC_MoveParent,
/*4347*/          OPC_CheckType, MVT::i32,
/*4349*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4351*/          OPC_EmitMergeInputChains1_0,
/*4352*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4355*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4358*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4361*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6002:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4376*/        /*Scope*/ 76|128,1/*204*/, /*->4582*/
/*4378*/          OPC_RecordChild3, // #2 = $vaddr
/*4379*/          OPC_Scope, 2|128,1/*130*/, /*->4512*/ // 2 children in Scope
/*4382*/            OPC_CheckChild3Type, MVT::i32,
/*4384*/            OPC_RecordChild4, // #3 = $soffset
/*4385*/            OPC_RecordChild5, // #4 = $offset
/*4386*/            OPC_MoveChild5,
/*4387*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4390*/            OPC_MoveParent,
/*4391*/            OPC_MoveChild6,
/*4392*/            OPC_Scope, 58, /*->4452*/ // 2 children in Scope
/*4394*/              OPC_CheckInteger, 1, 
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_MoveChild7,
/*4398*/              OPC_CheckInteger, 0, 
/*4400*/              OPC_MoveParent,
/*4401*/              OPC_MoveChild, 8,
/*4403*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4406*/              OPC_RecordNode, // #5 = $glc
/*4407*/              OPC_MoveParent,
/*4408*/              OPC_MoveChild, 9,
/*4410*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4413*/              OPC_RecordNode, // #6 = $slc
/*4414*/              OPC_MoveParent,
/*4415*/              OPC_MoveChild, 10,
/*4417*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4420*/              OPC_RecordNode, // #7 = $tfe
/*4421*/              OPC_MoveParent,
/*4422*/              OPC_CheckType, MVT::i32,
/*4424*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4426*/              OPC_EmitMergeInputChains1_0,
/*4427*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4430*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4433*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4436*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4439*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4452*/            /*Scope*/ 58, /*->4511*/
/*4453*/              OPC_CheckInteger, 0, 
/*4455*/              OPC_MoveParent,
/*4456*/              OPC_MoveChild7,
/*4457*/              OPC_CheckInteger, 1, 
/*4459*/              OPC_MoveParent,
/*4460*/              OPC_MoveChild, 8,
/*4462*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4465*/              OPC_RecordNode, // #5 = $glc
/*4466*/              OPC_MoveParent,
/*4467*/              OPC_MoveChild, 9,
/*4469*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4472*/              OPC_RecordNode, // #6 = $slc
/*4473*/              OPC_MoveParent,
/*4474*/              OPC_MoveChild, 10,
/*4476*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4479*/              OPC_RecordNode, // #7 = $tfe
/*4480*/              OPC_MoveParent,
/*4481*/              OPC_CheckType, MVT::i32,
/*4483*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4485*/              OPC_EmitMergeInputChains1_0,
/*4486*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4489*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4492*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4495*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4498*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4511*/            0, /*End of Scope*/
/*4512*/          /*Scope*/ 68, /*->4581*/
/*4513*/            OPC_CheckChild3Type, MVT::v2i32,
/*4515*/            OPC_RecordChild4, // #3 = $soffset
/*4516*/            OPC_RecordChild5, // #4 = $offset
/*4517*/            OPC_MoveChild5,
/*4518*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4521*/            OPC_MoveParent,
/*4522*/            OPC_MoveChild6,
/*4523*/            OPC_CheckInteger, 1, 
/*4525*/            OPC_MoveParent,
/*4526*/            OPC_MoveChild7,
/*4527*/            OPC_CheckInteger, 1, 
/*4529*/            OPC_MoveParent,
/*4530*/            OPC_MoveChild, 8,
/*4532*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4535*/            OPC_RecordNode, // #5 = $glc
/*4536*/            OPC_MoveParent,
/*4537*/            OPC_MoveChild, 9,
/*4539*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4542*/            OPC_RecordNode, // #6 = $slc
/*4543*/            OPC_MoveParent,
/*4544*/            OPC_MoveChild, 10,
/*4546*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4549*/            OPC_RecordNode, // #7 = $tfe
/*4550*/            OPC_MoveParent,
/*4551*/            OPC_CheckType, MVT::i32,
/*4553*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4555*/            OPC_EmitMergeInputChains1_0,
/*4556*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4559*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4562*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4565*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4568*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6002:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4581*/          0, /*End of Scope*/
/*4582*/        /*Scope*/ 103, /*->4686*/
/*4583*/          OPC_MoveChild3,
/*4584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4587*/          OPC_CheckType, MVT::i32,
/*4589*/          OPC_MoveParent,
/*4590*/          OPC_RecordChild4, // #2 = $soffset
/*4591*/          OPC_RecordChild5, // #3 = $offset
/*4592*/          OPC_MoveChild5,
/*4593*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4596*/          OPC_MoveParent,
/*4597*/          OPC_MoveChild6,
/*4598*/          OPC_CheckInteger, 0, 
/*4600*/          OPC_MoveParent,
/*4601*/          OPC_MoveChild7,
/*4602*/          OPC_CheckInteger, 0, 
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveChild, 8,
/*4607*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4610*/          OPC_RecordNode, // #4 = $glc
/*4611*/          OPC_MoveParent,
/*4612*/          OPC_MoveChild, 9,
/*4614*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4617*/          OPC_RecordNode, // #5 = $slc
/*4618*/          OPC_MoveParent,
/*4619*/          OPC_MoveChild, 10,
/*4621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4624*/          OPC_RecordNode, // #6 = $tfe
/*4625*/          OPC_MoveParent,
/*4626*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->4656
/*4629*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4631*/            OPC_EmitMergeInputChains1_0,
/*4632*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4635*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4638*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4641*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4644*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6002:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4656*/          /*SwitchType*/ 27, MVT::v4i32,// ->4685
/*4658*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4660*/            OPC_EmitMergeInputChains1_0,
/*4661*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4664*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4667*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4670*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4673*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6002:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4685*/          0, // EndSwitchType
/*4686*/        /*Scope*/ 44|128,2/*300*/, /*->4988*/
/*4688*/          OPC_RecordChild3, // #2 = $vaddr
/*4689*/          OPC_Scope, 66|128,1/*194*/, /*->4886*/ // 2 children in Scope
/*4692*/            OPC_CheckChild3Type, MVT::i32,
/*4694*/            OPC_RecordChild4, // #3 = $soffset
/*4695*/            OPC_RecordChild5, // #4 = $offset
/*4696*/            OPC_MoveChild5,
/*4697*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4700*/            OPC_MoveParent,
/*4701*/            OPC_MoveChild6,
/*4702*/            OPC_Scope, 90, /*->4794*/ // 2 children in Scope
/*4704*/              OPC_CheckInteger, 1, 
/*4706*/              OPC_MoveParent,
/*4707*/              OPC_MoveChild7,
/*4708*/              OPC_CheckInteger, 0, 
/*4710*/              OPC_MoveParent,
/*4711*/              OPC_MoveChild, 8,
/*4713*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4716*/              OPC_RecordNode, // #5 = $glc
/*4717*/              OPC_MoveParent,
/*4718*/              OPC_MoveChild, 9,
/*4720*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4723*/              OPC_RecordNode, // #6 = $slc
/*4724*/              OPC_MoveParent,
/*4725*/              OPC_MoveChild, 10,
/*4727*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4730*/              OPC_RecordNode, // #7 = $tfe
/*4731*/              OPC_MoveParent,
/*4732*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4763
/*4735*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4737*/                OPC_EmitMergeInputChains1_0,
/*4738*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4741*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4744*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4747*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4763*/              /*SwitchType*/ 28, MVT::v4i32,// ->4793
/*4765*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4767*/                OPC_EmitMergeInputChains1_0,
/*4768*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4771*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4774*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4777*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4780*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4793*/              0, // EndSwitchType
/*4794*/            /*Scope*/ 90, /*->4885*/
/*4795*/              OPC_CheckInteger, 0, 
/*4797*/              OPC_MoveParent,
/*4798*/              OPC_MoveChild7,
/*4799*/              OPC_CheckInteger, 1, 
/*4801*/              OPC_MoveParent,
/*4802*/              OPC_MoveChild, 8,
/*4804*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4807*/              OPC_RecordNode, // #5 = $glc
/*4808*/              OPC_MoveParent,
/*4809*/              OPC_MoveChild, 9,
/*4811*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4814*/              OPC_RecordNode, // #6 = $slc
/*4815*/              OPC_MoveParent,
/*4816*/              OPC_MoveChild, 10,
/*4818*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4821*/              OPC_RecordNode, // #7 = $tfe
/*4822*/              OPC_MoveParent,
/*4823*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4854
/*4826*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4828*/                OPC_EmitMergeInputChains1_0,
/*4829*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4832*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4835*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4838*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4841*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4854*/              /*SwitchType*/ 28, MVT::v4i32,// ->4884
/*4856*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4858*/                OPC_EmitMergeInputChains1_0,
/*4859*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4862*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4865*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4868*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4871*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6002:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4884*/              0, // EndSwitchType
/*4885*/            0, /*End of Scope*/
/*4886*/          /*Scope*/ 100, /*->4987*/
/*4887*/            OPC_CheckChild3Type, MVT::v2i32,
/*4889*/            OPC_RecordChild4, // #3 = $soffset
/*4890*/            OPC_RecordChild5, // #4 = $offset
/*4891*/            OPC_MoveChild5,
/*4892*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4895*/            OPC_MoveParent,
/*4896*/            OPC_MoveChild6,
/*4897*/            OPC_CheckInteger, 1, 
/*4899*/            OPC_MoveParent,
/*4900*/            OPC_MoveChild7,
/*4901*/            OPC_CheckInteger, 1, 
/*4903*/            OPC_MoveParent,
/*4904*/            OPC_MoveChild, 8,
/*4906*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4909*/            OPC_RecordNode, // #5 = $glc
/*4910*/            OPC_MoveParent,
/*4911*/            OPC_MoveChild, 9,
/*4913*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4916*/            OPC_RecordNode, // #6 = $slc
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveChild, 10,
/*4920*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4923*/            OPC_RecordNode, // #7 = $tfe
/*4924*/            OPC_MoveParent,
/*4925*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4956
/*4928*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4930*/              OPC_EmitMergeInputChains1_0,
/*4931*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4934*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4937*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4940*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4943*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6002:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4956*/            /*SwitchType*/ 28, MVT::v4i32,// ->4986
/*4958*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4960*/              OPC_EmitMergeInputChains1_0,
/*4961*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4964*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4967*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4970*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4973*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6002:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4986*/            0, // EndSwitchType
/*4987*/          0, /*End of Scope*/
/*4988*/        0, /*End of Scope*/
/*4989*/      /*Scope*/ 17|128,1/*145*/, /*->5136*/
/*4991*/        OPC_CheckChild1Integer, 78|128,2/*334*/, 
/*4994*/        OPC_RecordChild2, // #1 = $vdata_in
/*4995*/        OPC_RecordChild3, // #2 = $rsrc
/*4996*/        OPC_Scope, 58, /*->5056*/ // 2 children in Scope
/*4998*/          OPC_CheckChild4Integer, 0, 
/*5000*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5001*/          OPC_RecordChild6, // #4 = $slc
/*5002*/          OPC_MoveChild6,
/*5003*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5006*/          OPC_MoveParent,
/*5007*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5009*/          OPC_Scope, 22, /*->5033*/ // 2 children in Scope
/*5011*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5014*/            OPC_EmitMergeInputChains1_0,
/*5015*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5018*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5021*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5033*/          /*Scope*/ 21, /*->5055*/
/*5034*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5037*/            OPC_EmitMergeInputChains1_0,
/*5038*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5041*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5044*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5055*/          0, /*End of Scope*/
/*5056*/        /*Scope*/ 78, /*->5135*/
/*5057*/          OPC_RecordChild4, // #3 = $vindex
/*5058*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5059*/          OPC_RecordChild6, // #5 = $slc
/*5060*/          OPC_MoveChild6,
/*5061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5064*/          OPC_MoveParent,
/*5065*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5067*/          OPC_Scope, 42, /*->5111*/ // 2 children in Scope
/*5069*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5072*/            OPC_EmitMergeInputChains1_0,
/*5073*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5076*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5079*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5082*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5093*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5096*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5099*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5111*/          /*Scope*/ 22, /*->5134*/
/*5112*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5115*/            OPC_EmitMergeInputChains1_0,
/*5116*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5119*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5122*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5134*/          0, /*End of Scope*/
/*5135*/        0, /*End of Scope*/
/*5136*/      /*Scope*/ 17|128,1/*145*/, /*->5283*/
/*5138*/        OPC_CheckChild1Integer, 71|128,2/*327*/, 
/*5141*/        OPC_RecordChild2, // #1 = $vdata_in
/*5142*/        OPC_RecordChild3, // #2 = $rsrc
/*5143*/        OPC_Scope, 58, /*->5203*/ // 2 children in Scope
/*5145*/          OPC_CheckChild4Integer, 0, 
/*5147*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5148*/          OPC_RecordChild6, // #4 = $slc
/*5149*/          OPC_MoveChild6,
/*5150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5153*/          OPC_MoveParent,
/*5154*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5156*/          OPC_Scope, 22, /*->5180*/ // 2 children in Scope
/*5158*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5161*/            OPC_EmitMergeInputChains1_0,
/*5162*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5165*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5168*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5180*/          /*Scope*/ 21, /*->5202*/
/*5181*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5184*/            OPC_EmitMergeInputChains1_0,
/*5185*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5188*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5191*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5202*/          0, /*End of Scope*/
/*5203*/        /*Scope*/ 78, /*->5282*/
/*5204*/          OPC_RecordChild4, // #3 = $vindex
/*5205*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5206*/          OPC_RecordChild6, // #5 = $slc
/*5207*/          OPC_MoveChild6,
/*5208*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5211*/          OPC_MoveParent,
/*5212*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5214*/          OPC_Scope, 42, /*->5258*/ // 2 children in Scope
/*5216*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5219*/            OPC_EmitMergeInputChains1_0,
/*5220*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5223*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5226*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5229*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5240*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5243*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5258*/          /*Scope*/ 22, /*->5281*/
/*5259*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5262*/            OPC_EmitMergeInputChains1_0,
/*5263*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5266*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5269*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5281*/          0, /*End of Scope*/
/*5282*/        0, /*End of Scope*/
/*5283*/      /*Scope*/ 17|128,1/*145*/, /*->5430*/
/*5285*/        OPC_CheckChild1Integer, 77|128,2/*333*/, 
/*5288*/        OPC_RecordChild2, // #1 = $vdata_in
/*5289*/        OPC_RecordChild3, // #2 = $rsrc
/*5290*/        OPC_Scope, 58, /*->5350*/ // 2 children in Scope
/*5292*/          OPC_CheckChild4Integer, 0, 
/*5294*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5295*/          OPC_RecordChild6, // #4 = $slc
/*5296*/          OPC_MoveChild6,
/*5297*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5303*/          OPC_Scope, 22, /*->5327*/ // 2 children in Scope
/*5305*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5308*/            OPC_EmitMergeInputChains1_0,
/*5309*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5312*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5315*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5327*/          /*Scope*/ 21, /*->5349*/
/*5328*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5331*/            OPC_EmitMergeInputChains1_0,
/*5332*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5335*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5338*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5349*/          0, /*End of Scope*/
/*5350*/        /*Scope*/ 78, /*->5429*/
/*5351*/          OPC_RecordChild4, // #3 = $vindex
/*5352*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5353*/          OPC_RecordChild6, // #5 = $slc
/*5354*/          OPC_MoveChild6,
/*5355*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5358*/          OPC_MoveParent,
/*5359*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5361*/          OPC_Scope, 42, /*->5405*/ // 2 children in Scope
/*5363*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5366*/            OPC_EmitMergeInputChains1_0,
/*5367*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5370*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5373*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5376*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5387*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5390*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5393*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5405*/          /*Scope*/ 22, /*->5428*/
/*5406*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5409*/            OPC_EmitMergeInputChains1_0,
/*5410*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5413*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5416*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5428*/          0, /*End of Scope*/
/*5429*/        0, /*End of Scope*/
/*5430*/      /*Scope*/ 17|128,1/*145*/, /*->5577*/
/*5432*/        OPC_CheckChild1Integer, 76|128,2/*332*/, 
/*5435*/        OPC_RecordChild2, // #1 = $vdata_in
/*5436*/        OPC_RecordChild3, // #2 = $rsrc
/*5437*/        OPC_Scope, 58, /*->5497*/ // 2 children in Scope
/*5439*/          OPC_CheckChild4Integer, 0, 
/*5441*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5442*/          OPC_RecordChild6, // #4 = $slc
/*5443*/          OPC_MoveChild6,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5450*/          OPC_Scope, 22, /*->5474*/ // 2 children in Scope
/*5452*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5455*/            OPC_EmitMergeInputChains1_0,
/*5456*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5459*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5462*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 332:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5474*/          /*Scope*/ 21, /*->5496*/
/*5475*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5478*/            OPC_EmitMergeInputChains1_0,
/*5479*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5482*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5485*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 332:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5496*/          0, /*End of Scope*/
/*5497*/        /*Scope*/ 78, /*->5576*/
/*5498*/          OPC_RecordChild4, // #3 = $vindex
/*5499*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5500*/          OPC_RecordChild6, // #5 = $slc
/*5501*/          OPC_MoveChild6,
/*5502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5505*/          OPC_MoveParent,
/*5506*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5508*/          OPC_Scope, 42, /*->5552*/ // 2 children in Scope
/*5510*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5513*/            OPC_EmitMergeInputChains1_0,
/*5514*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5517*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5520*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5523*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5534*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5537*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5540*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 332:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5552*/          /*Scope*/ 22, /*->5575*/
/*5553*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5556*/            OPC_EmitMergeInputChains1_0,
/*5557*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5560*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5563*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 332:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5575*/          0, /*End of Scope*/
/*5576*/        0, /*End of Scope*/
/*5577*/      /*Scope*/ 17|128,1/*145*/, /*->5724*/
/*5579*/        OPC_CheckChild1Integer, 80|128,2/*336*/, 
/*5582*/        OPC_RecordChild2, // #1 = $vdata_in
/*5583*/        OPC_RecordChild3, // #2 = $rsrc
/*5584*/        OPC_Scope, 58, /*->5644*/ // 2 children in Scope
/*5586*/          OPC_CheckChild4Integer, 0, 
/*5588*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5589*/          OPC_RecordChild6, // #4 = $slc
/*5590*/          OPC_MoveChild6,
/*5591*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5594*/          OPC_MoveParent,
/*5595*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5597*/          OPC_Scope, 22, /*->5621*/ // 2 children in Scope
/*5599*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5602*/            OPC_EmitMergeInputChains1_0,
/*5603*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5606*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5609*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5621*/          /*Scope*/ 21, /*->5643*/
/*5622*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5625*/            OPC_EmitMergeInputChains1_0,
/*5626*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5629*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5632*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5643*/          0, /*End of Scope*/
/*5644*/        /*Scope*/ 78, /*->5723*/
/*5645*/          OPC_RecordChild4, // #3 = $vindex
/*5646*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5647*/          OPC_RecordChild6, // #5 = $slc
/*5648*/          OPC_MoveChild6,
/*5649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5652*/          OPC_MoveParent,
/*5653*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5655*/          OPC_Scope, 42, /*->5699*/ // 2 children in Scope
/*5657*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5660*/            OPC_EmitMergeInputChains1_0,
/*5661*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5664*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5670*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5681*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5684*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5687*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5699*/          /*Scope*/ 22, /*->5722*/
/*5700*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5703*/            OPC_EmitMergeInputChains1_0,
/*5704*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5707*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5710*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5722*/          0, /*End of Scope*/
/*5723*/        0, /*End of Scope*/
/*5724*/      /*Scope*/ 17|128,1/*145*/, /*->5871*/
/*5726*/        OPC_CheckChild1Integer, 75|128,2/*331*/, 
/*5729*/        OPC_RecordChild2, // #1 = $vdata_in
/*5730*/        OPC_RecordChild3, // #2 = $rsrc
/*5731*/        OPC_Scope, 58, /*->5791*/ // 2 children in Scope
/*5733*/          OPC_CheckChild4Integer, 0, 
/*5735*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5736*/          OPC_RecordChild6, // #4 = $slc
/*5737*/          OPC_MoveChild6,
/*5738*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5741*/          OPC_MoveParent,
/*5742*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5744*/          OPC_Scope, 22, /*->5768*/ // 2 children in Scope
/*5746*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5749*/            OPC_EmitMergeInputChains1_0,
/*5750*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5753*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5756*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 331:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5768*/          /*Scope*/ 21, /*->5790*/
/*5769*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5772*/            OPC_EmitMergeInputChains1_0,
/*5773*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5776*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5779*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 331:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5790*/          0, /*End of Scope*/
/*5791*/        /*Scope*/ 78, /*->5870*/
/*5792*/          OPC_RecordChild4, // #3 = $vindex
/*5793*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5794*/          OPC_RecordChild6, // #5 = $slc
/*5795*/          OPC_MoveChild6,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5799*/          OPC_MoveParent,
/*5800*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5802*/          OPC_Scope, 42, /*->5846*/ // 2 children in Scope
/*5804*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5807*/            OPC_EmitMergeInputChains1_0,
/*5808*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5811*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5814*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5817*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5828*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5831*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5834*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 331:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5846*/          /*Scope*/ 22, /*->5869*/
/*5847*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5850*/            OPC_EmitMergeInputChains1_0,
/*5851*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5854*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5857*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 331:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5869*/          0, /*End of Scope*/
/*5870*/        0, /*End of Scope*/
/*5871*/      /*Scope*/ 17|128,1/*145*/, /*->6018*/
/*5873*/        OPC_CheckChild1Integer, 79|128,2/*335*/, 
/*5876*/        OPC_RecordChild2, // #1 = $vdata_in
/*5877*/        OPC_RecordChild3, // #2 = $rsrc
/*5878*/        OPC_Scope, 58, /*->5938*/ // 2 children in Scope
/*5880*/          OPC_CheckChild4Integer, 0, 
/*5882*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5883*/          OPC_RecordChild6, // #4 = $slc
/*5884*/          OPC_MoveChild6,
/*5885*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5888*/          OPC_MoveParent,
/*5889*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5891*/          OPC_Scope, 22, /*->5915*/ // 2 children in Scope
/*5893*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5896*/            OPC_EmitMergeInputChains1_0,
/*5897*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5900*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5903*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5915*/          /*Scope*/ 21, /*->5937*/
/*5916*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5919*/            OPC_EmitMergeInputChains1_0,
/*5920*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5923*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5926*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5937*/          0, /*End of Scope*/
/*5938*/        /*Scope*/ 78, /*->6017*/
/*5939*/          OPC_RecordChild4, // #3 = $vindex
/*5940*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5941*/          OPC_RecordChild6, // #5 = $slc
/*5942*/          OPC_MoveChild6,
/*5943*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5946*/          OPC_MoveParent,
/*5947*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5949*/          OPC_Scope, 42, /*->5993*/ // 2 children in Scope
/*5951*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5954*/            OPC_EmitMergeInputChains1_0,
/*5955*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5958*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5961*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5964*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5975*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5978*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5981*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5993*/          /*Scope*/ 22, /*->6016*/
/*5994*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5997*/            OPC_EmitMergeInputChains1_0,
/*5998*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6001*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6004*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6016*/          0, /*End of Scope*/
/*6017*/        0, /*End of Scope*/
/*6018*/      /*Scope*/ 17|128,1/*145*/, /*->6165*/
/*6020*/        OPC_CheckChild1Integer, 72|128,2/*328*/, 
/*6023*/        OPC_RecordChild2, // #1 = $vdata_in
/*6024*/        OPC_RecordChild3, // #2 = $rsrc
/*6025*/        OPC_Scope, 58, /*->6085*/ // 2 children in Scope
/*6027*/          OPC_CheckChild4Integer, 0, 
/*6029*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6030*/          OPC_RecordChild6, // #4 = $slc
/*6031*/          OPC_MoveChild6,
/*6032*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6038*/          OPC_Scope, 22, /*->6062*/ // 2 children in Scope
/*6040*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6043*/            OPC_EmitMergeInputChains1_0,
/*6044*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6047*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6050*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 328:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6062*/          /*Scope*/ 21, /*->6084*/
/*6063*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6066*/            OPC_EmitMergeInputChains1_0,
/*6067*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6070*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6073*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 328:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6084*/          0, /*End of Scope*/
/*6085*/        /*Scope*/ 78, /*->6164*/
/*6086*/          OPC_RecordChild4, // #3 = $vindex
/*6087*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6088*/          OPC_RecordChild6, // #5 = $slc
/*6089*/          OPC_MoveChild6,
/*6090*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6096*/          OPC_Scope, 42, /*->6140*/ // 2 children in Scope
/*6098*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6101*/            OPC_EmitMergeInputChains1_0,
/*6102*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6105*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6108*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6111*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6122*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6125*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6128*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 328:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6140*/          /*Scope*/ 22, /*->6163*/
/*6141*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6144*/            OPC_EmitMergeInputChains1_0,
/*6145*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6148*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6151*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 328:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6163*/          0, /*End of Scope*/
/*6164*/        0, /*End of Scope*/
/*6165*/      /*Scope*/ 17|128,1/*145*/, /*->6312*/
/*6167*/        OPC_CheckChild1Integer, 74|128,2/*330*/, 
/*6170*/        OPC_RecordChild2, // #1 = $vdata_in
/*6171*/        OPC_RecordChild3, // #2 = $rsrc
/*6172*/        OPC_Scope, 58, /*->6232*/ // 2 children in Scope
/*6174*/          OPC_CheckChild4Integer, 0, 
/*6176*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6177*/          OPC_RecordChild6, // #4 = $slc
/*6178*/          OPC_MoveChild6,
/*6179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6182*/          OPC_MoveParent,
/*6183*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6185*/          OPC_Scope, 22, /*->6209*/ // 2 children in Scope
/*6187*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6190*/            OPC_EmitMergeInputChains1_0,
/*6191*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6194*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6197*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 330:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6209*/          /*Scope*/ 21, /*->6231*/
/*6210*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6213*/            OPC_EmitMergeInputChains1_0,
/*6214*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6217*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6220*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 330:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6231*/          0, /*End of Scope*/
/*6232*/        /*Scope*/ 78, /*->6311*/
/*6233*/          OPC_RecordChild4, // #3 = $vindex
/*6234*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6235*/          OPC_RecordChild6, // #5 = $slc
/*6236*/          OPC_MoveChild6,
/*6237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6240*/          OPC_MoveParent,
/*6241*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6243*/          OPC_Scope, 42, /*->6287*/ // 2 children in Scope
/*6245*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6248*/            OPC_EmitMergeInputChains1_0,
/*6249*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6252*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6255*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6258*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6269*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6272*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6275*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 330:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6287*/          /*Scope*/ 22, /*->6310*/
/*6288*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6291*/            OPC_EmitMergeInputChains1_0,
/*6292*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6295*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6298*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 330:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6310*/          0, /*End of Scope*/
/*6311*/        0, /*End of Scope*/
/*6312*/      /*Scope*/ 17|128,1/*145*/, /*->6459*/
/*6314*/        OPC_CheckChild1Integer, 81|128,2/*337*/, 
/*6317*/        OPC_RecordChild2, // #1 = $vdata_in
/*6318*/        OPC_RecordChild3, // #2 = $rsrc
/*6319*/        OPC_Scope, 58, /*->6379*/ // 2 children in Scope
/*6321*/          OPC_CheckChild4Integer, 0, 
/*6323*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6324*/          OPC_RecordChild6, // #4 = $slc
/*6325*/          OPC_MoveChild6,
/*6326*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6329*/          OPC_MoveParent,
/*6330*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6332*/          OPC_Scope, 22, /*->6356*/ // 2 children in Scope
/*6334*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6337*/            OPC_EmitMergeInputChains1_0,
/*6338*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6341*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6344*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6356*/          /*Scope*/ 21, /*->6378*/
/*6357*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6360*/            OPC_EmitMergeInputChains1_0,
/*6361*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6364*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6367*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6378*/          0, /*End of Scope*/
/*6379*/        /*Scope*/ 78, /*->6458*/
/*6380*/          OPC_RecordChild4, // #3 = $vindex
/*6381*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6382*/          OPC_RecordChild6, // #5 = $slc
/*6383*/          OPC_MoveChild6,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6387*/          OPC_MoveParent,
/*6388*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6390*/          OPC_Scope, 42, /*->6434*/ // 2 children in Scope
/*6392*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6395*/            OPC_EmitMergeInputChains1_0,
/*6396*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6399*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6402*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6405*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6416*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6419*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6422*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6434*/          /*Scope*/ 22, /*->6457*/
/*6435*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6438*/            OPC_EmitMergeInputChains1_0,
/*6439*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6442*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6445*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6457*/          0, /*End of Scope*/
/*6458*/        0, /*End of Scope*/
/*6459*/      /*Scope*/ 17|128,2/*273*/, /*->6734*/
/*6461*/        OPC_CheckChild1Integer, 73|128,2/*329*/, 
/*6464*/        OPC_RecordChild2, // #1 = $data
/*6465*/        OPC_RecordChild3, // #2 = $cmp
/*6466*/        OPC_RecordChild4, // #3 = $rsrc
/*6467*/        OPC_Scope, 122, /*->6591*/ // 2 children in Scope
/*6469*/          OPC_MoveChild5,
/*6470*/          OPC_CheckInteger, 0, 
/*6472*/          OPC_MoveParent,
/*6473*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6474*/          OPC_RecordChild7, // #5 = $slc
/*6475*/          OPC_MoveChild7,
/*6476*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6479*/          OPC_MoveParent,
/*6480*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6482*/          OPC_Scope, 53, /*->6537*/ // 2 children in Scope
/*6484*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6487*/            OPC_EmitMergeInputChains1_0,
/*6488*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6491*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6494*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6497*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6508*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6511*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6514*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*6526*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6529*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 329:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6537*/          /*Scope*/ 52, /*->6590*/
/*6538*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6541*/            OPC_EmitMergeInputChains1_0,
/*6542*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6545*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6548*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6551*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*6562*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6565*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6568*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*6579*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6582*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 329:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6590*/          0, /*End of Scope*/
/*6591*/        /*Scope*/ 12|128,1/*140*/, /*->6733*/
/*6593*/          OPC_RecordChild5, // #4 = $vindex
/*6594*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6595*/          OPC_RecordChild7, // #6 = $slc
/*6596*/          OPC_MoveChild7,
/*6597*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6600*/          OPC_MoveParent,
/*6601*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6603*/          OPC_Scope, 73, /*->6678*/ // 2 children in Scope
/*6605*/            OPC_CheckComplexPat, /*CP*/10, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*6608*/            OPC_EmitMergeInputChains1_0,
/*6609*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6612*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6615*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6618*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*6629*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6632*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6635*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6638*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*6649*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6652*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6655*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*6667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6670*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 329:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6678*/          /*Scope*/ 53, /*->6732*/
/*6679*/            OPC_CheckComplexPat, /*CP*/11, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*6682*/            OPC_EmitMergeInputChains1_0,
/*6683*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6686*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6689*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6692*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6703*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6706*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6709*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*6721*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6724*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 329:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6732*/          0, /*End of Scope*/
/*6733*/        0, /*End of Scope*/
/*6734*/      /*Scope*/ 71|128,1/*199*/, /*->6935*/
/*6736*/        OPC_CheckChild1Integer, 120|128,2/*376*/, 
/*6739*/        OPC_RecordChild2, // #1 = $vdata
/*6740*/        OPC_RecordChild3, // #2 = $addr
/*6741*/        OPC_Scope, 63, /*->6806*/ // 3 children in Scope
/*6743*/          OPC_CheckChild3Type, MVT::i32,
/*6745*/          OPC_RecordChild4, // #3 = $rsrc
/*6746*/          OPC_RecordChild5, // #4 = $r128
/*6747*/          OPC_MoveChild5,
/*6748*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6751*/          OPC_MoveParent,
/*6752*/          OPC_RecordChild6, // #5 = $da
/*6753*/          OPC_MoveChild6,
/*6754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6757*/          OPC_MoveParent,
/*6758*/          OPC_RecordChild7, // #6 = $slc
/*6759*/          OPC_MoveChild7,
/*6760*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6763*/          OPC_MoveParent,
/*6764*/          OPC_EmitMergeInputChains1_0,
/*6765*/          OPC_EmitInteger, MVT::i16, 1, 
/*6768*/          OPC_EmitInteger, MVT::i1, 1, 
/*6771*/          OPC_EmitInteger, MVT::i1, 1, 
/*6774*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6777*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6780*/          OPC_EmitInteger, MVT::i1, 0, 
/*6783*/          OPC_EmitInteger, MVT::i1, 0, 
/*6786*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6789*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6806*/        /*Scope*/ 63, /*->6870*/
/*6807*/          OPC_CheckChild3Type, MVT::v2i32,
/*6809*/          OPC_RecordChild4, // #3 = $rsrc
/*6810*/          OPC_RecordChild5, // #4 = $r128
/*6811*/          OPC_MoveChild5,
/*6812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6815*/          OPC_MoveParent,
/*6816*/          OPC_RecordChild6, // #5 = $da
/*6817*/          OPC_MoveChild6,
/*6818*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6821*/          OPC_MoveParent,
/*6822*/          OPC_RecordChild7, // #6 = $slc
/*6823*/          OPC_MoveChild7,
/*6824*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6827*/          OPC_MoveParent,
/*6828*/          OPC_EmitMergeInputChains1_0,
/*6829*/          OPC_EmitInteger, MVT::i16, 1, 
/*6832*/          OPC_EmitInteger, MVT::i1, 1, 
/*6835*/          OPC_EmitInteger, MVT::i1, 1, 
/*6838*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6841*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6844*/          OPC_EmitInteger, MVT::i1, 0, 
/*6847*/          OPC_EmitInteger, MVT::i1, 0, 
/*6850*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6870*/        /*Scope*/ 63, /*->6934*/
/*6871*/          OPC_CheckChild3Type, MVT::v4i32,
/*6873*/          OPC_RecordChild4, // #3 = $rsrc
/*6874*/          OPC_RecordChild5, // #4 = $r128
/*6875*/          OPC_MoveChild5,
/*6876*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6879*/          OPC_MoveParent,
/*6880*/          OPC_RecordChild6, // #5 = $da
/*6881*/          OPC_MoveChild6,
/*6882*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6885*/          OPC_MoveParent,
/*6886*/          OPC_RecordChild7, // #6 = $slc
/*6887*/          OPC_MoveChild7,
/*6888*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6891*/          OPC_MoveParent,
/*6892*/          OPC_EmitMergeInputChains1_0,
/*6893*/          OPC_EmitInteger, MVT::i16, 1, 
/*6896*/          OPC_EmitInteger, MVT::i1, 1, 
/*6899*/          OPC_EmitInteger, MVT::i1, 1, 
/*6902*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6905*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6908*/          OPC_EmitInteger, MVT::i1, 0, 
/*6911*/          OPC_EmitInteger, MVT::i1, 0, 
/*6914*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 376:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6934*/        0, /*End of Scope*/
/*6935*/      /*Scope*/ 71|128,1/*199*/, /*->7136*/
/*6937*/        OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*6940*/        OPC_RecordChild2, // #1 = $vdata
/*6941*/        OPC_RecordChild3, // #2 = $addr
/*6942*/        OPC_Scope, 63, /*->7007*/ // 3 children in Scope
/*6944*/          OPC_CheckChild3Type, MVT::i32,
/*6946*/          OPC_RecordChild4, // #3 = $rsrc
/*6947*/          OPC_RecordChild5, // #4 = $r128
/*6948*/          OPC_MoveChild5,
/*6949*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6952*/          OPC_MoveParent,
/*6953*/          OPC_RecordChild6, // #5 = $da
/*6954*/          OPC_MoveChild6,
/*6955*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6958*/          OPC_MoveParent,
/*6959*/          OPC_RecordChild7, // #6 = $slc
/*6960*/          OPC_MoveChild7,
/*6961*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6964*/          OPC_MoveParent,
/*6965*/          OPC_EmitMergeInputChains1_0,
/*6966*/          OPC_EmitInteger, MVT::i16, 1, 
/*6969*/          OPC_EmitInteger, MVT::i1, 1, 
/*6972*/          OPC_EmitInteger, MVT::i1, 1, 
/*6975*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6978*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6981*/          OPC_EmitInteger, MVT::i1, 0, 
/*6984*/          OPC_EmitInteger, MVT::i1, 0, 
/*6987*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7007*/        /*Scope*/ 63, /*->7071*/
/*7008*/          OPC_CheckChild3Type, MVT::v2i32,
/*7010*/          OPC_RecordChild4, // #3 = $rsrc
/*7011*/          OPC_RecordChild5, // #4 = $r128
/*7012*/          OPC_MoveChild5,
/*7013*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7016*/          OPC_MoveParent,
/*7017*/          OPC_RecordChild6, // #5 = $da
/*7018*/          OPC_MoveChild6,
/*7019*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7022*/          OPC_MoveParent,
/*7023*/          OPC_RecordChild7, // #6 = $slc
/*7024*/          OPC_MoveChild7,
/*7025*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7028*/          OPC_MoveParent,
/*7029*/          OPC_EmitMergeInputChains1_0,
/*7030*/          OPC_EmitInteger, MVT::i16, 1, 
/*7033*/          OPC_EmitInteger, MVT::i1, 1, 
/*7036*/          OPC_EmitInteger, MVT::i1, 1, 
/*7039*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7042*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7045*/          OPC_EmitInteger, MVT::i1, 0, 
/*7048*/          OPC_EmitInteger, MVT::i1, 0, 
/*7051*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7054*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7071*/        /*Scope*/ 63, /*->7135*/
/*7072*/          OPC_CheckChild3Type, MVT::v4i32,
/*7074*/          OPC_RecordChild4, // #3 = $rsrc
/*7075*/          OPC_RecordChild5, // #4 = $r128
/*7076*/          OPC_MoveChild5,
/*7077*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7080*/          OPC_MoveParent,
/*7081*/          OPC_RecordChild6, // #5 = $da
/*7082*/          OPC_MoveChild6,
/*7083*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_RecordChild7, // #6 = $slc
/*7088*/          OPC_MoveChild7,
/*7089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7092*/          OPC_MoveParent,
/*7093*/          OPC_EmitMergeInputChains1_0,
/*7094*/          OPC_EmitInteger, MVT::i16, 1, 
/*7097*/          OPC_EmitInteger, MVT::i1, 1, 
/*7100*/          OPC_EmitInteger, MVT::i1, 1, 
/*7103*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7106*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7109*/          OPC_EmitInteger, MVT::i1, 0, 
/*7112*/          OPC_EmitInteger, MVT::i1, 0, 
/*7115*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7118*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7135*/        0, /*End of Scope*/
/*7136*/      /*Scope*/ 71|128,1/*199*/, /*->7337*/
/*7138*/        OPC_CheckChild1Integer, 119|128,2/*375*/, 
/*7141*/        OPC_RecordChild2, // #1 = $vdata
/*7142*/        OPC_RecordChild3, // #2 = $addr
/*7143*/        OPC_Scope, 63, /*->7208*/ // 3 children in Scope
/*7145*/          OPC_CheckChild3Type, MVT::i32,
/*7147*/          OPC_RecordChild4, // #3 = $rsrc
/*7148*/          OPC_RecordChild5, // #4 = $r128
/*7149*/          OPC_MoveChild5,
/*7150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7153*/          OPC_MoveParent,
/*7154*/          OPC_RecordChild6, // #5 = $da
/*7155*/          OPC_MoveChild6,
/*7156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7159*/          OPC_MoveParent,
/*7160*/          OPC_RecordChild7, // #6 = $slc
/*7161*/          OPC_MoveChild7,
/*7162*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_EmitMergeInputChains1_0,
/*7167*/          OPC_EmitInteger, MVT::i16, 1, 
/*7170*/          OPC_EmitInteger, MVT::i1, 1, 
/*7173*/          OPC_EmitInteger, MVT::i1, 1, 
/*7176*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7179*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7182*/          OPC_EmitInteger, MVT::i1, 0, 
/*7185*/          OPC_EmitInteger, MVT::i1, 0, 
/*7188*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7191*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 375:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7208*/        /*Scope*/ 63, /*->7272*/
/*7209*/          OPC_CheckChild3Type, MVT::v2i32,
/*7211*/          OPC_RecordChild4, // #3 = $rsrc
/*7212*/          OPC_RecordChild5, // #4 = $r128
/*7213*/          OPC_MoveChild5,
/*7214*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7217*/          OPC_MoveParent,
/*7218*/          OPC_RecordChild6, // #5 = $da
/*7219*/          OPC_MoveChild6,
/*7220*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7223*/          OPC_MoveParent,
/*7224*/          OPC_RecordChild7, // #6 = $slc
/*7225*/          OPC_MoveChild7,
/*7226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_EmitMergeInputChains1_0,
/*7231*/          OPC_EmitInteger, MVT::i16, 1, 
/*7234*/          OPC_EmitInteger, MVT::i1, 1, 
/*7237*/          OPC_EmitInteger, MVT::i1, 1, 
/*7240*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7243*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7246*/          OPC_EmitInteger, MVT::i1, 0, 
/*7249*/          OPC_EmitInteger, MVT::i1, 0, 
/*7252*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7255*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 375:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7272*/        /*Scope*/ 63, /*->7336*/
/*7273*/          OPC_CheckChild3Type, MVT::v4i32,
/*7275*/          OPC_RecordChild4, // #3 = $rsrc
/*7276*/          OPC_RecordChild5, // #4 = $r128
/*7277*/          OPC_MoveChild5,
/*7278*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7281*/          OPC_MoveParent,
/*7282*/          OPC_RecordChild6, // #5 = $da
/*7283*/          OPC_MoveChild6,
/*7284*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7287*/          OPC_MoveParent,
/*7288*/          OPC_RecordChild7, // #6 = $slc
/*7289*/          OPC_MoveChild7,
/*7290*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7293*/          OPC_MoveParent,
/*7294*/          OPC_EmitMergeInputChains1_0,
/*7295*/          OPC_EmitInteger, MVT::i16, 1, 
/*7298*/          OPC_EmitInteger, MVT::i1, 1, 
/*7301*/          OPC_EmitInteger, MVT::i1, 1, 
/*7304*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7307*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7310*/          OPC_EmitInteger, MVT::i1, 0, 
/*7313*/          OPC_EmitInteger, MVT::i1, 0, 
/*7316*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7319*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 375:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7336*/        0, /*End of Scope*/
/*7337*/      /*Scope*/ 71|128,1/*199*/, /*->7538*/
/*7339*/        OPC_CheckChild1Integer, 118|128,2/*374*/, 
/*7342*/        OPC_RecordChild2, // #1 = $vdata
/*7343*/        OPC_RecordChild3, // #2 = $addr
/*7344*/        OPC_Scope, 63, /*->7409*/ // 3 children in Scope
/*7346*/          OPC_CheckChild3Type, MVT::i32,
/*7348*/          OPC_RecordChild4, // #3 = $rsrc
/*7349*/          OPC_RecordChild5, // #4 = $r128
/*7350*/          OPC_MoveChild5,
/*7351*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7354*/          OPC_MoveParent,
/*7355*/          OPC_RecordChild6, // #5 = $da
/*7356*/          OPC_MoveChild6,
/*7357*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7360*/          OPC_MoveParent,
/*7361*/          OPC_RecordChild7, // #6 = $slc
/*7362*/          OPC_MoveChild7,
/*7363*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7366*/          OPC_MoveParent,
/*7367*/          OPC_EmitMergeInputChains1_0,
/*7368*/          OPC_EmitInteger, MVT::i16, 1, 
/*7371*/          OPC_EmitInteger, MVT::i1, 1, 
/*7374*/          OPC_EmitInteger, MVT::i1, 1, 
/*7377*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7380*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7383*/          OPC_EmitInteger, MVT::i1, 0, 
/*7386*/          OPC_EmitInteger, MVT::i1, 0, 
/*7389*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7392*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7409*/        /*Scope*/ 63, /*->7473*/
/*7410*/          OPC_CheckChild3Type, MVT::v2i32,
/*7412*/          OPC_RecordChild4, // #3 = $rsrc
/*7413*/          OPC_RecordChild5, // #4 = $r128
/*7414*/          OPC_MoveChild5,
/*7415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7418*/          OPC_MoveParent,
/*7419*/          OPC_RecordChild6, // #5 = $da
/*7420*/          OPC_MoveChild6,
/*7421*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7424*/          OPC_MoveParent,
/*7425*/          OPC_RecordChild7, // #6 = $slc
/*7426*/          OPC_MoveChild7,
/*7427*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7430*/          OPC_MoveParent,
/*7431*/          OPC_EmitMergeInputChains1_0,
/*7432*/          OPC_EmitInteger, MVT::i16, 1, 
/*7435*/          OPC_EmitInteger, MVT::i1, 1, 
/*7438*/          OPC_EmitInteger, MVT::i1, 1, 
/*7441*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7444*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7447*/          OPC_EmitInteger, MVT::i1, 0, 
/*7450*/          OPC_EmitInteger, MVT::i1, 0, 
/*7453*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7456*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7473*/        /*Scope*/ 63, /*->7537*/
/*7474*/          OPC_CheckChild3Type, MVT::v4i32,
/*7476*/          OPC_RecordChild4, // #3 = $rsrc
/*7477*/          OPC_RecordChild5, // #4 = $r128
/*7478*/          OPC_MoveChild5,
/*7479*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7482*/          OPC_MoveParent,
/*7483*/          OPC_RecordChild6, // #5 = $da
/*7484*/          OPC_MoveChild6,
/*7485*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7488*/          OPC_MoveParent,
/*7489*/          OPC_RecordChild7, // #6 = $slc
/*7490*/          OPC_MoveChild7,
/*7491*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7494*/          OPC_MoveParent,
/*7495*/          OPC_EmitMergeInputChains1_0,
/*7496*/          OPC_EmitInteger, MVT::i16, 1, 
/*7499*/          OPC_EmitInteger, MVT::i1, 1, 
/*7502*/          OPC_EmitInteger, MVT::i1, 1, 
/*7505*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7508*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7511*/          OPC_EmitInteger, MVT::i1, 0, 
/*7514*/          OPC_EmitInteger, MVT::i1, 0, 
/*7517*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7520*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7537*/        0, /*End of Scope*/
/*7538*/      /*Scope*/ 71|128,1/*199*/, /*->7739*/
/*7540*/        OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*7543*/        OPC_RecordChild2, // #1 = $vdata
/*7544*/        OPC_RecordChild3, // #2 = $addr
/*7545*/        OPC_Scope, 63, /*->7610*/ // 3 children in Scope
/*7547*/          OPC_CheckChild3Type, MVT::i32,
/*7549*/          OPC_RecordChild4, // #3 = $rsrc
/*7550*/          OPC_RecordChild5, // #4 = $r128
/*7551*/          OPC_MoveChild5,
/*7552*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7555*/          OPC_MoveParent,
/*7556*/          OPC_RecordChild6, // #5 = $da
/*7557*/          OPC_MoveChild6,
/*7558*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7561*/          OPC_MoveParent,
/*7562*/          OPC_RecordChild7, // #6 = $slc
/*7563*/          OPC_MoveChild7,
/*7564*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/          OPC_MoveParent,
/*7568*/          OPC_EmitMergeInputChains1_0,
/*7569*/          OPC_EmitInteger, MVT::i16, 1, 
/*7572*/          OPC_EmitInteger, MVT::i1, 1, 
/*7575*/          OPC_EmitInteger, MVT::i1, 1, 
/*7578*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7581*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7584*/          OPC_EmitInteger, MVT::i1, 0, 
/*7587*/          OPC_EmitInteger, MVT::i1, 0, 
/*7590*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7593*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7610*/        /*Scope*/ 63, /*->7674*/
/*7611*/          OPC_CheckChild3Type, MVT::v2i32,
/*7613*/          OPC_RecordChild4, // #3 = $rsrc
/*7614*/          OPC_RecordChild5, // #4 = $r128
/*7615*/          OPC_MoveChild5,
/*7616*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7619*/          OPC_MoveParent,
/*7620*/          OPC_RecordChild6, // #5 = $da
/*7621*/          OPC_MoveChild6,
/*7622*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7625*/          OPC_MoveParent,
/*7626*/          OPC_RecordChild7, // #6 = $slc
/*7627*/          OPC_MoveChild7,
/*7628*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7631*/          OPC_MoveParent,
/*7632*/          OPC_EmitMergeInputChains1_0,
/*7633*/          OPC_EmitInteger, MVT::i16, 1, 
/*7636*/          OPC_EmitInteger, MVT::i1, 1, 
/*7639*/          OPC_EmitInteger, MVT::i1, 1, 
/*7642*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7645*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7648*/          OPC_EmitInteger, MVT::i1, 0, 
/*7651*/          OPC_EmitInteger, MVT::i1, 0, 
/*7654*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7657*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7674*/        /*Scope*/ 63, /*->7738*/
/*7675*/          OPC_CheckChild3Type, MVT::v4i32,
/*7677*/          OPC_RecordChild4, // #3 = $rsrc
/*7678*/          OPC_RecordChild5, // #4 = $r128
/*7679*/          OPC_MoveChild5,
/*7680*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7683*/          OPC_MoveParent,
/*7684*/          OPC_RecordChild6, // #5 = $da
/*7685*/          OPC_MoveChild6,
/*7686*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7689*/          OPC_MoveParent,
/*7690*/          OPC_RecordChild7, // #6 = $slc
/*7691*/          OPC_MoveChild7,
/*7692*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7695*/          OPC_MoveParent,
/*7696*/          OPC_EmitMergeInputChains1_0,
/*7697*/          OPC_EmitInteger, MVT::i16, 1, 
/*7700*/          OPC_EmitInteger, MVT::i1, 1, 
/*7703*/          OPC_EmitInteger, MVT::i1, 1, 
/*7706*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7709*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7712*/          OPC_EmitInteger, MVT::i1, 0, 
/*7715*/          OPC_EmitInteger, MVT::i1, 0, 
/*7718*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7721*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7738*/        0, /*End of Scope*/
/*7739*/      /*Scope*/ 71|128,1/*199*/, /*->7940*/
/*7741*/        OPC_CheckChild1Integer, 117|128,2/*373*/, 
/*7744*/        OPC_RecordChild2, // #1 = $vdata
/*7745*/        OPC_RecordChild3, // #2 = $addr
/*7746*/        OPC_Scope, 63, /*->7811*/ // 3 children in Scope
/*7748*/          OPC_CheckChild3Type, MVT::i32,
/*7750*/          OPC_RecordChild4, // #3 = $rsrc
/*7751*/          OPC_RecordChild5, // #4 = $r128
/*7752*/          OPC_MoveChild5,
/*7753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7756*/          OPC_MoveParent,
/*7757*/          OPC_RecordChild6, // #5 = $da
/*7758*/          OPC_MoveChild6,
/*7759*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7762*/          OPC_MoveParent,
/*7763*/          OPC_RecordChild7, // #6 = $slc
/*7764*/          OPC_MoveChild7,
/*7765*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7768*/          OPC_MoveParent,
/*7769*/          OPC_EmitMergeInputChains1_0,
/*7770*/          OPC_EmitInteger, MVT::i16, 1, 
/*7773*/          OPC_EmitInteger, MVT::i1, 1, 
/*7776*/          OPC_EmitInteger, MVT::i1, 1, 
/*7779*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7782*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7785*/          OPC_EmitInteger, MVT::i1, 0, 
/*7788*/          OPC_EmitInteger, MVT::i1, 0, 
/*7791*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7794*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7811*/        /*Scope*/ 63, /*->7875*/
/*7812*/          OPC_CheckChild3Type, MVT::v2i32,
/*7814*/          OPC_RecordChild4, // #3 = $rsrc
/*7815*/          OPC_RecordChild5, // #4 = $r128
/*7816*/          OPC_MoveChild5,
/*7817*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7820*/          OPC_MoveParent,
/*7821*/          OPC_RecordChild6, // #5 = $da
/*7822*/          OPC_MoveChild6,
/*7823*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7826*/          OPC_MoveParent,
/*7827*/          OPC_RecordChild7, // #6 = $slc
/*7828*/          OPC_MoveChild7,
/*7829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7832*/          OPC_MoveParent,
/*7833*/          OPC_EmitMergeInputChains1_0,
/*7834*/          OPC_EmitInteger, MVT::i16, 1, 
/*7837*/          OPC_EmitInteger, MVT::i1, 1, 
/*7840*/          OPC_EmitInteger, MVT::i1, 1, 
/*7843*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7846*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7849*/          OPC_EmitInteger, MVT::i1, 0, 
/*7852*/          OPC_EmitInteger, MVT::i1, 0, 
/*7855*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7858*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7875*/        /*Scope*/ 63, /*->7939*/
/*7876*/          OPC_CheckChild3Type, MVT::v4i32,
/*7878*/          OPC_RecordChild4, // #3 = $rsrc
/*7879*/          OPC_RecordChild5, // #4 = $r128
/*7880*/          OPC_MoveChild5,
/*7881*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild6, // #5 = $da
/*7886*/          OPC_MoveChild6,
/*7887*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7890*/          OPC_MoveParent,
/*7891*/          OPC_RecordChild7, // #6 = $slc
/*7892*/          OPC_MoveChild7,
/*7893*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7896*/          OPC_MoveParent,
/*7897*/          OPC_EmitMergeInputChains1_0,
/*7898*/          OPC_EmitInteger, MVT::i16, 1, 
/*7901*/          OPC_EmitInteger, MVT::i1, 1, 
/*7904*/          OPC_EmitInteger, MVT::i1, 1, 
/*7907*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7910*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7913*/          OPC_EmitInteger, MVT::i1, 0, 
/*7916*/          OPC_EmitInteger, MVT::i1, 0, 
/*7919*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7922*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7939*/        0, /*End of Scope*/
/*7940*/      /*Scope*/ 71|128,1/*199*/, /*->8141*/
/*7942*/        OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*7945*/        OPC_RecordChild2, // #1 = $vdata
/*7946*/        OPC_RecordChild3, // #2 = $addr
/*7947*/        OPC_Scope, 63, /*->8012*/ // 3 children in Scope
/*7949*/          OPC_CheckChild3Type, MVT::i32,
/*7951*/          OPC_RecordChild4, // #3 = $rsrc
/*7952*/          OPC_RecordChild5, // #4 = $r128
/*7953*/          OPC_MoveChild5,
/*7954*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7957*/          OPC_MoveParent,
/*7958*/          OPC_RecordChild6, // #5 = $da
/*7959*/          OPC_MoveChild6,
/*7960*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7963*/          OPC_MoveParent,
/*7964*/          OPC_RecordChild7, // #6 = $slc
/*7965*/          OPC_MoveChild7,
/*7966*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_EmitMergeInputChains1_0,
/*7971*/          OPC_EmitInteger, MVT::i16, 1, 
/*7974*/          OPC_EmitInteger, MVT::i1, 1, 
/*7977*/          OPC_EmitInteger, MVT::i1, 1, 
/*7980*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7983*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7986*/          OPC_EmitInteger, MVT::i1, 0, 
/*7989*/          OPC_EmitInteger, MVT::i1, 0, 
/*7992*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8012*/        /*Scope*/ 63, /*->8076*/
/*8013*/          OPC_CheckChild3Type, MVT::v2i32,
/*8015*/          OPC_RecordChild4, // #3 = $rsrc
/*8016*/          OPC_RecordChild5, // #4 = $r128
/*8017*/          OPC_MoveChild5,
/*8018*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8021*/          OPC_MoveParent,
/*8022*/          OPC_RecordChild6, // #5 = $da
/*8023*/          OPC_MoveChild6,
/*8024*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8027*/          OPC_MoveParent,
/*8028*/          OPC_RecordChild7, // #6 = $slc
/*8029*/          OPC_MoveChild7,
/*8030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8033*/          OPC_MoveParent,
/*8034*/          OPC_EmitMergeInputChains1_0,
/*8035*/          OPC_EmitInteger, MVT::i16, 1, 
/*8038*/          OPC_EmitInteger, MVT::i1, 1, 
/*8041*/          OPC_EmitInteger, MVT::i1, 1, 
/*8044*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8047*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8050*/          OPC_EmitInteger, MVT::i1, 0, 
/*8053*/          OPC_EmitInteger, MVT::i1, 0, 
/*8056*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8059*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8076*/        /*Scope*/ 63, /*->8140*/
/*8077*/          OPC_CheckChild3Type, MVT::v4i32,
/*8079*/          OPC_RecordChild4, // #3 = $rsrc
/*8080*/          OPC_RecordChild5, // #4 = $r128
/*8081*/          OPC_MoveChild5,
/*8082*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8085*/          OPC_MoveParent,
/*8086*/          OPC_RecordChild6, // #5 = $da
/*8087*/          OPC_MoveChild6,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_RecordChild7, // #6 = $slc
/*8093*/          OPC_MoveChild7,
/*8094*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8097*/          OPC_MoveParent,
/*8098*/          OPC_EmitMergeInputChains1_0,
/*8099*/          OPC_EmitInteger, MVT::i16, 1, 
/*8102*/          OPC_EmitInteger, MVT::i1, 1, 
/*8105*/          OPC_EmitInteger, MVT::i1, 1, 
/*8108*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8111*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8114*/          OPC_EmitInteger, MVT::i1, 0, 
/*8117*/          OPC_EmitInteger, MVT::i1, 0, 
/*8120*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8123*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8140*/        0, /*End of Scope*/
/*8141*/      /*Scope*/ 71|128,1/*199*/, /*->8342*/
/*8143*/        OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*8146*/        OPC_RecordChild2, // #1 = $vdata
/*8147*/        OPC_RecordChild3, // #2 = $addr
/*8148*/        OPC_Scope, 63, /*->8213*/ // 3 children in Scope
/*8150*/          OPC_CheckChild3Type, MVT::i32,
/*8152*/          OPC_RecordChild4, // #3 = $rsrc
/*8153*/          OPC_RecordChild5, // #4 = $r128
/*8154*/          OPC_MoveChild5,
/*8155*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8158*/          OPC_MoveParent,
/*8159*/          OPC_RecordChild6, // #5 = $da
/*8160*/          OPC_MoveChild6,
/*8161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8164*/          OPC_MoveParent,
/*8165*/          OPC_RecordChild7, // #6 = $slc
/*8166*/          OPC_MoveChild7,
/*8167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8170*/          OPC_MoveParent,
/*8171*/          OPC_EmitMergeInputChains1_0,
/*8172*/          OPC_EmitInteger, MVT::i16, 1, 
/*8175*/          OPC_EmitInteger, MVT::i1, 1, 
/*8178*/          OPC_EmitInteger, MVT::i1, 1, 
/*8181*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8184*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8187*/          OPC_EmitInteger, MVT::i1, 0, 
/*8190*/          OPC_EmitInteger, MVT::i1, 0, 
/*8193*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8196*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8213*/        /*Scope*/ 63, /*->8277*/
/*8214*/          OPC_CheckChild3Type, MVT::v2i32,
/*8216*/          OPC_RecordChild4, // #3 = $rsrc
/*8217*/          OPC_RecordChild5, // #4 = $r128
/*8218*/          OPC_MoveChild5,
/*8219*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8222*/          OPC_MoveParent,
/*8223*/          OPC_RecordChild6, // #5 = $da
/*8224*/          OPC_MoveChild6,
/*8225*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8228*/          OPC_MoveParent,
/*8229*/          OPC_RecordChild7, // #6 = $slc
/*8230*/          OPC_MoveChild7,
/*8231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8234*/          OPC_MoveParent,
/*8235*/          OPC_EmitMergeInputChains1_0,
/*8236*/          OPC_EmitInteger, MVT::i16, 1, 
/*8239*/          OPC_EmitInteger, MVT::i1, 1, 
/*8242*/          OPC_EmitInteger, MVT::i1, 1, 
/*8245*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8248*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8251*/          OPC_EmitInteger, MVT::i1, 0, 
/*8254*/          OPC_EmitInteger, MVT::i1, 0, 
/*8257*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8260*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8277*/        /*Scope*/ 63, /*->8341*/
/*8278*/          OPC_CheckChild3Type, MVT::v4i32,
/*8280*/          OPC_RecordChild4, // #3 = $rsrc
/*8281*/          OPC_RecordChild5, // #4 = $r128
/*8282*/          OPC_MoveChild5,
/*8283*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8286*/          OPC_MoveParent,
/*8287*/          OPC_RecordChild6, // #5 = $da
/*8288*/          OPC_MoveChild6,
/*8289*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8292*/          OPC_MoveParent,
/*8293*/          OPC_RecordChild7, // #6 = $slc
/*8294*/          OPC_MoveChild7,
/*8295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8298*/          OPC_MoveParent,
/*8299*/          OPC_EmitMergeInputChains1_0,
/*8300*/          OPC_EmitInteger, MVT::i16, 1, 
/*8303*/          OPC_EmitInteger, MVT::i1, 1, 
/*8306*/          OPC_EmitInteger, MVT::i1, 1, 
/*8309*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8312*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8315*/          OPC_EmitInteger, MVT::i1, 0, 
/*8318*/          OPC_EmitInteger, MVT::i1, 0, 
/*8321*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8324*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8341*/        0, /*End of Scope*/
/*8342*/      /*Scope*/ 71|128,1/*199*/, /*->8543*/
/*8344*/        OPC_CheckChild1Integer, 116|128,2/*372*/, 
/*8347*/        OPC_RecordChild2, // #1 = $vdata
/*8348*/        OPC_RecordChild3, // #2 = $addr
/*8349*/        OPC_Scope, 63, /*->8414*/ // 3 children in Scope
/*8351*/          OPC_CheckChild3Type, MVT::i32,
/*8353*/          OPC_RecordChild4, // #3 = $rsrc
/*8354*/          OPC_RecordChild5, // #4 = $r128
/*8355*/          OPC_MoveChild5,
/*8356*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8359*/          OPC_MoveParent,
/*8360*/          OPC_RecordChild6, // #5 = $da
/*8361*/          OPC_MoveChild6,
/*8362*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8365*/          OPC_MoveParent,
/*8366*/          OPC_RecordChild7, // #6 = $slc
/*8367*/          OPC_MoveChild7,
/*8368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8371*/          OPC_MoveParent,
/*8372*/          OPC_EmitMergeInputChains1_0,
/*8373*/          OPC_EmitInteger, MVT::i16, 1, 
/*8376*/          OPC_EmitInteger, MVT::i1, 1, 
/*8379*/          OPC_EmitInteger, MVT::i1, 1, 
/*8382*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8385*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8388*/          OPC_EmitInteger, MVT::i1, 0, 
/*8391*/          OPC_EmitInteger, MVT::i1, 0, 
/*8394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8397*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8414*/        /*Scope*/ 63, /*->8478*/
/*8415*/          OPC_CheckChild3Type, MVT::v2i32,
/*8417*/          OPC_RecordChild4, // #3 = $rsrc
/*8418*/          OPC_RecordChild5, // #4 = $r128
/*8419*/          OPC_MoveChild5,
/*8420*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8423*/          OPC_MoveParent,
/*8424*/          OPC_RecordChild6, // #5 = $da
/*8425*/          OPC_MoveChild6,
/*8426*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8429*/          OPC_MoveParent,
/*8430*/          OPC_RecordChild7, // #6 = $slc
/*8431*/          OPC_MoveChild7,
/*8432*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8435*/          OPC_MoveParent,
/*8436*/          OPC_EmitMergeInputChains1_0,
/*8437*/          OPC_EmitInteger, MVT::i16, 1, 
/*8440*/          OPC_EmitInteger, MVT::i1, 1, 
/*8443*/          OPC_EmitInteger, MVT::i1, 1, 
/*8446*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8449*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8452*/          OPC_EmitInteger, MVT::i1, 0, 
/*8455*/          OPC_EmitInteger, MVT::i1, 0, 
/*8458*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8461*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8478*/        /*Scope*/ 63, /*->8542*/
/*8479*/          OPC_CheckChild3Type, MVT::v4i32,
/*8481*/          OPC_RecordChild4, // #3 = $rsrc
/*8482*/          OPC_RecordChild5, // #4 = $r128
/*8483*/          OPC_MoveChild5,
/*8484*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8487*/          OPC_MoveParent,
/*8488*/          OPC_RecordChild6, // #5 = $da
/*8489*/          OPC_MoveChild6,
/*8490*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8493*/          OPC_MoveParent,
/*8494*/          OPC_RecordChild7, // #6 = $slc
/*8495*/          OPC_MoveChild7,
/*8496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8499*/          OPC_MoveParent,
/*8500*/          OPC_EmitMergeInputChains1_0,
/*8501*/          OPC_EmitInteger, MVT::i16, 1, 
/*8504*/          OPC_EmitInteger, MVT::i1, 1, 
/*8507*/          OPC_EmitInteger, MVT::i1, 1, 
/*8510*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8513*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8516*/          OPC_EmitInteger, MVT::i1, 0, 
/*8519*/          OPC_EmitInteger, MVT::i1, 0, 
/*8522*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8525*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8542*/        0, /*End of Scope*/
/*8543*/      /*Scope*/ 71|128,1/*199*/, /*->8744*/
/*8545*/        OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*8548*/        OPC_RecordChild2, // #1 = $vdata
/*8549*/        OPC_RecordChild3, // #2 = $addr
/*8550*/        OPC_Scope, 63, /*->8615*/ // 3 children in Scope
/*8552*/          OPC_CheckChild3Type, MVT::i32,
/*8554*/          OPC_RecordChild4, // #3 = $rsrc
/*8555*/          OPC_RecordChild5, // #4 = $r128
/*8556*/          OPC_MoveChild5,
/*8557*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8560*/          OPC_MoveParent,
/*8561*/          OPC_RecordChild6, // #5 = $da
/*8562*/          OPC_MoveChild6,
/*8563*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8566*/          OPC_MoveParent,
/*8567*/          OPC_RecordChild7, // #6 = $slc
/*8568*/          OPC_MoveChild7,
/*8569*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8572*/          OPC_MoveParent,
/*8573*/          OPC_EmitMergeInputChains1_0,
/*8574*/          OPC_EmitInteger, MVT::i16, 1, 
/*8577*/          OPC_EmitInteger, MVT::i1, 1, 
/*8580*/          OPC_EmitInteger, MVT::i1, 1, 
/*8583*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8586*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8589*/          OPC_EmitInteger, MVT::i1, 0, 
/*8592*/          OPC_EmitInteger, MVT::i1, 0, 
/*8595*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8598*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8615*/        /*Scope*/ 63, /*->8679*/
/*8616*/          OPC_CheckChild3Type, MVT::v2i32,
/*8618*/          OPC_RecordChild4, // #3 = $rsrc
/*8619*/          OPC_RecordChild5, // #4 = $r128
/*8620*/          OPC_MoveChild5,
/*8621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8624*/          OPC_MoveParent,
/*8625*/          OPC_RecordChild6, // #5 = $da
/*8626*/          OPC_MoveChild6,
/*8627*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8630*/          OPC_MoveParent,
/*8631*/          OPC_RecordChild7, // #6 = $slc
/*8632*/          OPC_MoveChild7,
/*8633*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8636*/          OPC_MoveParent,
/*8637*/          OPC_EmitMergeInputChains1_0,
/*8638*/          OPC_EmitInteger, MVT::i16, 1, 
/*8641*/          OPC_EmitInteger, MVT::i1, 1, 
/*8644*/          OPC_EmitInteger, MVT::i1, 1, 
/*8647*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8650*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8653*/          OPC_EmitInteger, MVT::i1, 0, 
/*8656*/          OPC_EmitInteger, MVT::i1, 0, 
/*8659*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8662*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8679*/        /*Scope*/ 63, /*->8743*/
/*8680*/          OPC_CheckChild3Type, MVT::v4i32,
/*8682*/          OPC_RecordChild4, // #3 = $rsrc
/*8683*/          OPC_RecordChild5, // #4 = $r128
/*8684*/          OPC_MoveChild5,
/*8685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8688*/          OPC_MoveParent,
/*8689*/          OPC_RecordChild6, // #5 = $da
/*8690*/          OPC_MoveChild6,
/*8691*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8694*/          OPC_MoveParent,
/*8695*/          OPC_RecordChild7, // #6 = $slc
/*8696*/          OPC_MoveChild7,
/*8697*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_EmitMergeInputChains1_0,
/*8702*/          OPC_EmitInteger, MVT::i16, 1, 
/*8705*/          OPC_EmitInteger, MVT::i1, 1, 
/*8708*/          OPC_EmitInteger, MVT::i1, 1, 
/*8711*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8714*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8717*/          OPC_EmitInteger, MVT::i1, 0, 
/*8720*/          OPC_EmitInteger, MVT::i1, 0, 
/*8723*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8726*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8743*/        0, /*End of Scope*/
/*8744*/      /*Scope*/ 71|128,1/*199*/, /*->8945*/
/*8746*/        OPC_CheckChild1Integer, 115|128,2/*371*/, 
/*8749*/        OPC_RecordChild2, // #1 = $vdata
/*8750*/        OPC_RecordChild3, // #2 = $addr
/*8751*/        OPC_Scope, 63, /*->8816*/ // 3 children in Scope
/*8753*/          OPC_CheckChild3Type, MVT::i32,
/*8755*/          OPC_RecordChild4, // #3 = $rsrc
/*8756*/          OPC_RecordChild5, // #4 = $r128
/*8757*/          OPC_MoveChild5,
/*8758*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8761*/          OPC_MoveParent,
/*8762*/          OPC_RecordChild6, // #5 = $da
/*8763*/          OPC_MoveChild6,
/*8764*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8767*/          OPC_MoveParent,
/*8768*/          OPC_RecordChild7, // #6 = $slc
/*8769*/          OPC_MoveChild7,
/*8770*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8773*/          OPC_MoveParent,
/*8774*/          OPC_EmitMergeInputChains1_0,
/*8775*/          OPC_EmitInteger, MVT::i16, 1, 
/*8778*/          OPC_EmitInteger, MVT::i1, 1, 
/*8781*/          OPC_EmitInteger, MVT::i1, 1, 
/*8784*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8787*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8790*/          OPC_EmitInteger, MVT::i1, 0, 
/*8793*/          OPC_EmitInteger, MVT::i1, 0, 
/*8796*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8799*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8816*/        /*Scope*/ 63, /*->8880*/
/*8817*/          OPC_CheckChild3Type, MVT::v2i32,
/*8819*/          OPC_RecordChild4, // #3 = $rsrc
/*8820*/          OPC_RecordChild5, // #4 = $r128
/*8821*/          OPC_MoveChild5,
/*8822*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8825*/          OPC_MoveParent,
/*8826*/          OPC_RecordChild6, // #5 = $da
/*8827*/          OPC_MoveChild6,
/*8828*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8831*/          OPC_MoveParent,
/*8832*/          OPC_RecordChild7, // #6 = $slc
/*8833*/          OPC_MoveChild7,
/*8834*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/          OPC_MoveParent,
/*8838*/          OPC_EmitMergeInputChains1_0,
/*8839*/          OPC_EmitInteger, MVT::i16, 1, 
/*8842*/          OPC_EmitInteger, MVT::i1, 1, 
/*8845*/          OPC_EmitInteger, MVT::i1, 1, 
/*8848*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8851*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8854*/          OPC_EmitInteger, MVT::i1, 0, 
/*8857*/          OPC_EmitInteger, MVT::i1, 0, 
/*8860*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8863*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8880*/        /*Scope*/ 63, /*->8944*/
/*8881*/          OPC_CheckChild3Type, MVT::v4i32,
/*8883*/          OPC_RecordChild4, // #3 = $rsrc
/*8884*/          OPC_RecordChild5, // #4 = $r128
/*8885*/          OPC_MoveChild5,
/*8886*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8889*/          OPC_MoveParent,
/*8890*/          OPC_RecordChild6, // #5 = $da
/*8891*/          OPC_MoveChild6,
/*8892*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8895*/          OPC_MoveParent,
/*8896*/          OPC_RecordChild7, // #6 = $slc
/*8897*/          OPC_MoveChild7,
/*8898*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8901*/          OPC_MoveParent,
/*8902*/          OPC_EmitMergeInputChains1_0,
/*8903*/          OPC_EmitInteger, MVT::i16, 1, 
/*8906*/          OPC_EmitInteger, MVT::i1, 1, 
/*8909*/          OPC_EmitInteger, MVT::i1, 1, 
/*8912*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8915*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8918*/          OPC_EmitInteger, MVT::i1, 0, 
/*8921*/          OPC_EmitInteger, MVT::i1, 0, 
/*8924*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8927*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8944*/        0, /*End of Scope*/
/*8945*/      /*Scope*/ 71|128,1/*199*/, /*->9146*/
/*8947*/        OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*8950*/        OPC_RecordChild2, // #1 = $vdata
/*8951*/        OPC_RecordChild3, // #2 = $addr
/*8952*/        OPC_Scope, 63, /*->9017*/ // 3 children in Scope
/*8954*/          OPC_CheckChild3Type, MVT::i32,
/*8956*/          OPC_RecordChild4, // #3 = $rsrc
/*8957*/          OPC_RecordChild5, // #4 = $r128
/*8958*/          OPC_MoveChild5,
/*8959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8962*/          OPC_MoveParent,
/*8963*/          OPC_RecordChild6, // #5 = $da
/*8964*/          OPC_MoveChild6,
/*8965*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8968*/          OPC_MoveParent,
/*8969*/          OPC_RecordChild7, // #6 = $slc
/*8970*/          OPC_MoveChild7,
/*8971*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8974*/          OPC_MoveParent,
/*8975*/          OPC_EmitMergeInputChains1_0,
/*8976*/          OPC_EmitInteger, MVT::i16, 1, 
/*8979*/          OPC_EmitInteger, MVT::i1, 1, 
/*8982*/          OPC_EmitInteger, MVT::i1, 1, 
/*8985*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8988*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8991*/          OPC_EmitInteger, MVT::i1, 0, 
/*8994*/          OPC_EmitInteger, MVT::i1, 0, 
/*8997*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9000*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9017*/        /*Scope*/ 63, /*->9081*/
/*9018*/          OPC_CheckChild3Type, MVT::v2i32,
/*9020*/          OPC_RecordChild4, // #3 = $rsrc
/*9021*/          OPC_RecordChild5, // #4 = $r128
/*9022*/          OPC_MoveChild5,
/*9023*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9026*/          OPC_MoveParent,
/*9027*/          OPC_RecordChild6, // #5 = $da
/*9028*/          OPC_MoveChild6,
/*9029*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9032*/          OPC_MoveParent,
/*9033*/          OPC_RecordChild7, // #6 = $slc
/*9034*/          OPC_MoveChild7,
/*9035*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9038*/          OPC_MoveParent,
/*9039*/          OPC_EmitMergeInputChains1_0,
/*9040*/          OPC_EmitInteger, MVT::i16, 1, 
/*9043*/          OPC_EmitInteger, MVT::i1, 1, 
/*9046*/          OPC_EmitInteger, MVT::i1, 1, 
/*9049*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9052*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9055*/          OPC_EmitInteger, MVT::i1, 0, 
/*9058*/          OPC_EmitInteger, MVT::i1, 0, 
/*9061*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9064*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9081*/        /*Scope*/ 63, /*->9145*/
/*9082*/          OPC_CheckChild3Type, MVT::v4i32,
/*9084*/          OPC_RecordChild4, // #3 = $rsrc
/*9085*/          OPC_RecordChild5, // #4 = $r128
/*9086*/          OPC_MoveChild5,
/*9087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9090*/          OPC_MoveParent,
/*9091*/          OPC_RecordChild6, // #5 = $da
/*9092*/          OPC_MoveChild6,
/*9093*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9096*/          OPC_MoveParent,
/*9097*/          OPC_RecordChild7, // #6 = $slc
/*9098*/          OPC_MoveChild7,
/*9099*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9102*/          OPC_MoveParent,
/*9103*/          OPC_EmitMergeInputChains1_0,
/*9104*/          OPC_EmitInteger, MVT::i16, 1, 
/*9107*/          OPC_EmitInteger, MVT::i1, 1, 
/*9110*/          OPC_EmitInteger, MVT::i1, 1, 
/*9113*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9116*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9119*/          OPC_EmitInteger, MVT::i1, 0, 
/*9122*/          OPC_EmitInteger, MVT::i1, 0, 
/*9125*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9128*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9145*/        0, /*End of Scope*/
/*9146*/      /*Scope*/ 40|128,2/*296*/, /*->9444*/
/*9148*/        OPC_CheckChild1Integer, 113|128,2/*369*/, 
/*9151*/        OPC_RecordChild2, // #1 = $vsrc
/*9152*/        OPC_RecordChild3, // #2 = $vcmp
/*9153*/        OPC_RecordChild4, // #3 = $addr
/*9154*/        OPC_Scope, 95, /*->9251*/ // 3 children in Scope
/*9156*/          OPC_CheckChild4Type, MVT::i32,
/*9158*/          OPC_RecordChild5, // #4 = $rsrc
/*9159*/          OPC_RecordChild6, // #5 = $r128
/*9160*/          OPC_MoveChild6,
/*9161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9164*/          OPC_MoveParent,
/*9165*/          OPC_RecordChild7, // #6 = $da
/*9166*/          OPC_MoveChild7,
/*9167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9170*/          OPC_MoveParent,
/*9171*/          OPC_MoveChild, 8,
/*9173*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9176*/          OPC_RecordNode, // #7 = $slc
/*9177*/          OPC_MoveParent,
/*9178*/          OPC_EmitMergeInputChains1_0,
/*9179*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9182*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9185*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9188*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9199*/          OPC_EmitInteger, MVT::i16, 3, 
/*9202*/          OPC_EmitInteger, MVT::i1, 1, 
/*9205*/          OPC_EmitInteger, MVT::i1, 1, 
/*9208*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9211*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9214*/          OPC_EmitInteger, MVT::i1, 0, 
/*9217*/          OPC_EmitInteger, MVT::i1, 0, 
/*9220*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9223*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9240*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9243*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9251*/        /*Scope*/ 95, /*->9347*/
/*9252*/          OPC_CheckChild4Type, MVT::v2i32,
/*9254*/          OPC_RecordChild5, // #4 = $rsrc
/*9255*/          OPC_RecordChild6, // #5 = $r128
/*9256*/          OPC_MoveChild6,
/*9257*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9260*/          OPC_MoveParent,
/*9261*/          OPC_RecordChild7, // #6 = $da
/*9262*/          OPC_MoveChild7,
/*9263*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9266*/          OPC_MoveParent,
/*9267*/          OPC_MoveChild, 8,
/*9269*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9272*/          OPC_RecordNode, // #7 = $slc
/*9273*/          OPC_MoveParent,
/*9274*/          OPC_EmitMergeInputChains1_0,
/*9275*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9278*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9281*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9284*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9295*/          OPC_EmitInteger, MVT::i16, 3, 
/*9298*/          OPC_EmitInteger, MVT::i1, 1, 
/*9301*/          OPC_EmitInteger, MVT::i1, 1, 
/*9304*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9307*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9310*/          OPC_EmitInteger, MVT::i1, 0, 
/*9313*/          OPC_EmitInteger, MVT::i1, 0, 
/*9316*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9319*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9336*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9339*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9347*/        /*Scope*/ 95, /*->9443*/
/*9348*/          OPC_CheckChild4Type, MVT::v4i32,
/*9350*/          OPC_RecordChild5, // #4 = $rsrc
/*9351*/          OPC_RecordChild6, // #5 = $r128
/*9352*/          OPC_MoveChild6,
/*9353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9356*/          OPC_MoveParent,
/*9357*/          OPC_RecordChild7, // #6 = $da
/*9358*/          OPC_MoveChild7,
/*9359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9362*/          OPC_MoveParent,
/*9363*/          OPC_MoveChild, 8,
/*9365*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9368*/          OPC_RecordNode, // #7 = $slc
/*9369*/          OPC_MoveParent,
/*9370*/          OPC_EmitMergeInputChains1_0,
/*9371*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9374*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9377*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9380*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9391*/          OPC_EmitInteger, MVT::i16, 3, 
/*9394*/          OPC_EmitInteger, MVT::i1, 1, 
/*9397*/          OPC_EmitInteger, MVT::i1, 1, 
/*9400*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9403*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9406*/          OPC_EmitInteger, MVT::i1, 0, 
/*9409*/          OPC_EmitInteger, MVT::i1, 0, 
/*9412*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9415*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9432*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9435*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9443*/        0, /*End of Scope*/
/*9444*/      /*Scope*/ 22, /*->9467*/
/*9445*/        OPC_CheckChild1Integer, 97|128,3/*481*/, 
/*9448*/        OPC_RecordChild2, // #1 = $simm16
/*9449*/        OPC_MoveChild2,
/*9450*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9453*/        OPC_MoveParent,
/*9454*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9456*/        OPC_EmitMergeInputChains1_0,
/*9457*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9460*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 481:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9467*/      /*Scope*/ 12, /*->9480*/
/*9468*/        OPC_CheckChild1Integer, 100|128,3/*484*/, 
/*9471*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9473*/        OPC_EmitMergeInputChains1_0,
/*9474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 484:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9480*/      /*Scope*/ 12, /*->9493*/
/*9481*/        OPC_CheckChild1Integer, 99|128,3/*483*/, 
/*9484*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9486*/        OPC_EmitMergeInputChains1_0,
/*9487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 483:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9493*/      /*Scope*/ 21, /*->9515*/
/*9494*/        OPC_CheckChild1Integer, 68|128,47/*6084*/, 
/*9497*/        OPC_RecordChild2, // #1 = $vcc
/*9498*/        OPC_RecordChild3, // #2 = $target
/*9499*/        OPC_MoveChild3,
/*9500*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9503*/        OPC_MoveParent,
/*9504*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9506*/        OPC_EmitMergeInputChains1_0,
/*9507*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6084:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*9515*/      /*Scope*/ 25, /*->9541*/
/*9516*/        OPC_CheckChild1Integer, 64|128,47/*6080*/, 
/*9519*/        OPC_RecordChild2, // #1 = $src
/*9520*/        OPC_RecordChild3, // #2 = $target
/*9521*/        OPC_MoveChild3,
/*9522*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9525*/        OPC_MoveParent,
/*9526*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9528*/        OPC_EmitMergeInputChains1_0,
/*9529*/        OPC_EmitInteger, MVT::i1, 0, 
/*9532*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    MVT::i64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_w_chain:i64 6080:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*9541*/      /*Scope*/ 23|128,6/*791*/, /*->10334*/
/*9543*/        OPC_CheckChild1Integer, 124|128,2/*380*/, 
/*9546*/        OPC_RecordChild2, // #1 = $addr
/*9547*/        OPC_Scope, 27|128,1/*155*/, /*->9705*/ // 5 children in Scope
/*9550*/          OPC_CheckChild2Type, MVT::f32,
/*9552*/          OPC_RecordChild3, // #2 = $rsrc
/*9553*/          OPC_CheckChild3Type, MVT::v8i32,
/*9555*/          OPC_RecordChild4, // #3 = $sampler
/*9556*/          OPC_RecordChild5, // #4 = $dmask
/*9557*/          OPC_RecordChild6, // #5 = $unorm
/*9558*/          OPC_RecordChild7, // #6 = $glc
/*9559*/          OPC_MoveChild, 8,
/*9561*/          OPC_RecordNode, // #7 = $slc
/*9562*/          OPC_MoveParent,
/*9563*/          OPC_MoveChild, 9,
/*9565*/          OPC_RecordNode, // #8 = $lwe
/*9566*/          OPC_MoveParent,
/*9567*/          OPC_MoveChild, 10,
/*9569*/          OPC_RecordNode, // #9 = $da
/*9570*/          OPC_MoveParent,
/*9571*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9616
/*9574*/            OPC_EmitMergeInputChains1_0,
/*9575*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9578*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9581*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9584*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9587*/            OPC_EmitInteger, MVT::i1, 0, 
/*9590*/            OPC_EmitInteger, MVT::i1, 0, 
/*9593*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9596*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9599*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 380:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9616*/          /*SwitchType*/ 42, MVT::v2f32,// ->9660
/*9618*/            OPC_EmitMergeInputChains1_0,
/*9619*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9622*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9625*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9628*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9631*/            OPC_EmitInteger, MVT::i1, 0, 
/*9634*/            OPC_EmitInteger, MVT::i1, 0, 
/*9637*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9640*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9643*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 380:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9660*/          /*SwitchType*/ 42, MVT::v4f32,// ->9704
/*9662*/            OPC_EmitMergeInputChains1_0,
/*9663*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9666*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9669*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9672*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9675*/            OPC_EmitInteger, MVT::i1, 0, 
/*9678*/            OPC_EmitInteger, MVT::i1, 0, 
/*9681*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9684*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9687*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 380:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9704*/          0, // EndSwitchType
/*9705*/        /*Scope*/ 27|128,1/*155*/, /*->9862*/
/*9707*/          OPC_CheckChild2Type, MVT::v2f32,
/*9709*/          OPC_RecordChild3, // #2 = $rsrc
/*9710*/          OPC_CheckChild3Type, MVT::v8i32,
/*9712*/          OPC_RecordChild4, // #3 = $sampler
/*9713*/          OPC_RecordChild5, // #4 = $dmask
/*9714*/          OPC_RecordChild6, // #5 = $unorm
/*9715*/          OPC_RecordChild7, // #6 = $glc
/*9716*/          OPC_MoveChild, 8,
/*9718*/          OPC_RecordNode, // #7 = $slc
/*9719*/          OPC_MoveParent,
/*9720*/          OPC_MoveChild, 9,
/*9722*/          OPC_RecordNode, // #8 = $lwe
/*9723*/          OPC_MoveParent,
/*9724*/          OPC_MoveChild, 10,
/*9726*/          OPC_RecordNode, // #9 = $da
/*9727*/          OPC_MoveParent,
/*9728*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9773
/*9731*/            OPC_EmitMergeInputChains1_0,
/*9732*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9735*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9738*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9741*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9744*/            OPC_EmitInteger, MVT::i1, 0, 
/*9747*/            OPC_EmitInteger, MVT::i1, 0, 
/*9750*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9753*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9756*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 380:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9773*/          /*SwitchType*/ 42, MVT::v2f32,// ->9817
/*9775*/            OPC_EmitMergeInputChains1_0,
/*9776*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9779*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9782*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9785*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9788*/            OPC_EmitInteger, MVT::i1, 0, 
/*9791*/            OPC_EmitInteger, MVT::i1, 0, 
/*9794*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9797*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9800*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 380:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9817*/          /*SwitchType*/ 42, MVT::v4f32,// ->9861
/*9819*/            OPC_EmitMergeInputChains1_0,
/*9820*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9823*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9826*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9829*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9832*/            OPC_EmitInteger, MVT::i1, 0, 
/*9835*/            OPC_EmitInteger, MVT::i1, 0, 
/*9838*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9841*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9844*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 380:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9861*/          0, // EndSwitchType
/*9862*/        /*Scope*/ 27|128,1/*155*/, /*->10019*/
/*9864*/          OPC_CheckChild2Type, MVT::v4f32,
/*9866*/          OPC_RecordChild3, // #2 = $rsrc
/*9867*/          OPC_CheckChild3Type, MVT::v8i32,
/*9869*/          OPC_RecordChild4, // #3 = $sampler
/*9870*/          OPC_RecordChild5, // #4 = $dmask
/*9871*/          OPC_RecordChild6, // #5 = $unorm
/*9872*/          OPC_RecordChild7, // #6 = $glc
/*9873*/          OPC_MoveChild, 8,
/*9875*/          OPC_RecordNode, // #7 = $slc
/*9876*/          OPC_MoveParent,
/*9877*/          OPC_MoveChild, 9,
/*9879*/          OPC_RecordNode, // #8 = $lwe
/*9880*/          OPC_MoveParent,
/*9881*/          OPC_MoveChild, 10,
/*9883*/          OPC_RecordNode, // #9 = $da
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9930
/*9888*/            OPC_EmitMergeInputChains1_0,
/*9889*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9892*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9895*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9898*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9901*/            OPC_EmitInteger, MVT::i1, 0, 
/*9904*/            OPC_EmitInteger, MVT::i1, 0, 
/*9907*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9910*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9913*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 380:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9930*/          /*SwitchType*/ 42, MVT::v2f32,// ->9974
/*9932*/            OPC_EmitMergeInputChains1_0,
/*9933*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9936*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9939*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9942*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9945*/            OPC_EmitInteger, MVT::i1, 0, 
/*9948*/            OPC_EmitInteger, MVT::i1, 0, 
/*9951*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9954*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9957*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 380:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9974*/          /*SwitchType*/ 42, MVT::v4f32,// ->10018
/*9976*/            OPC_EmitMergeInputChains1_0,
/*9977*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9980*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9983*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9986*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9989*/            OPC_EmitInteger, MVT::i1, 0, 
/*9992*/            OPC_EmitInteger, MVT::i1, 0, 
/*9995*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9998*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 380:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10018*/         0, // EndSwitchType
/*10019*/       /*Scope*/ 27|128,1/*155*/, /*->10176*/
/*10021*/         OPC_CheckChild2Type, MVT::v8f32,
/*10023*/         OPC_RecordChild3, // #2 = $rsrc
/*10024*/         OPC_CheckChild3Type, MVT::v8i32,
/*10026*/         OPC_RecordChild4, // #3 = $sampler
/*10027*/         OPC_RecordChild5, // #4 = $dmask
/*10028*/         OPC_RecordChild6, // #5 = $unorm
/*10029*/         OPC_RecordChild7, // #6 = $glc
/*10030*/         OPC_MoveChild, 8,
/*10032*/         OPC_RecordNode, // #7 = $slc
/*10033*/         OPC_MoveParent,
/*10034*/         OPC_MoveChild, 9,
/*10036*/         OPC_RecordNode, // #8 = $lwe
/*10037*/         OPC_MoveParent,
/*10038*/         OPC_MoveChild, 10,
/*10040*/         OPC_RecordNode, // #9 = $da
/*10041*/         OPC_MoveParent,
/*10042*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10087
/*10045*/           OPC_EmitMergeInputChains1_0,
/*10046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10058*/           OPC_EmitInteger, MVT::i1, 0, 
/*10061*/           OPC_EmitInteger, MVT::i1, 0, 
/*10064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 380:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10087*/         /*SwitchType*/ 42, MVT::v2f32,// ->10131
/*10089*/           OPC_EmitMergeInputChains1_0,
/*10090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10102*/           OPC_EmitInteger, MVT::i1, 0, 
/*10105*/           OPC_EmitInteger, MVT::i1, 0, 
/*10108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 380:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10131*/         /*SwitchType*/ 42, MVT::v4f32,// ->10175
/*10133*/           OPC_EmitMergeInputChains1_0,
/*10134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10146*/           OPC_EmitInteger, MVT::i1, 0, 
/*10149*/           OPC_EmitInteger, MVT::i1, 0, 
/*10152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 380:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10175*/         0, // EndSwitchType
/*10176*/       /*Scope*/ 27|128,1/*155*/, /*->10333*/
/*10178*/         OPC_CheckChild2Type, MVT::v16f32,
/*10180*/         OPC_RecordChild3, // #2 = $rsrc
/*10181*/         OPC_CheckChild3Type, MVT::v8i32,
/*10183*/         OPC_RecordChild4, // #3 = $sampler
/*10184*/         OPC_RecordChild5, // #4 = $dmask
/*10185*/         OPC_RecordChild6, // #5 = $unorm
/*10186*/         OPC_RecordChild7, // #6 = $glc
/*10187*/         OPC_MoveChild, 8,
/*10189*/         OPC_RecordNode, // #7 = $slc
/*10190*/         OPC_MoveParent,
/*10191*/         OPC_MoveChild, 9,
/*10193*/         OPC_RecordNode, // #8 = $lwe
/*10194*/         OPC_MoveParent,
/*10195*/         OPC_MoveChild, 10,
/*10197*/         OPC_RecordNode, // #9 = $da
/*10198*/         OPC_MoveParent,
/*10199*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10244
/*10202*/           OPC_EmitMergeInputChains1_0,
/*10203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10215*/           OPC_EmitInteger, MVT::i1, 0, 
/*10218*/           OPC_EmitInteger, MVT::i1, 0, 
/*10221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 380:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10244*/         /*SwitchType*/ 42, MVT::v2f32,// ->10288
/*10246*/           OPC_EmitMergeInputChains1_0,
/*10247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10259*/           OPC_EmitInteger, MVT::i1, 0, 
/*10262*/           OPC_EmitInteger, MVT::i1, 0, 
/*10265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 380:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10288*/         /*SwitchType*/ 42, MVT::v4f32,// ->10332
/*10290*/           OPC_EmitMergeInputChains1_0,
/*10291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10303*/           OPC_EmitInteger, MVT::i1, 0, 
/*10306*/           OPC_EmitInteger, MVT::i1, 0, 
/*10309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 380:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10332*/         0, // EndSwitchType
/*10333*/       0, /*End of Scope*/
/*10334*/     /*Scope*/ 23|128,6/*791*/, /*->11127*/
/*10336*/       OPC_CheckChild1Integer, 13|128,3/*397*/, 
/*10339*/       OPC_RecordChild2, // #1 = $addr
/*10340*/       OPC_Scope, 27|128,1/*155*/, /*->10498*/ // 5 children in Scope
/*10343*/         OPC_CheckChild2Type, MVT::f32,
/*10345*/         OPC_RecordChild3, // #2 = $rsrc
/*10346*/         OPC_CheckChild3Type, MVT::v8i32,
/*10348*/         OPC_RecordChild4, // #3 = $sampler
/*10349*/         OPC_RecordChild5, // #4 = $dmask
/*10350*/         OPC_RecordChild6, // #5 = $unorm
/*10351*/         OPC_RecordChild7, // #6 = $glc
/*10352*/         OPC_MoveChild, 8,
/*10354*/         OPC_RecordNode, // #7 = $slc
/*10355*/         OPC_MoveParent,
/*10356*/         OPC_MoveChild, 9,
/*10358*/         OPC_RecordNode, // #8 = $lwe
/*10359*/         OPC_MoveParent,
/*10360*/         OPC_MoveChild, 10,
/*10362*/         OPC_RecordNode, // #9 = $da
/*10363*/         OPC_MoveParent,
/*10364*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10409
/*10367*/           OPC_EmitMergeInputChains1_0,
/*10368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10380*/           OPC_EmitInteger, MVT::i1, 0, 
/*10383*/           OPC_EmitInteger, MVT::i1, 0, 
/*10386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10409*/         /*SwitchType*/ 42, MVT::v2f32,// ->10453
/*10411*/           OPC_EmitMergeInputChains1_0,
/*10412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10424*/           OPC_EmitInteger, MVT::i1, 0, 
/*10427*/           OPC_EmitInteger, MVT::i1, 0, 
/*10430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10453*/         /*SwitchType*/ 42, MVT::v4f32,// ->10497
/*10455*/           OPC_EmitMergeInputChains1_0,
/*10456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10468*/           OPC_EmitInteger, MVT::i1, 0, 
/*10471*/           OPC_EmitInteger, MVT::i1, 0, 
/*10474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10497*/         0, // EndSwitchType
/*10498*/       /*Scope*/ 27|128,1/*155*/, /*->10655*/
/*10500*/         OPC_CheckChild2Type, MVT::v2f32,
/*10502*/         OPC_RecordChild3, // #2 = $rsrc
/*10503*/         OPC_CheckChild3Type, MVT::v8i32,
/*10505*/         OPC_RecordChild4, // #3 = $sampler
/*10506*/         OPC_RecordChild5, // #4 = $dmask
/*10507*/         OPC_RecordChild6, // #5 = $unorm
/*10508*/         OPC_RecordChild7, // #6 = $glc
/*10509*/         OPC_MoveChild, 8,
/*10511*/         OPC_RecordNode, // #7 = $slc
/*10512*/         OPC_MoveParent,
/*10513*/         OPC_MoveChild, 9,
/*10515*/         OPC_RecordNode, // #8 = $lwe
/*10516*/         OPC_MoveParent,
/*10517*/         OPC_MoveChild, 10,
/*10519*/         OPC_RecordNode, // #9 = $da
/*10520*/         OPC_MoveParent,
/*10521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10566
/*10524*/           OPC_EmitMergeInputChains1_0,
/*10525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10537*/           OPC_EmitInteger, MVT::i1, 0, 
/*10540*/           OPC_EmitInteger, MVT::i1, 0, 
/*10543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10566*/         /*SwitchType*/ 42, MVT::v2f32,// ->10610
/*10568*/           OPC_EmitMergeInputChains1_0,
/*10569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10581*/           OPC_EmitInteger, MVT::i1, 0, 
/*10584*/           OPC_EmitInteger, MVT::i1, 0, 
/*10587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10610*/         /*SwitchType*/ 42, MVT::v4f32,// ->10654
/*10612*/           OPC_EmitMergeInputChains1_0,
/*10613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10625*/           OPC_EmitInteger, MVT::i1, 0, 
/*10628*/           OPC_EmitInteger, MVT::i1, 0, 
/*10631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10654*/         0, // EndSwitchType
/*10655*/       /*Scope*/ 27|128,1/*155*/, /*->10812*/
/*10657*/         OPC_CheckChild2Type, MVT::v4f32,
/*10659*/         OPC_RecordChild3, // #2 = $rsrc
/*10660*/         OPC_CheckChild3Type, MVT::v8i32,
/*10662*/         OPC_RecordChild4, // #3 = $sampler
/*10663*/         OPC_RecordChild5, // #4 = $dmask
/*10664*/         OPC_RecordChild6, // #5 = $unorm
/*10665*/         OPC_RecordChild7, // #6 = $glc
/*10666*/         OPC_MoveChild, 8,
/*10668*/         OPC_RecordNode, // #7 = $slc
/*10669*/         OPC_MoveParent,
/*10670*/         OPC_MoveChild, 9,
/*10672*/         OPC_RecordNode, // #8 = $lwe
/*10673*/         OPC_MoveParent,
/*10674*/         OPC_MoveChild, 10,
/*10676*/         OPC_RecordNode, // #9 = $da
/*10677*/         OPC_MoveParent,
/*10678*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10723
/*10681*/           OPC_EmitMergeInputChains1_0,
/*10682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10694*/           OPC_EmitInteger, MVT::i1, 0, 
/*10697*/           OPC_EmitInteger, MVT::i1, 0, 
/*10700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10723*/         /*SwitchType*/ 42, MVT::v2f32,// ->10767
/*10725*/           OPC_EmitMergeInputChains1_0,
/*10726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10738*/           OPC_EmitInteger, MVT::i1, 0, 
/*10741*/           OPC_EmitInteger, MVT::i1, 0, 
/*10744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10767*/         /*SwitchType*/ 42, MVT::v4f32,// ->10811
/*10769*/           OPC_EmitMergeInputChains1_0,
/*10770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10782*/           OPC_EmitInteger, MVT::i1, 0, 
/*10785*/           OPC_EmitInteger, MVT::i1, 0, 
/*10788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10811*/         0, // EndSwitchType
/*10812*/       /*Scope*/ 27|128,1/*155*/, /*->10969*/
/*10814*/         OPC_CheckChild2Type, MVT::v8f32,
/*10816*/         OPC_RecordChild3, // #2 = $rsrc
/*10817*/         OPC_CheckChild3Type, MVT::v8i32,
/*10819*/         OPC_RecordChild4, // #3 = $sampler
/*10820*/         OPC_RecordChild5, // #4 = $dmask
/*10821*/         OPC_RecordChild6, // #5 = $unorm
/*10822*/         OPC_RecordChild7, // #6 = $glc
/*10823*/         OPC_MoveChild, 8,
/*10825*/         OPC_RecordNode, // #7 = $slc
/*10826*/         OPC_MoveParent,
/*10827*/         OPC_MoveChild, 9,
/*10829*/         OPC_RecordNode, // #8 = $lwe
/*10830*/         OPC_MoveParent,
/*10831*/         OPC_MoveChild, 10,
/*10833*/         OPC_RecordNode, // #9 = $da
/*10834*/         OPC_MoveParent,
/*10835*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10880
/*10838*/           OPC_EmitMergeInputChains1_0,
/*10839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10851*/           OPC_EmitInteger, MVT::i1, 0, 
/*10854*/           OPC_EmitInteger, MVT::i1, 0, 
/*10857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10880*/         /*SwitchType*/ 42, MVT::v2f32,// ->10924
/*10882*/           OPC_EmitMergeInputChains1_0,
/*10883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10895*/           OPC_EmitInteger, MVT::i1, 0, 
/*10898*/           OPC_EmitInteger, MVT::i1, 0, 
/*10901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10924*/         /*SwitchType*/ 42, MVT::v4f32,// ->10968
/*10926*/           OPC_EmitMergeInputChains1_0,
/*10927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10939*/           OPC_EmitInteger, MVT::i1, 0, 
/*10942*/           OPC_EmitInteger, MVT::i1, 0, 
/*10945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10968*/         0, // EndSwitchType
/*10969*/       /*Scope*/ 27|128,1/*155*/, /*->11126*/
/*10971*/         OPC_CheckChild2Type, MVT::v16f32,
/*10973*/         OPC_RecordChild3, // #2 = $rsrc
/*10974*/         OPC_CheckChild3Type, MVT::v8i32,
/*10976*/         OPC_RecordChild4, // #3 = $sampler
/*10977*/         OPC_RecordChild5, // #4 = $dmask
/*10978*/         OPC_RecordChild6, // #5 = $unorm
/*10979*/         OPC_RecordChild7, // #6 = $glc
/*10980*/         OPC_MoveChild, 8,
/*10982*/         OPC_RecordNode, // #7 = $slc
/*10983*/         OPC_MoveParent,
/*10984*/         OPC_MoveChild, 9,
/*10986*/         OPC_RecordNode, // #8 = $lwe
/*10987*/         OPC_MoveParent,
/*10988*/         OPC_MoveChild, 10,
/*10990*/         OPC_RecordNode, // #9 = $da
/*10991*/         OPC_MoveParent,
/*10992*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11037
/*10995*/           OPC_EmitMergeInputChains1_0,
/*10996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11008*/           OPC_EmitInteger, MVT::i1, 0, 
/*11011*/           OPC_EmitInteger, MVT::i1, 0, 
/*11014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11037*/         /*SwitchType*/ 42, MVT::v2f32,// ->11081
/*11039*/           OPC_EmitMergeInputChains1_0,
/*11040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11052*/           OPC_EmitInteger, MVT::i1, 0, 
/*11055*/           OPC_EmitInteger, MVT::i1, 0, 
/*11058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11081*/         /*SwitchType*/ 42, MVT::v4f32,// ->11125
/*11083*/           OPC_EmitMergeInputChains1_0,
/*11084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11096*/           OPC_EmitInteger, MVT::i1, 0, 
/*11099*/           OPC_EmitInteger, MVT::i1, 0, 
/*11102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11125*/         0, // EndSwitchType
/*11126*/       0, /*End of Scope*/
/*11127*/     /*Scope*/ 23|128,6/*791*/, /*->11920*/
/*11129*/       OPC_CheckChild1Integer, 15|128,3/*399*/, 
/*11132*/       OPC_RecordChild2, // #1 = $addr
/*11133*/       OPC_Scope, 27|128,1/*155*/, /*->11291*/ // 5 children in Scope
/*11136*/         OPC_CheckChild2Type, MVT::f32,
/*11138*/         OPC_RecordChild3, // #2 = $rsrc
/*11139*/         OPC_CheckChild3Type, MVT::v8i32,
/*11141*/         OPC_RecordChild4, // #3 = $sampler
/*11142*/         OPC_RecordChild5, // #4 = $dmask
/*11143*/         OPC_RecordChild6, // #5 = $unorm
/*11144*/         OPC_RecordChild7, // #6 = $glc
/*11145*/         OPC_MoveChild, 8,
/*11147*/         OPC_RecordNode, // #7 = $slc
/*11148*/         OPC_MoveParent,
/*11149*/         OPC_MoveChild, 9,
/*11151*/         OPC_RecordNode, // #8 = $lwe
/*11152*/         OPC_MoveParent,
/*11153*/         OPC_MoveChild, 10,
/*11155*/         OPC_RecordNode, // #9 = $da
/*11156*/         OPC_MoveParent,
/*11157*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11202
/*11160*/           OPC_EmitMergeInputChains1_0,
/*11161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11173*/           OPC_EmitInteger, MVT::i1, 0, 
/*11176*/           OPC_EmitInteger, MVT::i1, 0, 
/*11179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11202*/         /*SwitchType*/ 42, MVT::v2f32,// ->11246
/*11204*/           OPC_EmitMergeInputChains1_0,
/*11205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11217*/           OPC_EmitInteger, MVT::i1, 0, 
/*11220*/           OPC_EmitInteger, MVT::i1, 0, 
/*11223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11246*/         /*SwitchType*/ 42, MVT::v4f32,// ->11290
/*11248*/           OPC_EmitMergeInputChains1_0,
/*11249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11261*/           OPC_EmitInteger, MVT::i1, 0, 
/*11264*/           OPC_EmitInteger, MVT::i1, 0, 
/*11267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11290*/         0, // EndSwitchType
/*11291*/       /*Scope*/ 27|128,1/*155*/, /*->11448*/
/*11293*/         OPC_CheckChild2Type, MVT::v2f32,
/*11295*/         OPC_RecordChild3, // #2 = $rsrc
/*11296*/         OPC_CheckChild3Type, MVT::v8i32,
/*11298*/         OPC_RecordChild4, // #3 = $sampler
/*11299*/         OPC_RecordChild5, // #4 = $dmask
/*11300*/         OPC_RecordChild6, // #5 = $unorm
/*11301*/         OPC_RecordChild7, // #6 = $glc
/*11302*/         OPC_MoveChild, 8,
/*11304*/         OPC_RecordNode, // #7 = $slc
/*11305*/         OPC_MoveParent,
/*11306*/         OPC_MoveChild, 9,
/*11308*/         OPC_RecordNode, // #8 = $lwe
/*11309*/         OPC_MoveParent,
/*11310*/         OPC_MoveChild, 10,
/*11312*/         OPC_RecordNode, // #9 = $da
/*11313*/         OPC_MoveParent,
/*11314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11359
/*11317*/           OPC_EmitMergeInputChains1_0,
/*11318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11330*/           OPC_EmitInteger, MVT::i1, 0, 
/*11333*/           OPC_EmitInteger, MVT::i1, 0, 
/*11336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11359*/         /*SwitchType*/ 42, MVT::v2f32,// ->11403
/*11361*/           OPC_EmitMergeInputChains1_0,
/*11362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11374*/           OPC_EmitInteger, MVT::i1, 0, 
/*11377*/           OPC_EmitInteger, MVT::i1, 0, 
/*11380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11403*/         /*SwitchType*/ 42, MVT::v4f32,// ->11447
/*11405*/           OPC_EmitMergeInputChains1_0,
/*11406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11418*/           OPC_EmitInteger, MVT::i1, 0, 
/*11421*/           OPC_EmitInteger, MVT::i1, 0, 
/*11424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11447*/         0, // EndSwitchType
/*11448*/       /*Scope*/ 27|128,1/*155*/, /*->11605*/
/*11450*/         OPC_CheckChild2Type, MVT::v4f32,
/*11452*/         OPC_RecordChild3, // #2 = $rsrc
/*11453*/         OPC_CheckChild3Type, MVT::v8i32,
/*11455*/         OPC_RecordChild4, // #3 = $sampler
/*11456*/         OPC_RecordChild5, // #4 = $dmask
/*11457*/         OPC_RecordChild6, // #5 = $unorm
/*11458*/         OPC_RecordChild7, // #6 = $glc
/*11459*/         OPC_MoveChild, 8,
/*11461*/         OPC_RecordNode, // #7 = $slc
/*11462*/         OPC_MoveParent,
/*11463*/         OPC_MoveChild, 9,
/*11465*/         OPC_RecordNode, // #8 = $lwe
/*11466*/         OPC_MoveParent,
/*11467*/         OPC_MoveChild, 10,
/*11469*/         OPC_RecordNode, // #9 = $da
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11516
/*11474*/           OPC_EmitMergeInputChains1_0,
/*11475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11487*/           OPC_EmitInteger, MVT::i1, 0, 
/*11490*/           OPC_EmitInteger, MVT::i1, 0, 
/*11493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11516*/         /*SwitchType*/ 42, MVT::v2f32,// ->11560
/*11518*/           OPC_EmitMergeInputChains1_0,
/*11519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11531*/           OPC_EmitInteger, MVT::i1, 0, 
/*11534*/           OPC_EmitInteger, MVT::i1, 0, 
/*11537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11560*/         /*SwitchType*/ 42, MVT::v4f32,// ->11604
/*11562*/           OPC_EmitMergeInputChains1_0,
/*11563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11575*/           OPC_EmitInteger, MVT::i1, 0, 
/*11578*/           OPC_EmitInteger, MVT::i1, 0, 
/*11581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11604*/         0, // EndSwitchType
/*11605*/       /*Scope*/ 27|128,1/*155*/, /*->11762*/
/*11607*/         OPC_CheckChild2Type, MVT::v8f32,
/*11609*/         OPC_RecordChild3, // #2 = $rsrc
/*11610*/         OPC_CheckChild3Type, MVT::v8i32,
/*11612*/         OPC_RecordChild4, // #3 = $sampler
/*11613*/         OPC_RecordChild5, // #4 = $dmask
/*11614*/         OPC_RecordChild6, // #5 = $unorm
/*11615*/         OPC_RecordChild7, // #6 = $glc
/*11616*/         OPC_MoveChild, 8,
/*11618*/         OPC_RecordNode, // #7 = $slc
/*11619*/         OPC_MoveParent,
/*11620*/         OPC_MoveChild, 9,
/*11622*/         OPC_RecordNode, // #8 = $lwe
/*11623*/         OPC_MoveParent,
/*11624*/         OPC_MoveChild, 10,
/*11626*/         OPC_RecordNode, // #9 = $da
/*11627*/         OPC_MoveParent,
/*11628*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11673
/*11631*/           OPC_EmitMergeInputChains1_0,
/*11632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11644*/           OPC_EmitInteger, MVT::i1, 0, 
/*11647*/           OPC_EmitInteger, MVT::i1, 0, 
/*11650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11673*/         /*SwitchType*/ 42, MVT::v2f32,// ->11717
/*11675*/           OPC_EmitMergeInputChains1_0,
/*11676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11688*/           OPC_EmitInteger, MVT::i1, 0, 
/*11691*/           OPC_EmitInteger, MVT::i1, 0, 
/*11694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11717*/         /*SwitchType*/ 42, MVT::v4f32,// ->11761
/*11719*/           OPC_EmitMergeInputChains1_0,
/*11720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11732*/           OPC_EmitInteger, MVT::i1, 0, 
/*11735*/           OPC_EmitInteger, MVT::i1, 0, 
/*11738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11761*/         0, // EndSwitchType
/*11762*/       /*Scope*/ 27|128,1/*155*/, /*->11919*/
/*11764*/         OPC_CheckChild2Type, MVT::v16f32,
/*11766*/         OPC_RecordChild3, // #2 = $rsrc
/*11767*/         OPC_CheckChild3Type, MVT::v8i32,
/*11769*/         OPC_RecordChild4, // #3 = $sampler
/*11770*/         OPC_RecordChild5, // #4 = $dmask
/*11771*/         OPC_RecordChild6, // #5 = $unorm
/*11772*/         OPC_RecordChild7, // #6 = $glc
/*11773*/         OPC_MoveChild, 8,
/*11775*/         OPC_RecordNode, // #7 = $slc
/*11776*/         OPC_MoveParent,
/*11777*/         OPC_MoveChild, 9,
/*11779*/         OPC_RecordNode, // #8 = $lwe
/*11780*/         OPC_MoveParent,
/*11781*/         OPC_MoveChild, 10,
/*11783*/         OPC_RecordNode, // #9 = $da
/*11784*/         OPC_MoveParent,
/*11785*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11830
/*11788*/           OPC_EmitMergeInputChains1_0,
/*11789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11801*/           OPC_EmitInteger, MVT::i1, 0, 
/*11804*/           OPC_EmitInteger, MVT::i1, 0, 
/*11807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11830*/         /*SwitchType*/ 42, MVT::v2f32,// ->11874
/*11832*/           OPC_EmitMergeInputChains1_0,
/*11833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11845*/           OPC_EmitInteger, MVT::i1, 0, 
/*11848*/           OPC_EmitInteger, MVT::i1, 0, 
/*11851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11874*/         /*SwitchType*/ 42, MVT::v4f32,// ->11918
/*11876*/           OPC_EmitMergeInputChains1_0,
/*11877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11889*/           OPC_EmitInteger, MVT::i1, 0, 
/*11892*/           OPC_EmitInteger, MVT::i1, 0, 
/*11895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11918*/         0, // EndSwitchType
/*11919*/       0, /*End of Scope*/
/*11920*/     /*Scope*/ 23|128,6/*791*/, /*->12713*/
/*11922*/       OPC_CheckChild1Integer, 125|128,2/*381*/, 
/*11925*/       OPC_RecordChild2, // #1 = $addr
/*11926*/       OPC_Scope, 27|128,1/*155*/, /*->12084*/ // 5 children in Scope
/*11929*/         OPC_CheckChild2Type, MVT::f32,
/*11931*/         OPC_RecordChild3, // #2 = $rsrc
/*11932*/         OPC_CheckChild3Type, MVT::v8i32,
/*11934*/         OPC_RecordChild4, // #3 = $sampler
/*11935*/         OPC_RecordChild5, // #4 = $dmask
/*11936*/         OPC_RecordChild6, // #5 = $unorm
/*11937*/         OPC_RecordChild7, // #6 = $glc
/*11938*/         OPC_MoveChild, 8,
/*11940*/         OPC_RecordNode, // #7 = $slc
/*11941*/         OPC_MoveParent,
/*11942*/         OPC_MoveChild, 9,
/*11944*/         OPC_RecordNode, // #8 = $lwe
/*11945*/         OPC_MoveParent,
/*11946*/         OPC_MoveChild, 10,
/*11948*/         OPC_RecordNode, // #9 = $da
/*11949*/         OPC_MoveParent,
/*11950*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11995
/*11953*/           OPC_EmitMergeInputChains1_0,
/*11954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11966*/           OPC_EmitInteger, MVT::i1, 0, 
/*11969*/           OPC_EmitInteger, MVT::i1, 0, 
/*11972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 381:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11995*/         /*SwitchType*/ 42, MVT::v2f32,// ->12039
/*11997*/           OPC_EmitMergeInputChains1_0,
/*11998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12010*/           OPC_EmitInteger, MVT::i1, 0, 
/*12013*/           OPC_EmitInteger, MVT::i1, 0, 
/*12016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 381:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12039*/         /*SwitchType*/ 42, MVT::v4f32,// ->12083
/*12041*/           OPC_EmitMergeInputChains1_0,
/*12042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12054*/           OPC_EmitInteger, MVT::i1, 0, 
/*12057*/           OPC_EmitInteger, MVT::i1, 0, 
/*12060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 381:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12083*/         0, // EndSwitchType
/*12084*/       /*Scope*/ 27|128,1/*155*/, /*->12241*/
/*12086*/         OPC_CheckChild2Type, MVT::v2f32,
/*12088*/         OPC_RecordChild3, // #2 = $rsrc
/*12089*/         OPC_CheckChild3Type, MVT::v8i32,
/*12091*/         OPC_RecordChild4, // #3 = $sampler
/*12092*/         OPC_RecordChild5, // #4 = $dmask
/*12093*/         OPC_RecordChild6, // #5 = $unorm
/*12094*/         OPC_RecordChild7, // #6 = $glc
/*12095*/         OPC_MoveChild, 8,
/*12097*/         OPC_RecordNode, // #7 = $slc
/*12098*/         OPC_MoveParent,
/*12099*/         OPC_MoveChild, 9,
/*12101*/         OPC_RecordNode, // #8 = $lwe
/*12102*/         OPC_MoveParent,
/*12103*/         OPC_MoveChild, 10,
/*12105*/         OPC_RecordNode, // #9 = $da
/*12106*/         OPC_MoveParent,
/*12107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12152
/*12110*/           OPC_EmitMergeInputChains1_0,
/*12111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12123*/           OPC_EmitInteger, MVT::i1, 0, 
/*12126*/           OPC_EmitInteger, MVT::i1, 0, 
/*12129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 381:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12152*/         /*SwitchType*/ 42, MVT::v2f32,// ->12196
/*12154*/           OPC_EmitMergeInputChains1_0,
/*12155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12167*/           OPC_EmitInteger, MVT::i1, 0, 
/*12170*/           OPC_EmitInteger, MVT::i1, 0, 
/*12173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 381:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12196*/         /*SwitchType*/ 42, MVT::v4f32,// ->12240
/*12198*/           OPC_EmitMergeInputChains1_0,
/*12199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12211*/           OPC_EmitInteger, MVT::i1, 0, 
/*12214*/           OPC_EmitInteger, MVT::i1, 0, 
/*12217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 381:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12240*/         0, // EndSwitchType
/*12241*/       /*Scope*/ 27|128,1/*155*/, /*->12398*/
/*12243*/         OPC_CheckChild2Type, MVT::v4f32,
/*12245*/         OPC_RecordChild3, // #2 = $rsrc
/*12246*/         OPC_CheckChild3Type, MVT::v8i32,
/*12248*/         OPC_RecordChild4, // #3 = $sampler
/*12249*/         OPC_RecordChild5, // #4 = $dmask
/*12250*/         OPC_RecordChild6, // #5 = $unorm
/*12251*/         OPC_RecordChild7, // #6 = $glc
/*12252*/         OPC_MoveChild, 8,
/*12254*/         OPC_RecordNode, // #7 = $slc
/*12255*/         OPC_MoveParent,
/*12256*/         OPC_MoveChild, 9,
/*12258*/         OPC_RecordNode, // #8 = $lwe
/*12259*/         OPC_MoveParent,
/*12260*/         OPC_MoveChild, 10,
/*12262*/         OPC_RecordNode, // #9 = $da
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12309
/*12267*/           OPC_EmitMergeInputChains1_0,
/*12268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12280*/           OPC_EmitInteger, MVT::i1, 0, 
/*12283*/           OPC_EmitInteger, MVT::i1, 0, 
/*12286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 381:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12309*/         /*SwitchType*/ 42, MVT::v2f32,// ->12353
/*12311*/           OPC_EmitMergeInputChains1_0,
/*12312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12324*/           OPC_EmitInteger, MVT::i1, 0, 
/*12327*/           OPC_EmitInteger, MVT::i1, 0, 
/*12330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 381:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12353*/         /*SwitchType*/ 42, MVT::v4f32,// ->12397
/*12355*/           OPC_EmitMergeInputChains1_0,
/*12356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12368*/           OPC_EmitInteger, MVT::i1, 0, 
/*12371*/           OPC_EmitInteger, MVT::i1, 0, 
/*12374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 381:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12397*/         0, // EndSwitchType
/*12398*/       /*Scope*/ 27|128,1/*155*/, /*->12555*/
/*12400*/         OPC_CheckChild2Type, MVT::v8f32,
/*12402*/         OPC_RecordChild3, // #2 = $rsrc
/*12403*/         OPC_CheckChild3Type, MVT::v8i32,
/*12405*/         OPC_RecordChild4, // #3 = $sampler
/*12406*/         OPC_RecordChild5, // #4 = $dmask
/*12407*/         OPC_RecordChild6, // #5 = $unorm
/*12408*/         OPC_RecordChild7, // #6 = $glc
/*12409*/         OPC_MoveChild, 8,
/*12411*/         OPC_RecordNode, // #7 = $slc
/*12412*/         OPC_MoveParent,
/*12413*/         OPC_MoveChild, 9,
/*12415*/         OPC_RecordNode, // #8 = $lwe
/*12416*/         OPC_MoveParent,
/*12417*/         OPC_MoveChild, 10,
/*12419*/         OPC_RecordNode, // #9 = $da
/*12420*/         OPC_MoveParent,
/*12421*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12466
/*12424*/           OPC_EmitMergeInputChains1_0,
/*12425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12437*/           OPC_EmitInteger, MVT::i1, 0, 
/*12440*/           OPC_EmitInteger, MVT::i1, 0, 
/*12443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 381:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12466*/         /*SwitchType*/ 42, MVT::v2f32,// ->12510
/*12468*/           OPC_EmitMergeInputChains1_0,
/*12469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12481*/           OPC_EmitInteger, MVT::i1, 0, 
/*12484*/           OPC_EmitInteger, MVT::i1, 0, 
/*12487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 381:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12510*/         /*SwitchType*/ 42, MVT::v4f32,// ->12554
/*12512*/           OPC_EmitMergeInputChains1_0,
/*12513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12525*/           OPC_EmitInteger, MVT::i1, 0, 
/*12528*/           OPC_EmitInteger, MVT::i1, 0, 
/*12531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 381:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12554*/         0, // EndSwitchType
/*12555*/       /*Scope*/ 27|128,1/*155*/, /*->12712*/
/*12557*/         OPC_CheckChild2Type, MVT::v16f32,
/*12559*/         OPC_RecordChild3, // #2 = $rsrc
/*12560*/         OPC_CheckChild3Type, MVT::v8i32,
/*12562*/         OPC_RecordChild4, // #3 = $sampler
/*12563*/         OPC_RecordChild5, // #4 = $dmask
/*12564*/         OPC_RecordChild6, // #5 = $unorm
/*12565*/         OPC_RecordChild7, // #6 = $glc
/*12566*/         OPC_MoveChild, 8,
/*12568*/         OPC_RecordNode, // #7 = $slc
/*12569*/         OPC_MoveParent,
/*12570*/         OPC_MoveChild, 9,
/*12572*/         OPC_RecordNode, // #8 = $lwe
/*12573*/         OPC_MoveParent,
/*12574*/         OPC_MoveChild, 10,
/*12576*/         OPC_RecordNode, // #9 = $da
/*12577*/         OPC_MoveParent,
/*12578*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12623
/*12581*/           OPC_EmitMergeInputChains1_0,
/*12582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12594*/           OPC_EmitInteger, MVT::i1, 0, 
/*12597*/           OPC_EmitInteger, MVT::i1, 0, 
/*12600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 381:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12623*/         /*SwitchType*/ 42, MVT::v2f32,// ->12667
/*12625*/           OPC_EmitMergeInputChains1_0,
/*12626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12638*/           OPC_EmitInteger, MVT::i1, 0, 
/*12641*/           OPC_EmitInteger, MVT::i1, 0, 
/*12644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 381:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12667*/         /*SwitchType*/ 42, MVT::v4f32,// ->12711
/*12669*/           OPC_EmitMergeInputChains1_0,
/*12670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12682*/           OPC_EmitInteger, MVT::i1, 0, 
/*12685*/           OPC_EmitInteger, MVT::i1, 0, 
/*12688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 381:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12711*/         0, // EndSwitchType
/*12712*/       0, /*End of Scope*/
/*12713*/     /*Scope*/ 23|128,6/*791*/, /*->13506*/
/*12715*/       OPC_CheckChild1Integer, 126|128,2/*382*/, 
/*12718*/       OPC_RecordChild2, // #1 = $addr
/*12719*/       OPC_Scope, 27|128,1/*155*/, /*->12877*/ // 5 children in Scope
/*12722*/         OPC_CheckChild2Type, MVT::f32,
/*12724*/         OPC_RecordChild3, // #2 = $rsrc
/*12725*/         OPC_CheckChild3Type, MVT::v8i32,
/*12727*/         OPC_RecordChild4, // #3 = $sampler
/*12728*/         OPC_RecordChild5, // #4 = $dmask
/*12729*/         OPC_RecordChild6, // #5 = $unorm
/*12730*/         OPC_RecordChild7, // #6 = $glc
/*12731*/         OPC_MoveChild, 8,
/*12733*/         OPC_RecordNode, // #7 = $slc
/*12734*/         OPC_MoveParent,
/*12735*/         OPC_MoveChild, 9,
/*12737*/         OPC_RecordNode, // #8 = $lwe
/*12738*/         OPC_MoveParent,
/*12739*/         OPC_MoveChild, 10,
/*12741*/         OPC_RecordNode, // #9 = $da
/*12742*/         OPC_MoveParent,
/*12743*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12788
/*12746*/           OPC_EmitMergeInputChains1_0,
/*12747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12759*/           OPC_EmitInteger, MVT::i1, 0, 
/*12762*/           OPC_EmitInteger, MVT::i1, 0, 
/*12765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 382:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12788*/         /*SwitchType*/ 42, MVT::v2f32,// ->12832
/*12790*/           OPC_EmitMergeInputChains1_0,
/*12791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12803*/           OPC_EmitInteger, MVT::i1, 0, 
/*12806*/           OPC_EmitInteger, MVT::i1, 0, 
/*12809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 382:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12832*/         /*SwitchType*/ 42, MVT::v4f32,// ->12876
/*12834*/           OPC_EmitMergeInputChains1_0,
/*12835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12847*/           OPC_EmitInteger, MVT::i1, 0, 
/*12850*/           OPC_EmitInteger, MVT::i1, 0, 
/*12853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 382:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12876*/         0, // EndSwitchType
/*12877*/       /*Scope*/ 27|128,1/*155*/, /*->13034*/
/*12879*/         OPC_CheckChild2Type, MVT::v2f32,
/*12881*/         OPC_RecordChild3, // #2 = $rsrc
/*12882*/         OPC_CheckChild3Type, MVT::v8i32,
/*12884*/         OPC_RecordChild4, // #3 = $sampler
/*12885*/         OPC_RecordChild5, // #4 = $dmask
/*12886*/         OPC_RecordChild6, // #5 = $unorm
/*12887*/         OPC_RecordChild7, // #6 = $glc
/*12888*/         OPC_MoveChild, 8,
/*12890*/         OPC_RecordNode, // #7 = $slc
/*12891*/         OPC_MoveParent,
/*12892*/         OPC_MoveChild, 9,
/*12894*/         OPC_RecordNode, // #8 = $lwe
/*12895*/         OPC_MoveParent,
/*12896*/         OPC_MoveChild, 10,
/*12898*/         OPC_RecordNode, // #9 = $da
/*12899*/         OPC_MoveParent,
/*12900*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12945
/*12903*/           OPC_EmitMergeInputChains1_0,
/*12904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12916*/           OPC_EmitInteger, MVT::i1, 0, 
/*12919*/           OPC_EmitInteger, MVT::i1, 0, 
/*12922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 382:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12945*/         /*SwitchType*/ 42, MVT::v2f32,// ->12989
/*12947*/           OPC_EmitMergeInputChains1_0,
/*12948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12960*/           OPC_EmitInteger, MVT::i1, 0, 
/*12963*/           OPC_EmitInteger, MVT::i1, 0, 
/*12966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 382:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12989*/         /*SwitchType*/ 42, MVT::v4f32,// ->13033
/*12991*/           OPC_EmitMergeInputChains1_0,
/*12992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13004*/           OPC_EmitInteger, MVT::i1, 0, 
/*13007*/           OPC_EmitInteger, MVT::i1, 0, 
/*13010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 382:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13033*/         0, // EndSwitchType
/*13034*/       /*Scope*/ 27|128,1/*155*/, /*->13191*/
/*13036*/         OPC_CheckChild2Type, MVT::v4f32,
/*13038*/         OPC_RecordChild3, // #2 = $rsrc
/*13039*/         OPC_CheckChild3Type, MVT::v8i32,
/*13041*/         OPC_RecordChild4, // #3 = $sampler
/*13042*/         OPC_RecordChild5, // #4 = $dmask
/*13043*/         OPC_RecordChild6, // #5 = $unorm
/*13044*/         OPC_RecordChild7, // #6 = $glc
/*13045*/         OPC_MoveChild, 8,
/*13047*/         OPC_RecordNode, // #7 = $slc
/*13048*/         OPC_MoveParent,
/*13049*/         OPC_MoveChild, 9,
/*13051*/         OPC_RecordNode, // #8 = $lwe
/*13052*/         OPC_MoveParent,
/*13053*/         OPC_MoveChild, 10,
/*13055*/         OPC_RecordNode, // #9 = $da
/*13056*/         OPC_MoveParent,
/*13057*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13102
/*13060*/           OPC_EmitMergeInputChains1_0,
/*13061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13073*/           OPC_EmitInteger, MVT::i1, 0, 
/*13076*/           OPC_EmitInteger, MVT::i1, 0, 
/*13079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 382:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13102*/         /*SwitchType*/ 42, MVT::v2f32,// ->13146
/*13104*/           OPC_EmitMergeInputChains1_0,
/*13105*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13108*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13111*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13114*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13117*/           OPC_EmitInteger, MVT::i1, 0, 
/*13120*/           OPC_EmitInteger, MVT::i1, 0, 
/*13123*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13126*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 382:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13146*/         /*SwitchType*/ 42, MVT::v4f32,// ->13190
/*13148*/           OPC_EmitMergeInputChains1_0,
/*13149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13161*/           OPC_EmitInteger, MVT::i1, 0, 
/*13164*/           OPC_EmitInteger, MVT::i1, 0, 
/*13167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 382:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13190*/         0, // EndSwitchType
/*13191*/       /*Scope*/ 27|128,1/*155*/, /*->13348*/
/*13193*/         OPC_CheckChild2Type, MVT::v8f32,
/*13195*/         OPC_RecordChild3, // #2 = $rsrc
/*13196*/         OPC_CheckChild3Type, MVT::v8i32,
/*13198*/         OPC_RecordChild4, // #3 = $sampler
/*13199*/         OPC_RecordChild5, // #4 = $dmask
/*13200*/         OPC_RecordChild6, // #5 = $unorm
/*13201*/         OPC_RecordChild7, // #6 = $glc
/*13202*/         OPC_MoveChild, 8,
/*13204*/         OPC_RecordNode, // #7 = $slc
/*13205*/         OPC_MoveParent,
/*13206*/         OPC_MoveChild, 9,
/*13208*/         OPC_RecordNode, // #8 = $lwe
/*13209*/         OPC_MoveParent,
/*13210*/         OPC_MoveChild, 10,
/*13212*/         OPC_RecordNode, // #9 = $da
/*13213*/         OPC_MoveParent,
/*13214*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13259
/*13217*/           OPC_EmitMergeInputChains1_0,
/*13218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13230*/           OPC_EmitInteger, MVT::i1, 0, 
/*13233*/           OPC_EmitInteger, MVT::i1, 0, 
/*13236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 382:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13259*/         /*SwitchType*/ 42, MVT::v2f32,// ->13303
/*13261*/           OPC_EmitMergeInputChains1_0,
/*13262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13274*/           OPC_EmitInteger, MVT::i1, 0, 
/*13277*/           OPC_EmitInteger, MVT::i1, 0, 
/*13280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 382:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13303*/         /*SwitchType*/ 42, MVT::v4f32,// ->13347
/*13305*/           OPC_EmitMergeInputChains1_0,
/*13306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13318*/           OPC_EmitInteger, MVT::i1, 0, 
/*13321*/           OPC_EmitInteger, MVT::i1, 0, 
/*13324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 382:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13347*/         0, // EndSwitchType
/*13348*/       /*Scope*/ 27|128,1/*155*/, /*->13505*/
/*13350*/         OPC_CheckChild2Type, MVT::v16f32,
/*13352*/         OPC_RecordChild3, // #2 = $rsrc
/*13353*/         OPC_CheckChild3Type, MVT::v8i32,
/*13355*/         OPC_RecordChild4, // #3 = $sampler
/*13356*/         OPC_RecordChild5, // #4 = $dmask
/*13357*/         OPC_RecordChild6, // #5 = $unorm
/*13358*/         OPC_RecordChild7, // #6 = $glc
/*13359*/         OPC_MoveChild, 8,
/*13361*/         OPC_RecordNode, // #7 = $slc
/*13362*/         OPC_MoveParent,
/*13363*/         OPC_MoveChild, 9,
/*13365*/         OPC_RecordNode, // #8 = $lwe
/*13366*/         OPC_MoveParent,
/*13367*/         OPC_MoveChild, 10,
/*13369*/         OPC_RecordNode, // #9 = $da
/*13370*/         OPC_MoveParent,
/*13371*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13416
/*13374*/           OPC_EmitMergeInputChains1_0,
/*13375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13387*/           OPC_EmitInteger, MVT::i1, 0, 
/*13390*/           OPC_EmitInteger, MVT::i1, 0, 
/*13393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 382:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13416*/         /*SwitchType*/ 42, MVT::v2f32,// ->13460
/*13418*/           OPC_EmitMergeInputChains1_0,
/*13419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13431*/           OPC_EmitInteger, MVT::i1, 0, 
/*13434*/           OPC_EmitInteger, MVT::i1, 0, 
/*13437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 382:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13460*/         /*SwitchType*/ 42, MVT::v4f32,// ->13504
/*13462*/           OPC_EmitMergeInputChains1_0,
/*13463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13475*/           OPC_EmitInteger, MVT::i1, 0, 
/*13478*/           OPC_EmitInteger, MVT::i1, 0, 
/*13481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 382:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13504*/         0, // EndSwitchType
/*13505*/       0, /*End of Scope*/
/*13506*/     /*Scope*/ 23|128,6/*791*/, /*->14299*/
/*13508*/       OPC_CheckChild1Integer, 17|128,3/*401*/, 
/*13511*/       OPC_RecordChild2, // #1 = $addr
/*13512*/       OPC_Scope, 27|128,1/*155*/, /*->13670*/ // 5 children in Scope
/*13515*/         OPC_CheckChild2Type, MVT::f32,
/*13517*/         OPC_RecordChild3, // #2 = $rsrc
/*13518*/         OPC_CheckChild3Type, MVT::v8i32,
/*13520*/         OPC_RecordChild4, // #3 = $sampler
/*13521*/         OPC_RecordChild5, // #4 = $dmask
/*13522*/         OPC_RecordChild6, // #5 = $unorm
/*13523*/         OPC_RecordChild7, // #6 = $glc
/*13524*/         OPC_MoveChild, 8,
/*13526*/         OPC_RecordNode, // #7 = $slc
/*13527*/         OPC_MoveParent,
/*13528*/         OPC_MoveChild, 9,
/*13530*/         OPC_RecordNode, // #8 = $lwe
/*13531*/         OPC_MoveParent,
/*13532*/         OPC_MoveChild, 10,
/*13534*/         OPC_RecordNode, // #9 = $da
/*13535*/         OPC_MoveParent,
/*13536*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13581
/*13539*/           OPC_EmitMergeInputChains1_0,
/*13540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13552*/           OPC_EmitInteger, MVT::i1, 0, 
/*13555*/           OPC_EmitInteger, MVT::i1, 0, 
/*13558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13581*/         /*SwitchType*/ 42, MVT::v2f32,// ->13625
/*13583*/           OPC_EmitMergeInputChains1_0,
/*13584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13596*/           OPC_EmitInteger, MVT::i1, 0, 
/*13599*/           OPC_EmitInteger, MVT::i1, 0, 
/*13602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13625*/         /*SwitchType*/ 42, MVT::v4f32,// ->13669
/*13627*/           OPC_EmitMergeInputChains1_0,
/*13628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13640*/           OPC_EmitInteger, MVT::i1, 0, 
/*13643*/           OPC_EmitInteger, MVT::i1, 0, 
/*13646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13669*/         0, // EndSwitchType
/*13670*/       /*Scope*/ 27|128,1/*155*/, /*->13827*/
/*13672*/         OPC_CheckChild2Type, MVT::v2f32,
/*13674*/         OPC_RecordChild3, // #2 = $rsrc
/*13675*/         OPC_CheckChild3Type, MVT::v8i32,
/*13677*/         OPC_RecordChild4, // #3 = $sampler
/*13678*/         OPC_RecordChild5, // #4 = $dmask
/*13679*/         OPC_RecordChild6, // #5 = $unorm
/*13680*/         OPC_RecordChild7, // #6 = $glc
/*13681*/         OPC_MoveChild, 8,
/*13683*/         OPC_RecordNode, // #7 = $slc
/*13684*/         OPC_MoveParent,
/*13685*/         OPC_MoveChild, 9,
/*13687*/         OPC_RecordNode, // #8 = $lwe
/*13688*/         OPC_MoveParent,
/*13689*/         OPC_MoveChild, 10,
/*13691*/         OPC_RecordNode, // #9 = $da
/*13692*/         OPC_MoveParent,
/*13693*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13738
/*13696*/           OPC_EmitMergeInputChains1_0,
/*13697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13709*/           OPC_EmitInteger, MVT::i1, 0, 
/*13712*/           OPC_EmitInteger, MVT::i1, 0, 
/*13715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13738*/         /*SwitchType*/ 42, MVT::v2f32,// ->13782
/*13740*/           OPC_EmitMergeInputChains1_0,
/*13741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13753*/           OPC_EmitInteger, MVT::i1, 0, 
/*13756*/           OPC_EmitInteger, MVT::i1, 0, 
/*13759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13782*/         /*SwitchType*/ 42, MVT::v4f32,// ->13826
/*13784*/           OPC_EmitMergeInputChains1_0,
/*13785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13797*/           OPC_EmitInteger, MVT::i1, 0, 
/*13800*/           OPC_EmitInteger, MVT::i1, 0, 
/*13803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13826*/         0, // EndSwitchType
/*13827*/       /*Scope*/ 27|128,1/*155*/, /*->13984*/
/*13829*/         OPC_CheckChild2Type, MVT::v4f32,
/*13831*/         OPC_RecordChild3, // #2 = $rsrc
/*13832*/         OPC_CheckChild3Type, MVT::v8i32,
/*13834*/         OPC_RecordChild4, // #3 = $sampler
/*13835*/         OPC_RecordChild5, // #4 = $dmask
/*13836*/         OPC_RecordChild6, // #5 = $unorm
/*13837*/         OPC_RecordChild7, // #6 = $glc
/*13838*/         OPC_MoveChild, 8,
/*13840*/         OPC_RecordNode, // #7 = $slc
/*13841*/         OPC_MoveParent,
/*13842*/         OPC_MoveChild, 9,
/*13844*/         OPC_RecordNode, // #8 = $lwe
/*13845*/         OPC_MoveParent,
/*13846*/         OPC_MoveChild, 10,
/*13848*/         OPC_RecordNode, // #9 = $da
/*13849*/         OPC_MoveParent,
/*13850*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13895
/*13853*/           OPC_EmitMergeInputChains1_0,
/*13854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13866*/           OPC_EmitInteger, MVT::i1, 0, 
/*13869*/           OPC_EmitInteger, MVT::i1, 0, 
/*13872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13895*/         /*SwitchType*/ 42, MVT::v2f32,// ->13939
/*13897*/           OPC_EmitMergeInputChains1_0,
/*13898*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13901*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13910*/           OPC_EmitInteger, MVT::i1, 0, 
/*13913*/           OPC_EmitInteger, MVT::i1, 0, 
/*13916*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13919*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13939*/         /*SwitchType*/ 42, MVT::v4f32,// ->13983
/*13941*/           OPC_EmitMergeInputChains1_0,
/*13942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13954*/           OPC_EmitInteger, MVT::i1, 0, 
/*13957*/           OPC_EmitInteger, MVT::i1, 0, 
/*13960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13983*/         0, // EndSwitchType
/*13984*/       /*Scope*/ 27|128,1/*155*/, /*->14141*/
/*13986*/         OPC_CheckChild2Type, MVT::v8f32,
/*13988*/         OPC_RecordChild3, // #2 = $rsrc
/*13989*/         OPC_CheckChild3Type, MVT::v8i32,
/*13991*/         OPC_RecordChild4, // #3 = $sampler
/*13992*/         OPC_RecordChild5, // #4 = $dmask
/*13993*/         OPC_RecordChild6, // #5 = $unorm
/*13994*/         OPC_RecordChild7, // #6 = $glc
/*13995*/         OPC_MoveChild, 8,
/*13997*/         OPC_RecordNode, // #7 = $slc
/*13998*/         OPC_MoveParent,
/*13999*/         OPC_MoveChild, 9,
/*14001*/         OPC_RecordNode, // #8 = $lwe
/*14002*/         OPC_MoveParent,
/*14003*/         OPC_MoveChild, 10,
/*14005*/         OPC_RecordNode, // #9 = $da
/*14006*/         OPC_MoveParent,
/*14007*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14052
/*14010*/           OPC_EmitMergeInputChains1_0,
/*14011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14023*/           OPC_EmitInteger, MVT::i1, 0, 
/*14026*/           OPC_EmitInteger, MVT::i1, 0, 
/*14029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14052*/         /*SwitchType*/ 42, MVT::v2f32,// ->14096
/*14054*/           OPC_EmitMergeInputChains1_0,
/*14055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14067*/           OPC_EmitInteger, MVT::i1, 0, 
/*14070*/           OPC_EmitInteger, MVT::i1, 0, 
/*14073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14096*/         /*SwitchType*/ 42, MVT::v4f32,// ->14140
/*14098*/           OPC_EmitMergeInputChains1_0,
/*14099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14111*/           OPC_EmitInteger, MVT::i1, 0, 
/*14114*/           OPC_EmitInteger, MVT::i1, 0, 
/*14117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14140*/         0, // EndSwitchType
/*14141*/       /*Scope*/ 27|128,1/*155*/, /*->14298*/
/*14143*/         OPC_CheckChild2Type, MVT::v16f32,
/*14145*/         OPC_RecordChild3, // #2 = $rsrc
/*14146*/         OPC_CheckChild3Type, MVT::v8i32,
/*14148*/         OPC_RecordChild4, // #3 = $sampler
/*14149*/         OPC_RecordChild5, // #4 = $dmask
/*14150*/         OPC_RecordChild6, // #5 = $unorm
/*14151*/         OPC_RecordChild7, // #6 = $glc
/*14152*/         OPC_MoveChild, 8,
/*14154*/         OPC_RecordNode, // #7 = $slc
/*14155*/         OPC_MoveParent,
/*14156*/         OPC_MoveChild, 9,
/*14158*/         OPC_RecordNode, // #8 = $lwe
/*14159*/         OPC_MoveParent,
/*14160*/         OPC_MoveChild, 10,
/*14162*/         OPC_RecordNode, // #9 = $da
/*14163*/         OPC_MoveParent,
/*14164*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14209
/*14167*/           OPC_EmitMergeInputChains1_0,
/*14168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14180*/           OPC_EmitInteger, MVT::i1, 0, 
/*14183*/           OPC_EmitInteger, MVT::i1, 0, 
/*14186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14209*/         /*SwitchType*/ 42, MVT::v2f32,// ->14253
/*14211*/           OPC_EmitMergeInputChains1_0,
/*14212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14224*/           OPC_EmitInteger, MVT::i1, 0, 
/*14227*/           OPC_EmitInteger, MVT::i1, 0, 
/*14230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14253*/         /*SwitchType*/ 42, MVT::v4f32,// ->14297
/*14255*/           OPC_EmitMergeInputChains1_0,
/*14256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14268*/           OPC_EmitInteger, MVT::i1, 0, 
/*14271*/           OPC_EmitInteger, MVT::i1, 0, 
/*14274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14297*/         0, // EndSwitchType
/*14298*/       0, /*End of Scope*/
/*14299*/     /*Scope*/ 23|128,6/*791*/, /*->15092*/
/*14301*/       OPC_CheckChild1Integer, 1|128,3/*385*/, 
/*14304*/       OPC_RecordChild2, // #1 = $addr
/*14305*/       OPC_Scope, 27|128,1/*155*/, /*->14463*/ // 5 children in Scope
/*14308*/         OPC_CheckChild2Type, MVT::f32,
/*14310*/         OPC_RecordChild3, // #2 = $rsrc
/*14311*/         OPC_CheckChild3Type, MVT::v8i32,
/*14313*/         OPC_RecordChild4, // #3 = $sampler
/*14314*/         OPC_RecordChild5, // #4 = $dmask
/*14315*/         OPC_RecordChild6, // #5 = $unorm
/*14316*/         OPC_RecordChild7, // #6 = $glc
/*14317*/         OPC_MoveChild, 8,
/*14319*/         OPC_RecordNode, // #7 = $slc
/*14320*/         OPC_MoveParent,
/*14321*/         OPC_MoveChild, 9,
/*14323*/         OPC_RecordNode, // #8 = $lwe
/*14324*/         OPC_MoveParent,
/*14325*/         OPC_MoveChild, 10,
/*14327*/         OPC_RecordNode, // #9 = $da
/*14328*/         OPC_MoveParent,
/*14329*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14374
/*14332*/           OPC_EmitMergeInputChains1_0,
/*14333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14345*/           OPC_EmitInteger, MVT::i1, 0, 
/*14348*/           OPC_EmitInteger, MVT::i1, 0, 
/*14351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 385:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14374*/         /*SwitchType*/ 42, MVT::v2f32,// ->14418
/*14376*/           OPC_EmitMergeInputChains1_0,
/*14377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14389*/           OPC_EmitInteger, MVT::i1, 0, 
/*14392*/           OPC_EmitInteger, MVT::i1, 0, 
/*14395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 385:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14418*/         /*SwitchType*/ 42, MVT::v4f32,// ->14462
/*14420*/           OPC_EmitMergeInputChains1_0,
/*14421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14433*/           OPC_EmitInteger, MVT::i1, 0, 
/*14436*/           OPC_EmitInteger, MVT::i1, 0, 
/*14439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 385:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14462*/         0, // EndSwitchType
/*14463*/       /*Scope*/ 27|128,1/*155*/, /*->14620*/
/*14465*/         OPC_CheckChild2Type, MVT::v2f32,
/*14467*/         OPC_RecordChild3, // #2 = $rsrc
/*14468*/         OPC_CheckChild3Type, MVT::v8i32,
/*14470*/         OPC_RecordChild4, // #3 = $sampler
/*14471*/         OPC_RecordChild5, // #4 = $dmask
/*14472*/         OPC_RecordChild6, // #5 = $unorm
/*14473*/         OPC_RecordChild7, // #6 = $glc
/*14474*/         OPC_MoveChild, 8,
/*14476*/         OPC_RecordNode, // #7 = $slc
/*14477*/         OPC_MoveParent,
/*14478*/         OPC_MoveChild, 9,
/*14480*/         OPC_RecordNode, // #8 = $lwe
/*14481*/         OPC_MoveParent,
/*14482*/         OPC_MoveChild, 10,
/*14484*/         OPC_RecordNode, // #9 = $da
/*14485*/         OPC_MoveParent,
/*14486*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14531
/*14489*/           OPC_EmitMergeInputChains1_0,
/*14490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14502*/           OPC_EmitInteger, MVT::i1, 0, 
/*14505*/           OPC_EmitInteger, MVT::i1, 0, 
/*14508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 385:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14531*/         /*SwitchType*/ 42, MVT::v2f32,// ->14575
/*14533*/           OPC_EmitMergeInputChains1_0,
/*14534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14546*/           OPC_EmitInteger, MVT::i1, 0, 
/*14549*/           OPC_EmitInteger, MVT::i1, 0, 
/*14552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 385:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14575*/         /*SwitchType*/ 42, MVT::v4f32,// ->14619
/*14577*/           OPC_EmitMergeInputChains1_0,
/*14578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14590*/           OPC_EmitInteger, MVT::i1, 0, 
/*14593*/           OPC_EmitInteger, MVT::i1, 0, 
/*14596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 385:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14619*/         0, // EndSwitchType
/*14620*/       /*Scope*/ 27|128,1/*155*/, /*->14777*/
/*14622*/         OPC_CheckChild2Type, MVT::v4f32,
/*14624*/         OPC_RecordChild3, // #2 = $rsrc
/*14625*/         OPC_CheckChild3Type, MVT::v8i32,
/*14627*/         OPC_RecordChild4, // #3 = $sampler
/*14628*/         OPC_RecordChild5, // #4 = $dmask
/*14629*/         OPC_RecordChild6, // #5 = $unorm
/*14630*/         OPC_RecordChild7, // #6 = $glc
/*14631*/         OPC_MoveChild, 8,
/*14633*/         OPC_RecordNode, // #7 = $slc
/*14634*/         OPC_MoveParent,
/*14635*/         OPC_MoveChild, 9,
/*14637*/         OPC_RecordNode, // #8 = $lwe
/*14638*/         OPC_MoveParent,
/*14639*/         OPC_MoveChild, 10,
/*14641*/         OPC_RecordNode, // #9 = $da
/*14642*/         OPC_MoveParent,
/*14643*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14688
/*14646*/           OPC_EmitMergeInputChains1_0,
/*14647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14659*/           OPC_EmitInteger, MVT::i1, 0, 
/*14662*/           OPC_EmitInteger, MVT::i1, 0, 
/*14665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 385:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14688*/         /*SwitchType*/ 42, MVT::v2f32,// ->14732
/*14690*/           OPC_EmitMergeInputChains1_0,
/*14691*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14697*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14700*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14703*/           OPC_EmitInteger, MVT::i1, 0, 
/*14706*/           OPC_EmitInteger, MVT::i1, 0, 
/*14709*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14712*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 385:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14732*/         /*SwitchType*/ 42, MVT::v4f32,// ->14776
/*14734*/           OPC_EmitMergeInputChains1_0,
/*14735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14747*/           OPC_EmitInteger, MVT::i1, 0, 
/*14750*/           OPC_EmitInteger, MVT::i1, 0, 
/*14753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 385:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14776*/         0, // EndSwitchType
/*14777*/       /*Scope*/ 27|128,1/*155*/, /*->14934*/
/*14779*/         OPC_CheckChild2Type, MVT::v8f32,
/*14781*/         OPC_RecordChild3, // #2 = $rsrc
/*14782*/         OPC_CheckChild3Type, MVT::v8i32,
/*14784*/         OPC_RecordChild4, // #3 = $sampler
/*14785*/         OPC_RecordChild5, // #4 = $dmask
/*14786*/         OPC_RecordChild6, // #5 = $unorm
/*14787*/         OPC_RecordChild7, // #6 = $glc
/*14788*/         OPC_MoveChild, 8,
/*14790*/         OPC_RecordNode, // #7 = $slc
/*14791*/         OPC_MoveParent,
/*14792*/         OPC_MoveChild, 9,
/*14794*/         OPC_RecordNode, // #8 = $lwe
/*14795*/         OPC_MoveParent,
/*14796*/         OPC_MoveChild, 10,
/*14798*/         OPC_RecordNode, // #9 = $da
/*14799*/         OPC_MoveParent,
/*14800*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14845
/*14803*/           OPC_EmitMergeInputChains1_0,
/*14804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14816*/           OPC_EmitInteger, MVT::i1, 0, 
/*14819*/           OPC_EmitInteger, MVT::i1, 0, 
/*14822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 385:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14845*/         /*SwitchType*/ 42, MVT::v2f32,// ->14889
/*14847*/           OPC_EmitMergeInputChains1_0,
/*14848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14860*/           OPC_EmitInteger, MVT::i1, 0, 
/*14863*/           OPC_EmitInteger, MVT::i1, 0, 
/*14866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 385:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14889*/         /*SwitchType*/ 42, MVT::v4f32,// ->14933
/*14891*/           OPC_EmitMergeInputChains1_0,
/*14892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14904*/           OPC_EmitInteger, MVT::i1, 0, 
/*14907*/           OPC_EmitInteger, MVT::i1, 0, 
/*14910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 385:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14933*/         0, // EndSwitchType
/*14934*/       /*Scope*/ 27|128,1/*155*/, /*->15091*/
/*14936*/         OPC_CheckChild2Type, MVT::v16f32,
/*14938*/         OPC_RecordChild3, // #2 = $rsrc
/*14939*/         OPC_CheckChild3Type, MVT::v8i32,
/*14941*/         OPC_RecordChild4, // #3 = $sampler
/*14942*/         OPC_RecordChild5, // #4 = $dmask
/*14943*/         OPC_RecordChild6, // #5 = $unorm
/*14944*/         OPC_RecordChild7, // #6 = $glc
/*14945*/         OPC_MoveChild, 8,
/*14947*/         OPC_RecordNode, // #7 = $slc
/*14948*/         OPC_MoveParent,
/*14949*/         OPC_MoveChild, 9,
/*14951*/         OPC_RecordNode, // #8 = $lwe
/*14952*/         OPC_MoveParent,
/*14953*/         OPC_MoveChild, 10,
/*14955*/         OPC_RecordNode, // #9 = $da
/*14956*/         OPC_MoveParent,
/*14957*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15002
/*14960*/           OPC_EmitMergeInputChains1_0,
/*14961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14973*/           OPC_EmitInteger, MVT::i1, 0, 
/*14976*/           OPC_EmitInteger, MVT::i1, 0, 
/*14979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 385:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15002*/         /*SwitchType*/ 42, MVT::v2f32,// ->15046
/*15004*/           OPC_EmitMergeInputChains1_0,
/*15005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15017*/           OPC_EmitInteger, MVT::i1, 0, 
/*15020*/           OPC_EmitInteger, MVT::i1, 0, 
/*15023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 385:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15046*/         /*SwitchType*/ 42, MVT::v4f32,// ->15090
/*15048*/           OPC_EmitMergeInputChains1_0,
/*15049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15061*/           OPC_EmitInteger, MVT::i1, 0, 
/*15064*/           OPC_EmitInteger, MVT::i1, 0, 
/*15067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 385:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15090*/         0, // EndSwitchType
/*15091*/       0, /*End of Scope*/
/*15092*/     /*Scope*/ 23|128,6/*791*/, /*->15885*/
/*15094*/       OPC_CheckChild1Integer, 6|128,3/*390*/, 
/*15097*/       OPC_RecordChild2, // #1 = $addr
/*15098*/       OPC_Scope, 27|128,1/*155*/, /*->15256*/ // 5 children in Scope
/*15101*/         OPC_CheckChild2Type, MVT::f32,
/*15103*/         OPC_RecordChild3, // #2 = $rsrc
/*15104*/         OPC_CheckChild3Type, MVT::v8i32,
/*15106*/         OPC_RecordChild4, // #3 = $sampler
/*15107*/         OPC_RecordChild5, // #4 = $dmask
/*15108*/         OPC_RecordChild6, // #5 = $unorm
/*15109*/         OPC_RecordChild7, // #6 = $glc
/*15110*/         OPC_MoveChild, 8,
/*15112*/         OPC_RecordNode, // #7 = $slc
/*15113*/         OPC_MoveParent,
/*15114*/         OPC_MoveChild, 9,
/*15116*/         OPC_RecordNode, // #8 = $lwe
/*15117*/         OPC_MoveParent,
/*15118*/         OPC_MoveChild, 10,
/*15120*/         OPC_RecordNode, // #9 = $da
/*15121*/         OPC_MoveParent,
/*15122*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15167
/*15125*/           OPC_EmitMergeInputChains1_0,
/*15126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15138*/           OPC_EmitInteger, MVT::i1, 0, 
/*15141*/           OPC_EmitInteger, MVT::i1, 0, 
/*15144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15167*/         /*SwitchType*/ 42, MVT::v2f32,// ->15211
/*15169*/           OPC_EmitMergeInputChains1_0,
/*15170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15182*/           OPC_EmitInteger, MVT::i1, 0, 
/*15185*/           OPC_EmitInteger, MVT::i1, 0, 
/*15188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15211*/         /*SwitchType*/ 42, MVT::v4f32,// ->15255
/*15213*/           OPC_EmitMergeInputChains1_0,
/*15214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15226*/           OPC_EmitInteger, MVT::i1, 0, 
/*15229*/           OPC_EmitInteger, MVT::i1, 0, 
/*15232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15255*/         0, // EndSwitchType
/*15256*/       /*Scope*/ 27|128,1/*155*/, /*->15413*/
/*15258*/         OPC_CheckChild2Type, MVT::v2f32,
/*15260*/         OPC_RecordChild3, // #2 = $rsrc
/*15261*/         OPC_CheckChild3Type, MVT::v8i32,
/*15263*/         OPC_RecordChild4, // #3 = $sampler
/*15264*/         OPC_RecordChild5, // #4 = $dmask
/*15265*/         OPC_RecordChild6, // #5 = $unorm
/*15266*/         OPC_RecordChild7, // #6 = $glc
/*15267*/         OPC_MoveChild, 8,
/*15269*/         OPC_RecordNode, // #7 = $slc
/*15270*/         OPC_MoveParent,
/*15271*/         OPC_MoveChild, 9,
/*15273*/         OPC_RecordNode, // #8 = $lwe
/*15274*/         OPC_MoveParent,
/*15275*/         OPC_MoveChild, 10,
/*15277*/         OPC_RecordNode, // #9 = $da
/*15278*/         OPC_MoveParent,
/*15279*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15324
/*15282*/           OPC_EmitMergeInputChains1_0,
/*15283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15295*/           OPC_EmitInteger, MVT::i1, 0, 
/*15298*/           OPC_EmitInteger, MVT::i1, 0, 
/*15301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15324*/         /*SwitchType*/ 42, MVT::v2f32,// ->15368
/*15326*/           OPC_EmitMergeInputChains1_0,
/*15327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15339*/           OPC_EmitInteger, MVT::i1, 0, 
/*15342*/           OPC_EmitInteger, MVT::i1, 0, 
/*15345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15368*/         /*SwitchType*/ 42, MVT::v4f32,// ->15412
/*15370*/           OPC_EmitMergeInputChains1_0,
/*15371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15383*/           OPC_EmitInteger, MVT::i1, 0, 
/*15386*/           OPC_EmitInteger, MVT::i1, 0, 
/*15389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15412*/         0, // EndSwitchType
/*15413*/       /*Scope*/ 27|128,1/*155*/, /*->15570*/
/*15415*/         OPC_CheckChild2Type, MVT::v4f32,
/*15417*/         OPC_RecordChild3, // #2 = $rsrc
/*15418*/         OPC_CheckChild3Type, MVT::v8i32,
/*15420*/         OPC_RecordChild4, // #3 = $sampler
/*15421*/         OPC_RecordChild5, // #4 = $dmask
/*15422*/         OPC_RecordChild6, // #5 = $unorm
/*15423*/         OPC_RecordChild7, // #6 = $glc
/*15424*/         OPC_MoveChild, 8,
/*15426*/         OPC_RecordNode, // #7 = $slc
/*15427*/         OPC_MoveParent,
/*15428*/         OPC_MoveChild, 9,
/*15430*/         OPC_RecordNode, // #8 = $lwe
/*15431*/         OPC_MoveParent,
/*15432*/         OPC_MoveChild, 10,
/*15434*/         OPC_RecordNode, // #9 = $da
/*15435*/         OPC_MoveParent,
/*15436*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15481
/*15439*/           OPC_EmitMergeInputChains1_0,
/*15440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15452*/           OPC_EmitInteger, MVT::i1, 0, 
/*15455*/           OPC_EmitInteger, MVT::i1, 0, 
/*15458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15481*/         /*SwitchType*/ 42, MVT::v2f32,// ->15525
/*15483*/           OPC_EmitMergeInputChains1_0,
/*15484*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15487*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15490*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15493*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15496*/           OPC_EmitInteger, MVT::i1, 0, 
/*15499*/           OPC_EmitInteger, MVT::i1, 0, 
/*15502*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15505*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15525*/         /*SwitchType*/ 42, MVT::v4f32,// ->15569
/*15527*/           OPC_EmitMergeInputChains1_0,
/*15528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15540*/           OPC_EmitInteger, MVT::i1, 0, 
/*15543*/           OPC_EmitInteger, MVT::i1, 0, 
/*15546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15569*/         0, // EndSwitchType
/*15570*/       /*Scope*/ 27|128,1/*155*/, /*->15727*/
/*15572*/         OPC_CheckChild2Type, MVT::v8f32,
/*15574*/         OPC_RecordChild3, // #2 = $rsrc
/*15575*/         OPC_CheckChild3Type, MVT::v8i32,
/*15577*/         OPC_RecordChild4, // #3 = $sampler
/*15578*/         OPC_RecordChild5, // #4 = $dmask
/*15579*/         OPC_RecordChild6, // #5 = $unorm
/*15580*/         OPC_RecordChild7, // #6 = $glc
/*15581*/         OPC_MoveChild, 8,
/*15583*/         OPC_RecordNode, // #7 = $slc
/*15584*/         OPC_MoveParent,
/*15585*/         OPC_MoveChild, 9,
/*15587*/         OPC_RecordNode, // #8 = $lwe
/*15588*/         OPC_MoveParent,
/*15589*/         OPC_MoveChild, 10,
/*15591*/         OPC_RecordNode, // #9 = $da
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15638
/*15596*/           OPC_EmitMergeInputChains1_0,
/*15597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15609*/           OPC_EmitInteger, MVT::i1, 0, 
/*15612*/           OPC_EmitInteger, MVT::i1, 0, 
/*15615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15638*/         /*SwitchType*/ 42, MVT::v2f32,// ->15682
/*15640*/           OPC_EmitMergeInputChains1_0,
/*15641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15653*/           OPC_EmitInteger, MVT::i1, 0, 
/*15656*/           OPC_EmitInteger, MVT::i1, 0, 
/*15659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15682*/         /*SwitchType*/ 42, MVT::v4f32,// ->15726
/*15684*/           OPC_EmitMergeInputChains1_0,
/*15685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15697*/           OPC_EmitInteger, MVT::i1, 0, 
/*15700*/           OPC_EmitInteger, MVT::i1, 0, 
/*15703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15726*/         0, // EndSwitchType
/*15727*/       /*Scope*/ 27|128,1/*155*/, /*->15884*/
/*15729*/         OPC_CheckChild2Type, MVT::v16f32,
/*15731*/         OPC_RecordChild3, // #2 = $rsrc
/*15732*/         OPC_CheckChild3Type, MVT::v8i32,
/*15734*/         OPC_RecordChild4, // #3 = $sampler
/*15735*/         OPC_RecordChild5, // #4 = $dmask
/*15736*/         OPC_RecordChild6, // #5 = $unorm
/*15737*/         OPC_RecordChild7, // #6 = $glc
/*15738*/         OPC_MoveChild, 8,
/*15740*/         OPC_RecordNode, // #7 = $slc
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_MoveChild, 9,
/*15744*/         OPC_RecordNode, // #8 = $lwe
/*15745*/         OPC_MoveParent,
/*15746*/         OPC_MoveChild, 10,
/*15748*/         OPC_RecordNode, // #9 = $da
/*15749*/         OPC_MoveParent,
/*15750*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15795
/*15753*/           OPC_EmitMergeInputChains1_0,
/*15754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15766*/           OPC_EmitInteger, MVT::i1, 0, 
/*15769*/           OPC_EmitInteger, MVT::i1, 0, 
/*15772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15795*/         /*SwitchType*/ 42, MVT::v2f32,// ->15839
/*15797*/           OPC_EmitMergeInputChains1_0,
/*15798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15810*/           OPC_EmitInteger, MVT::i1, 0, 
/*15813*/           OPC_EmitInteger, MVT::i1, 0, 
/*15816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15839*/         /*SwitchType*/ 42, MVT::v4f32,// ->15883
/*15841*/           OPC_EmitMergeInputChains1_0,
/*15842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15854*/           OPC_EmitInteger, MVT::i1, 0, 
/*15857*/           OPC_EmitInteger, MVT::i1, 0, 
/*15860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15883*/         0, // EndSwitchType
/*15884*/       0, /*End of Scope*/
/*15885*/     /*Scope*/ 23|128,6/*791*/, /*->16678*/
/*15887*/       OPC_CheckChild1Integer, 8|128,3/*392*/, 
/*15890*/       OPC_RecordChild2, // #1 = $addr
/*15891*/       OPC_Scope, 27|128,1/*155*/, /*->16049*/ // 5 children in Scope
/*15894*/         OPC_CheckChild2Type, MVT::f32,
/*15896*/         OPC_RecordChild3, // #2 = $rsrc
/*15897*/         OPC_CheckChild3Type, MVT::v8i32,
/*15899*/         OPC_RecordChild4, // #3 = $sampler
/*15900*/         OPC_RecordChild5, // #4 = $dmask
/*15901*/         OPC_RecordChild6, // #5 = $unorm
/*15902*/         OPC_RecordChild7, // #6 = $glc
/*15903*/         OPC_MoveChild, 8,
/*15905*/         OPC_RecordNode, // #7 = $slc
/*15906*/         OPC_MoveParent,
/*15907*/         OPC_MoveChild, 9,
/*15909*/         OPC_RecordNode, // #8 = $lwe
/*15910*/         OPC_MoveParent,
/*15911*/         OPC_MoveChild, 10,
/*15913*/         OPC_RecordNode, // #9 = $da
/*15914*/         OPC_MoveParent,
/*15915*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15960
/*15918*/           OPC_EmitMergeInputChains1_0,
/*15919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15931*/           OPC_EmitInteger, MVT::i1, 0, 
/*15934*/           OPC_EmitInteger, MVT::i1, 0, 
/*15937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15960*/         /*SwitchType*/ 42, MVT::v2f32,// ->16004
/*15962*/           OPC_EmitMergeInputChains1_0,
/*15963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15975*/           OPC_EmitInteger, MVT::i1, 0, 
/*15978*/           OPC_EmitInteger, MVT::i1, 0, 
/*15981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16004*/         /*SwitchType*/ 42, MVT::v4f32,// ->16048
/*16006*/           OPC_EmitMergeInputChains1_0,
/*16007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16019*/           OPC_EmitInteger, MVT::i1, 0, 
/*16022*/           OPC_EmitInteger, MVT::i1, 0, 
/*16025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16048*/         0, // EndSwitchType
/*16049*/       /*Scope*/ 27|128,1/*155*/, /*->16206*/
/*16051*/         OPC_CheckChild2Type, MVT::v2f32,
/*16053*/         OPC_RecordChild3, // #2 = $rsrc
/*16054*/         OPC_CheckChild3Type, MVT::v8i32,
/*16056*/         OPC_RecordChild4, // #3 = $sampler
/*16057*/         OPC_RecordChild5, // #4 = $dmask
/*16058*/         OPC_RecordChild6, // #5 = $unorm
/*16059*/         OPC_RecordChild7, // #6 = $glc
/*16060*/         OPC_MoveChild, 8,
/*16062*/         OPC_RecordNode, // #7 = $slc
/*16063*/         OPC_MoveParent,
/*16064*/         OPC_MoveChild, 9,
/*16066*/         OPC_RecordNode, // #8 = $lwe
/*16067*/         OPC_MoveParent,
/*16068*/         OPC_MoveChild, 10,
/*16070*/         OPC_RecordNode, // #9 = $da
/*16071*/         OPC_MoveParent,
/*16072*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16117
/*16075*/           OPC_EmitMergeInputChains1_0,
/*16076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16088*/           OPC_EmitInteger, MVT::i1, 0, 
/*16091*/           OPC_EmitInteger, MVT::i1, 0, 
/*16094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16117*/         /*SwitchType*/ 42, MVT::v2f32,// ->16161
/*16119*/           OPC_EmitMergeInputChains1_0,
/*16120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16132*/           OPC_EmitInteger, MVT::i1, 0, 
/*16135*/           OPC_EmitInteger, MVT::i1, 0, 
/*16138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16161*/         /*SwitchType*/ 42, MVT::v4f32,// ->16205
/*16163*/           OPC_EmitMergeInputChains1_0,
/*16164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16176*/           OPC_EmitInteger, MVT::i1, 0, 
/*16179*/           OPC_EmitInteger, MVT::i1, 0, 
/*16182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16205*/         0, // EndSwitchType
/*16206*/       /*Scope*/ 27|128,1/*155*/, /*->16363*/
/*16208*/         OPC_CheckChild2Type, MVT::v4f32,
/*16210*/         OPC_RecordChild3, // #2 = $rsrc
/*16211*/         OPC_CheckChild3Type, MVT::v8i32,
/*16213*/         OPC_RecordChild4, // #3 = $sampler
/*16214*/         OPC_RecordChild5, // #4 = $dmask
/*16215*/         OPC_RecordChild6, // #5 = $unorm
/*16216*/         OPC_RecordChild7, // #6 = $glc
/*16217*/         OPC_MoveChild, 8,
/*16219*/         OPC_RecordNode, // #7 = $slc
/*16220*/         OPC_MoveParent,
/*16221*/         OPC_MoveChild, 9,
/*16223*/         OPC_RecordNode, // #8 = $lwe
/*16224*/         OPC_MoveParent,
/*16225*/         OPC_MoveChild, 10,
/*16227*/         OPC_RecordNode, // #9 = $da
/*16228*/         OPC_MoveParent,
/*16229*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16274
/*16232*/           OPC_EmitMergeInputChains1_0,
/*16233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16245*/           OPC_EmitInteger, MVT::i1, 0, 
/*16248*/           OPC_EmitInteger, MVT::i1, 0, 
/*16251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16274*/         /*SwitchType*/ 42, MVT::v2f32,// ->16318
/*16276*/           OPC_EmitMergeInputChains1_0,
/*16277*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16280*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16283*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16286*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16289*/           OPC_EmitInteger, MVT::i1, 0, 
/*16292*/           OPC_EmitInteger, MVT::i1, 0, 
/*16295*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16298*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16318*/         /*SwitchType*/ 42, MVT::v4f32,// ->16362
/*16320*/           OPC_EmitMergeInputChains1_0,
/*16321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16333*/           OPC_EmitInteger, MVT::i1, 0, 
/*16336*/           OPC_EmitInteger, MVT::i1, 0, 
/*16339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16362*/         0, // EndSwitchType
/*16363*/       /*Scope*/ 27|128,1/*155*/, /*->16520*/
/*16365*/         OPC_CheckChild2Type, MVT::v8f32,
/*16367*/         OPC_RecordChild3, // #2 = $rsrc
/*16368*/         OPC_CheckChild3Type, MVT::v8i32,
/*16370*/         OPC_RecordChild4, // #3 = $sampler
/*16371*/         OPC_RecordChild5, // #4 = $dmask
/*16372*/         OPC_RecordChild6, // #5 = $unorm
/*16373*/         OPC_RecordChild7, // #6 = $glc
/*16374*/         OPC_MoveChild, 8,
/*16376*/         OPC_RecordNode, // #7 = $slc
/*16377*/         OPC_MoveParent,
/*16378*/         OPC_MoveChild, 9,
/*16380*/         OPC_RecordNode, // #8 = $lwe
/*16381*/         OPC_MoveParent,
/*16382*/         OPC_MoveChild, 10,
/*16384*/         OPC_RecordNode, // #9 = $da
/*16385*/         OPC_MoveParent,
/*16386*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16431
/*16389*/           OPC_EmitMergeInputChains1_0,
/*16390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16402*/           OPC_EmitInteger, MVT::i1, 0, 
/*16405*/           OPC_EmitInteger, MVT::i1, 0, 
/*16408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16431*/         /*SwitchType*/ 42, MVT::v2f32,// ->16475
/*16433*/           OPC_EmitMergeInputChains1_0,
/*16434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16446*/           OPC_EmitInteger, MVT::i1, 0, 
/*16449*/           OPC_EmitInteger, MVT::i1, 0, 
/*16452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16475*/         /*SwitchType*/ 42, MVT::v4f32,// ->16519
/*16477*/           OPC_EmitMergeInputChains1_0,
/*16478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16490*/           OPC_EmitInteger, MVT::i1, 0, 
/*16493*/           OPC_EmitInteger, MVT::i1, 0, 
/*16496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16519*/         0, // EndSwitchType
/*16520*/       /*Scope*/ 27|128,1/*155*/, /*->16677*/
/*16522*/         OPC_CheckChild2Type, MVT::v16f32,
/*16524*/         OPC_RecordChild3, // #2 = $rsrc
/*16525*/         OPC_CheckChild3Type, MVT::v8i32,
/*16527*/         OPC_RecordChild4, // #3 = $sampler
/*16528*/         OPC_RecordChild5, // #4 = $dmask
/*16529*/         OPC_RecordChild6, // #5 = $unorm
/*16530*/         OPC_RecordChild7, // #6 = $glc
/*16531*/         OPC_MoveChild, 8,
/*16533*/         OPC_RecordNode, // #7 = $slc
/*16534*/         OPC_MoveParent,
/*16535*/         OPC_MoveChild, 9,
/*16537*/         OPC_RecordNode, // #8 = $lwe
/*16538*/         OPC_MoveParent,
/*16539*/         OPC_MoveChild, 10,
/*16541*/         OPC_RecordNode, // #9 = $da
/*16542*/         OPC_MoveParent,
/*16543*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16588
/*16546*/           OPC_EmitMergeInputChains1_0,
/*16547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16559*/           OPC_EmitInteger, MVT::i1, 0, 
/*16562*/           OPC_EmitInteger, MVT::i1, 0, 
/*16565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16588*/         /*SwitchType*/ 42, MVT::v2f32,// ->16632
/*16590*/           OPC_EmitMergeInputChains1_0,
/*16591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16603*/           OPC_EmitInteger, MVT::i1, 0, 
/*16606*/           OPC_EmitInteger, MVT::i1, 0, 
/*16609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16632*/         /*SwitchType*/ 42, MVT::v4f32,// ->16676
/*16634*/           OPC_EmitMergeInputChains1_0,
/*16635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16647*/           OPC_EmitInteger, MVT::i1, 0, 
/*16650*/           OPC_EmitInteger, MVT::i1, 0, 
/*16653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16676*/         0, // EndSwitchType
/*16677*/       0, /*End of Scope*/
/*16678*/     /*Scope*/ 23|128,6/*791*/, /*->17471*/
/*16680*/       OPC_CheckChild1Integer, 2|128,3/*386*/, 
/*16683*/       OPC_RecordChild2, // #1 = $addr
/*16684*/       OPC_Scope, 27|128,1/*155*/, /*->16842*/ // 5 children in Scope
/*16687*/         OPC_CheckChild2Type, MVT::f32,
/*16689*/         OPC_RecordChild3, // #2 = $rsrc
/*16690*/         OPC_CheckChild3Type, MVT::v8i32,
/*16692*/         OPC_RecordChild4, // #3 = $sampler
/*16693*/         OPC_RecordChild5, // #4 = $dmask
/*16694*/         OPC_RecordChild6, // #5 = $unorm
/*16695*/         OPC_RecordChild7, // #6 = $glc
/*16696*/         OPC_MoveChild, 8,
/*16698*/         OPC_RecordNode, // #7 = $slc
/*16699*/         OPC_MoveParent,
/*16700*/         OPC_MoveChild, 9,
/*16702*/         OPC_RecordNode, // #8 = $lwe
/*16703*/         OPC_MoveParent,
/*16704*/         OPC_MoveChild, 10,
/*16706*/         OPC_RecordNode, // #9 = $da
/*16707*/         OPC_MoveParent,
/*16708*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16753
/*16711*/           OPC_EmitMergeInputChains1_0,
/*16712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16724*/           OPC_EmitInteger, MVT::i1, 0, 
/*16727*/           OPC_EmitInteger, MVT::i1, 0, 
/*16730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 386:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16753*/         /*SwitchType*/ 42, MVT::v2f32,// ->16797
/*16755*/           OPC_EmitMergeInputChains1_0,
/*16756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16768*/           OPC_EmitInteger, MVT::i1, 0, 
/*16771*/           OPC_EmitInteger, MVT::i1, 0, 
/*16774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 386:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16797*/         /*SwitchType*/ 42, MVT::v4f32,// ->16841
/*16799*/           OPC_EmitMergeInputChains1_0,
/*16800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16812*/           OPC_EmitInteger, MVT::i1, 0, 
/*16815*/           OPC_EmitInteger, MVT::i1, 0, 
/*16818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 386:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16841*/         0, // EndSwitchType
/*16842*/       /*Scope*/ 27|128,1/*155*/, /*->16999*/
/*16844*/         OPC_CheckChild2Type, MVT::v2f32,
/*16846*/         OPC_RecordChild3, // #2 = $rsrc
/*16847*/         OPC_CheckChild3Type, MVT::v8i32,
/*16849*/         OPC_RecordChild4, // #3 = $sampler
/*16850*/         OPC_RecordChild5, // #4 = $dmask
/*16851*/         OPC_RecordChild6, // #5 = $unorm
/*16852*/         OPC_RecordChild7, // #6 = $glc
/*16853*/         OPC_MoveChild, 8,
/*16855*/         OPC_RecordNode, // #7 = $slc
/*16856*/         OPC_MoveParent,
/*16857*/         OPC_MoveChild, 9,
/*16859*/         OPC_RecordNode, // #8 = $lwe
/*16860*/         OPC_MoveParent,
/*16861*/         OPC_MoveChild, 10,
/*16863*/         OPC_RecordNode, // #9 = $da
/*16864*/         OPC_MoveParent,
/*16865*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16910
/*16868*/           OPC_EmitMergeInputChains1_0,
/*16869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16881*/           OPC_EmitInteger, MVT::i1, 0, 
/*16884*/           OPC_EmitInteger, MVT::i1, 0, 
/*16887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 386:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16910*/         /*SwitchType*/ 42, MVT::v2f32,// ->16954
/*16912*/           OPC_EmitMergeInputChains1_0,
/*16913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16925*/           OPC_EmitInteger, MVT::i1, 0, 
/*16928*/           OPC_EmitInteger, MVT::i1, 0, 
/*16931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 386:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16954*/         /*SwitchType*/ 42, MVT::v4f32,// ->16998
/*16956*/           OPC_EmitMergeInputChains1_0,
/*16957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16969*/           OPC_EmitInteger, MVT::i1, 0, 
/*16972*/           OPC_EmitInteger, MVT::i1, 0, 
/*16975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 386:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16998*/         0, // EndSwitchType
/*16999*/       /*Scope*/ 27|128,1/*155*/, /*->17156*/
/*17001*/         OPC_CheckChild2Type, MVT::v4f32,
/*17003*/         OPC_RecordChild3, // #2 = $rsrc
/*17004*/         OPC_CheckChild3Type, MVT::v8i32,
/*17006*/         OPC_RecordChild4, // #3 = $sampler
/*17007*/         OPC_RecordChild5, // #4 = $dmask
/*17008*/         OPC_RecordChild6, // #5 = $unorm
/*17009*/         OPC_RecordChild7, // #6 = $glc
/*17010*/         OPC_MoveChild, 8,
/*17012*/         OPC_RecordNode, // #7 = $slc
/*17013*/         OPC_MoveParent,
/*17014*/         OPC_MoveChild, 9,
/*17016*/         OPC_RecordNode, // #8 = $lwe
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_MoveChild, 10,
/*17020*/         OPC_RecordNode, // #9 = $da
/*17021*/         OPC_MoveParent,
/*17022*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17067
/*17025*/           OPC_EmitMergeInputChains1_0,
/*17026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17038*/           OPC_EmitInteger, MVT::i1, 0, 
/*17041*/           OPC_EmitInteger, MVT::i1, 0, 
/*17044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 386:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17067*/         /*SwitchType*/ 42, MVT::v2f32,// ->17111
/*17069*/           OPC_EmitMergeInputChains1_0,
/*17070*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17073*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17076*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17079*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17082*/           OPC_EmitInteger, MVT::i1, 0, 
/*17085*/           OPC_EmitInteger, MVT::i1, 0, 
/*17088*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17091*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 386:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17111*/         /*SwitchType*/ 42, MVT::v4f32,// ->17155
/*17113*/           OPC_EmitMergeInputChains1_0,
/*17114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17126*/           OPC_EmitInteger, MVT::i1, 0, 
/*17129*/           OPC_EmitInteger, MVT::i1, 0, 
/*17132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 386:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17155*/         0, // EndSwitchType
/*17156*/       /*Scope*/ 27|128,1/*155*/, /*->17313*/
/*17158*/         OPC_CheckChild2Type, MVT::v8f32,
/*17160*/         OPC_RecordChild3, // #2 = $rsrc
/*17161*/         OPC_CheckChild3Type, MVT::v8i32,
/*17163*/         OPC_RecordChild4, // #3 = $sampler
/*17164*/         OPC_RecordChild5, // #4 = $dmask
/*17165*/         OPC_RecordChild6, // #5 = $unorm
/*17166*/         OPC_RecordChild7, // #6 = $glc
/*17167*/         OPC_MoveChild, 8,
/*17169*/         OPC_RecordNode, // #7 = $slc
/*17170*/         OPC_MoveParent,
/*17171*/         OPC_MoveChild, 9,
/*17173*/         OPC_RecordNode, // #8 = $lwe
/*17174*/         OPC_MoveParent,
/*17175*/         OPC_MoveChild, 10,
/*17177*/         OPC_RecordNode, // #9 = $da
/*17178*/         OPC_MoveParent,
/*17179*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17224
/*17182*/           OPC_EmitMergeInputChains1_0,
/*17183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17195*/           OPC_EmitInteger, MVT::i1, 0, 
/*17198*/           OPC_EmitInteger, MVT::i1, 0, 
/*17201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 386:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17224*/         /*SwitchType*/ 42, MVT::v2f32,// ->17268
/*17226*/           OPC_EmitMergeInputChains1_0,
/*17227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17239*/           OPC_EmitInteger, MVT::i1, 0, 
/*17242*/           OPC_EmitInteger, MVT::i1, 0, 
/*17245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 386:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17268*/         /*SwitchType*/ 42, MVT::v4f32,// ->17312
/*17270*/           OPC_EmitMergeInputChains1_0,
/*17271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17283*/           OPC_EmitInteger, MVT::i1, 0, 
/*17286*/           OPC_EmitInteger, MVT::i1, 0, 
/*17289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 386:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17312*/         0, // EndSwitchType
/*17313*/       /*Scope*/ 27|128,1/*155*/, /*->17470*/
/*17315*/         OPC_CheckChild2Type, MVT::v16f32,
/*17317*/         OPC_RecordChild3, // #2 = $rsrc
/*17318*/         OPC_CheckChild3Type, MVT::v8i32,
/*17320*/         OPC_RecordChild4, // #3 = $sampler
/*17321*/         OPC_RecordChild5, // #4 = $dmask
/*17322*/         OPC_RecordChild6, // #5 = $unorm
/*17323*/         OPC_RecordChild7, // #6 = $glc
/*17324*/         OPC_MoveChild, 8,
/*17326*/         OPC_RecordNode, // #7 = $slc
/*17327*/         OPC_MoveParent,
/*17328*/         OPC_MoveChild, 9,
/*17330*/         OPC_RecordNode, // #8 = $lwe
/*17331*/         OPC_MoveParent,
/*17332*/         OPC_MoveChild, 10,
/*17334*/         OPC_RecordNode, // #9 = $da
/*17335*/         OPC_MoveParent,
/*17336*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17381
/*17339*/           OPC_EmitMergeInputChains1_0,
/*17340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17352*/           OPC_EmitInteger, MVT::i1, 0, 
/*17355*/           OPC_EmitInteger, MVT::i1, 0, 
/*17358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 386:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17381*/         /*SwitchType*/ 42, MVT::v2f32,// ->17425
/*17383*/           OPC_EmitMergeInputChains1_0,
/*17384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17396*/           OPC_EmitInteger, MVT::i1, 0, 
/*17399*/           OPC_EmitInteger, MVT::i1, 0, 
/*17402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 386:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17425*/         /*SwitchType*/ 42, MVT::v4f32,// ->17469
/*17427*/           OPC_EmitMergeInputChains1_0,
/*17428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17440*/           OPC_EmitInteger, MVT::i1, 0, 
/*17443*/           OPC_EmitInteger, MVT::i1, 0, 
/*17446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 386:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17469*/         0, // EndSwitchType
/*17470*/       0, /*End of Scope*/
/*17471*/     /*Scope*/ 23|128,6/*791*/, /*->18264*/
/*17473*/       OPC_CheckChild1Integer, 3|128,3/*387*/, 
/*17476*/       OPC_RecordChild2, // #1 = $addr
/*17477*/       OPC_Scope, 27|128,1/*155*/, /*->17635*/ // 5 children in Scope
/*17480*/         OPC_CheckChild2Type, MVT::f32,
/*17482*/         OPC_RecordChild3, // #2 = $rsrc
/*17483*/         OPC_CheckChild3Type, MVT::v8i32,
/*17485*/         OPC_RecordChild4, // #3 = $sampler
/*17486*/         OPC_RecordChild5, // #4 = $dmask
/*17487*/         OPC_RecordChild6, // #5 = $unorm
/*17488*/         OPC_RecordChild7, // #6 = $glc
/*17489*/         OPC_MoveChild, 8,
/*17491*/         OPC_RecordNode, // #7 = $slc
/*17492*/         OPC_MoveParent,
/*17493*/         OPC_MoveChild, 9,
/*17495*/         OPC_RecordNode, // #8 = $lwe
/*17496*/         OPC_MoveParent,
/*17497*/         OPC_MoveChild, 10,
/*17499*/         OPC_RecordNode, // #9 = $da
/*17500*/         OPC_MoveParent,
/*17501*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17546
/*17504*/           OPC_EmitMergeInputChains1_0,
/*17505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17517*/           OPC_EmitInteger, MVT::i1, 0, 
/*17520*/           OPC_EmitInteger, MVT::i1, 0, 
/*17523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 387:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17546*/         /*SwitchType*/ 42, MVT::v2f32,// ->17590
/*17548*/           OPC_EmitMergeInputChains1_0,
/*17549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17561*/           OPC_EmitInteger, MVT::i1, 0, 
/*17564*/           OPC_EmitInteger, MVT::i1, 0, 
/*17567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 387:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17590*/         /*SwitchType*/ 42, MVT::v4f32,// ->17634
/*17592*/           OPC_EmitMergeInputChains1_0,
/*17593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17605*/           OPC_EmitInteger, MVT::i1, 0, 
/*17608*/           OPC_EmitInteger, MVT::i1, 0, 
/*17611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 387:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17634*/         0, // EndSwitchType
/*17635*/       /*Scope*/ 27|128,1/*155*/, /*->17792*/
/*17637*/         OPC_CheckChild2Type, MVT::v2f32,
/*17639*/         OPC_RecordChild3, // #2 = $rsrc
/*17640*/         OPC_CheckChild3Type, MVT::v8i32,
/*17642*/         OPC_RecordChild4, // #3 = $sampler
/*17643*/         OPC_RecordChild5, // #4 = $dmask
/*17644*/         OPC_RecordChild6, // #5 = $unorm
/*17645*/         OPC_RecordChild7, // #6 = $glc
/*17646*/         OPC_MoveChild, 8,
/*17648*/         OPC_RecordNode, // #7 = $slc
/*17649*/         OPC_MoveParent,
/*17650*/         OPC_MoveChild, 9,
/*17652*/         OPC_RecordNode, // #8 = $lwe
/*17653*/         OPC_MoveParent,
/*17654*/         OPC_MoveChild, 10,
/*17656*/         OPC_RecordNode, // #9 = $da
/*17657*/         OPC_MoveParent,
/*17658*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17703
/*17661*/           OPC_EmitMergeInputChains1_0,
/*17662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17674*/           OPC_EmitInteger, MVT::i1, 0, 
/*17677*/           OPC_EmitInteger, MVT::i1, 0, 
/*17680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 387:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17703*/         /*SwitchType*/ 42, MVT::v2f32,// ->17747
/*17705*/           OPC_EmitMergeInputChains1_0,
/*17706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17718*/           OPC_EmitInteger, MVT::i1, 0, 
/*17721*/           OPC_EmitInteger, MVT::i1, 0, 
/*17724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 387:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17747*/         /*SwitchType*/ 42, MVT::v4f32,// ->17791
/*17749*/           OPC_EmitMergeInputChains1_0,
/*17750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17762*/           OPC_EmitInteger, MVT::i1, 0, 
/*17765*/           OPC_EmitInteger, MVT::i1, 0, 
/*17768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 387:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17791*/         0, // EndSwitchType
/*17792*/       /*Scope*/ 27|128,1/*155*/, /*->17949*/
/*17794*/         OPC_CheckChild2Type, MVT::v4f32,
/*17796*/         OPC_RecordChild3, // #2 = $rsrc
/*17797*/         OPC_CheckChild3Type, MVT::v8i32,
/*17799*/         OPC_RecordChild4, // #3 = $sampler
/*17800*/         OPC_RecordChild5, // #4 = $dmask
/*17801*/         OPC_RecordChild6, // #5 = $unorm
/*17802*/         OPC_RecordChild7, // #6 = $glc
/*17803*/         OPC_MoveChild, 8,
/*17805*/         OPC_RecordNode, // #7 = $slc
/*17806*/         OPC_MoveParent,
/*17807*/         OPC_MoveChild, 9,
/*17809*/         OPC_RecordNode, // #8 = $lwe
/*17810*/         OPC_MoveParent,
/*17811*/         OPC_MoveChild, 10,
/*17813*/         OPC_RecordNode, // #9 = $da
/*17814*/         OPC_MoveParent,
/*17815*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17860
/*17818*/           OPC_EmitMergeInputChains1_0,
/*17819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17831*/           OPC_EmitInteger, MVT::i1, 0, 
/*17834*/           OPC_EmitInteger, MVT::i1, 0, 
/*17837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 387:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17860*/         /*SwitchType*/ 42, MVT::v2f32,// ->17904
/*17862*/           OPC_EmitMergeInputChains1_0,
/*17863*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17866*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17869*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17872*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17875*/           OPC_EmitInteger, MVT::i1, 0, 
/*17878*/           OPC_EmitInteger, MVT::i1, 0, 
/*17881*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17884*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 387:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17904*/         /*SwitchType*/ 42, MVT::v4f32,// ->17948
/*17906*/           OPC_EmitMergeInputChains1_0,
/*17907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17919*/           OPC_EmitInteger, MVT::i1, 0, 
/*17922*/           OPC_EmitInteger, MVT::i1, 0, 
/*17925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 387:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17948*/         0, // EndSwitchType
/*17949*/       /*Scope*/ 27|128,1/*155*/, /*->18106*/
/*17951*/         OPC_CheckChild2Type, MVT::v8f32,
/*17953*/         OPC_RecordChild3, // #2 = $rsrc
/*17954*/         OPC_CheckChild3Type, MVT::v8i32,
/*17956*/         OPC_RecordChild4, // #3 = $sampler
/*17957*/         OPC_RecordChild5, // #4 = $dmask
/*17958*/         OPC_RecordChild6, // #5 = $unorm
/*17959*/         OPC_RecordChild7, // #6 = $glc
/*17960*/         OPC_MoveChild, 8,
/*17962*/         OPC_RecordNode, // #7 = $slc
/*17963*/         OPC_MoveParent,
/*17964*/         OPC_MoveChild, 9,
/*17966*/         OPC_RecordNode, // #8 = $lwe
/*17967*/         OPC_MoveParent,
/*17968*/         OPC_MoveChild, 10,
/*17970*/         OPC_RecordNode, // #9 = $da
/*17971*/         OPC_MoveParent,
/*17972*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18017
/*17975*/           OPC_EmitMergeInputChains1_0,
/*17976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17988*/           OPC_EmitInteger, MVT::i1, 0, 
/*17991*/           OPC_EmitInteger, MVT::i1, 0, 
/*17994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 387:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18017*/         /*SwitchType*/ 42, MVT::v2f32,// ->18061
/*18019*/           OPC_EmitMergeInputChains1_0,
/*18020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18032*/           OPC_EmitInteger, MVT::i1, 0, 
/*18035*/           OPC_EmitInteger, MVT::i1, 0, 
/*18038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 387:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18061*/         /*SwitchType*/ 42, MVT::v4f32,// ->18105
/*18063*/           OPC_EmitMergeInputChains1_0,
/*18064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18076*/           OPC_EmitInteger, MVT::i1, 0, 
/*18079*/           OPC_EmitInteger, MVT::i1, 0, 
/*18082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 387:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18105*/         0, // EndSwitchType
/*18106*/       /*Scope*/ 27|128,1/*155*/, /*->18263*/
/*18108*/         OPC_CheckChild2Type, MVT::v16f32,
/*18110*/         OPC_RecordChild3, // #2 = $rsrc
/*18111*/         OPC_CheckChild3Type, MVT::v8i32,
/*18113*/         OPC_RecordChild4, // #3 = $sampler
/*18114*/         OPC_RecordChild5, // #4 = $dmask
/*18115*/         OPC_RecordChild6, // #5 = $unorm
/*18116*/         OPC_RecordChild7, // #6 = $glc
/*18117*/         OPC_MoveChild, 8,
/*18119*/         OPC_RecordNode, // #7 = $slc
/*18120*/         OPC_MoveParent,
/*18121*/         OPC_MoveChild, 9,
/*18123*/         OPC_RecordNode, // #8 = $lwe
/*18124*/         OPC_MoveParent,
/*18125*/         OPC_MoveChild, 10,
/*18127*/         OPC_RecordNode, // #9 = $da
/*18128*/         OPC_MoveParent,
/*18129*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18174
/*18132*/           OPC_EmitMergeInputChains1_0,
/*18133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18145*/           OPC_EmitInteger, MVT::i1, 0, 
/*18148*/           OPC_EmitInteger, MVT::i1, 0, 
/*18151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 387:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18174*/         /*SwitchType*/ 42, MVT::v2f32,// ->18218
/*18176*/           OPC_EmitMergeInputChains1_0,
/*18177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18189*/           OPC_EmitInteger, MVT::i1, 0, 
/*18192*/           OPC_EmitInteger, MVT::i1, 0, 
/*18195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 387:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18218*/         /*SwitchType*/ 42, MVT::v4f32,// ->18262
/*18220*/           OPC_EmitMergeInputChains1_0,
/*18221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18233*/           OPC_EmitInteger, MVT::i1, 0, 
/*18236*/           OPC_EmitInteger, MVT::i1, 0, 
/*18239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 387:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18262*/         0, // EndSwitchType
/*18263*/       0, /*End of Scope*/
/*18264*/     /*Scope*/ 23|128,6/*791*/, /*->19057*/
/*18266*/       OPC_CheckChild1Integer, 10|128,3/*394*/, 
/*18269*/       OPC_RecordChild2, // #1 = $addr
/*18270*/       OPC_Scope, 27|128,1/*155*/, /*->18428*/ // 5 children in Scope
/*18273*/         OPC_CheckChild2Type, MVT::f32,
/*18275*/         OPC_RecordChild3, // #2 = $rsrc
/*18276*/         OPC_CheckChild3Type, MVT::v8i32,
/*18278*/         OPC_RecordChild4, // #3 = $sampler
/*18279*/         OPC_RecordChild5, // #4 = $dmask
/*18280*/         OPC_RecordChild6, // #5 = $unorm
/*18281*/         OPC_RecordChild7, // #6 = $glc
/*18282*/         OPC_MoveChild, 8,
/*18284*/         OPC_RecordNode, // #7 = $slc
/*18285*/         OPC_MoveParent,
/*18286*/         OPC_MoveChild, 9,
/*18288*/         OPC_RecordNode, // #8 = $lwe
/*18289*/         OPC_MoveParent,
/*18290*/         OPC_MoveChild, 10,
/*18292*/         OPC_RecordNode, // #9 = $da
/*18293*/         OPC_MoveParent,
/*18294*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18339
/*18297*/           OPC_EmitMergeInputChains1_0,
/*18298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18310*/           OPC_EmitInteger, MVT::i1, 0, 
/*18313*/           OPC_EmitInteger, MVT::i1, 0, 
/*18316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18339*/         /*SwitchType*/ 42, MVT::v2f32,// ->18383
/*18341*/           OPC_EmitMergeInputChains1_0,
/*18342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18354*/           OPC_EmitInteger, MVT::i1, 0, 
/*18357*/           OPC_EmitInteger, MVT::i1, 0, 
/*18360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18383*/         /*SwitchType*/ 42, MVT::v4f32,// ->18427
/*18385*/           OPC_EmitMergeInputChains1_0,
/*18386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18398*/           OPC_EmitInteger, MVT::i1, 0, 
/*18401*/           OPC_EmitInteger, MVT::i1, 0, 
/*18404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18427*/         0, // EndSwitchType
/*18428*/       /*Scope*/ 27|128,1/*155*/, /*->18585*/
/*18430*/         OPC_CheckChild2Type, MVT::v2f32,
/*18432*/         OPC_RecordChild3, // #2 = $rsrc
/*18433*/         OPC_CheckChild3Type, MVT::v8i32,
/*18435*/         OPC_RecordChild4, // #3 = $sampler
/*18436*/         OPC_RecordChild5, // #4 = $dmask
/*18437*/         OPC_RecordChild6, // #5 = $unorm
/*18438*/         OPC_RecordChild7, // #6 = $glc
/*18439*/         OPC_MoveChild, 8,
/*18441*/         OPC_RecordNode, // #7 = $slc
/*18442*/         OPC_MoveParent,
/*18443*/         OPC_MoveChild, 9,
/*18445*/         OPC_RecordNode, // #8 = $lwe
/*18446*/         OPC_MoveParent,
/*18447*/         OPC_MoveChild, 10,
/*18449*/         OPC_RecordNode, // #9 = $da
/*18450*/         OPC_MoveParent,
/*18451*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18496
/*18454*/           OPC_EmitMergeInputChains1_0,
/*18455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18467*/           OPC_EmitInteger, MVT::i1, 0, 
/*18470*/           OPC_EmitInteger, MVT::i1, 0, 
/*18473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18496*/         /*SwitchType*/ 42, MVT::v2f32,// ->18540
/*18498*/           OPC_EmitMergeInputChains1_0,
/*18499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18511*/           OPC_EmitInteger, MVT::i1, 0, 
/*18514*/           OPC_EmitInteger, MVT::i1, 0, 
/*18517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18540*/         /*SwitchType*/ 42, MVT::v4f32,// ->18584
/*18542*/           OPC_EmitMergeInputChains1_0,
/*18543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18555*/           OPC_EmitInteger, MVT::i1, 0, 
/*18558*/           OPC_EmitInteger, MVT::i1, 0, 
/*18561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18584*/         0, // EndSwitchType
/*18585*/       /*Scope*/ 27|128,1/*155*/, /*->18742*/
/*18587*/         OPC_CheckChild2Type, MVT::v4f32,
/*18589*/         OPC_RecordChild3, // #2 = $rsrc
/*18590*/         OPC_CheckChild3Type, MVT::v8i32,
/*18592*/         OPC_RecordChild4, // #3 = $sampler
/*18593*/         OPC_RecordChild5, // #4 = $dmask
/*18594*/         OPC_RecordChild6, // #5 = $unorm
/*18595*/         OPC_RecordChild7, // #6 = $glc
/*18596*/         OPC_MoveChild, 8,
/*18598*/         OPC_RecordNode, // #7 = $slc
/*18599*/         OPC_MoveParent,
/*18600*/         OPC_MoveChild, 9,
/*18602*/         OPC_RecordNode, // #8 = $lwe
/*18603*/         OPC_MoveParent,
/*18604*/         OPC_MoveChild, 10,
/*18606*/         OPC_RecordNode, // #9 = $da
/*18607*/         OPC_MoveParent,
/*18608*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18653
/*18611*/           OPC_EmitMergeInputChains1_0,
/*18612*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18615*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18618*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18621*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18624*/           OPC_EmitInteger, MVT::i1, 0, 
/*18627*/           OPC_EmitInteger, MVT::i1, 0, 
/*18630*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18633*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18636*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18653*/         /*SwitchType*/ 42, MVT::v2f32,// ->18697
/*18655*/           OPC_EmitMergeInputChains1_0,
/*18656*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18659*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18662*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18665*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18668*/           OPC_EmitInteger, MVT::i1, 0, 
/*18671*/           OPC_EmitInteger, MVT::i1, 0, 
/*18674*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18677*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18697*/         /*SwitchType*/ 42, MVT::v4f32,// ->18741
/*18699*/           OPC_EmitMergeInputChains1_0,
/*18700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18712*/           OPC_EmitInteger, MVT::i1, 0, 
/*18715*/           OPC_EmitInteger, MVT::i1, 0, 
/*18718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18741*/         0, // EndSwitchType
/*18742*/       /*Scope*/ 27|128,1/*155*/, /*->18899*/
/*18744*/         OPC_CheckChild2Type, MVT::v8f32,
/*18746*/         OPC_RecordChild3, // #2 = $rsrc
/*18747*/         OPC_CheckChild3Type, MVT::v8i32,
/*18749*/         OPC_RecordChild4, // #3 = $sampler
/*18750*/         OPC_RecordChild5, // #4 = $dmask
/*18751*/         OPC_RecordChild6, // #5 = $unorm
/*18752*/         OPC_RecordChild7, // #6 = $glc
/*18753*/         OPC_MoveChild, 8,
/*18755*/         OPC_RecordNode, // #7 = $slc
/*18756*/         OPC_MoveParent,
/*18757*/         OPC_MoveChild, 9,
/*18759*/         OPC_RecordNode, // #8 = $lwe
/*18760*/         OPC_MoveParent,
/*18761*/         OPC_MoveChild, 10,
/*18763*/         OPC_RecordNode, // #9 = $da
/*18764*/         OPC_MoveParent,
/*18765*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18810
/*18768*/           OPC_EmitMergeInputChains1_0,
/*18769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18781*/           OPC_EmitInteger, MVT::i1, 0, 
/*18784*/           OPC_EmitInteger, MVT::i1, 0, 
/*18787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18810*/         /*SwitchType*/ 42, MVT::v2f32,// ->18854
/*18812*/           OPC_EmitMergeInputChains1_0,
/*18813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18825*/           OPC_EmitInteger, MVT::i1, 0, 
/*18828*/           OPC_EmitInteger, MVT::i1, 0, 
/*18831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18854*/         /*SwitchType*/ 42, MVT::v4f32,// ->18898
/*18856*/           OPC_EmitMergeInputChains1_0,
/*18857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18869*/           OPC_EmitInteger, MVT::i1, 0, 
/*18872*/           OPC_EmitInteger, MVT::i1, 0, 
/*18875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18898*/         0, // EndSwitchType
/*18899*/       /*Scope*/ 27|128,1/*155*/, /*->19056*/
/*18901*/         OPC_CheckChild2Type, MVT::v16f32,
/*18903*/         OPC_RecordChild3, // #2 = $rsrc
/*18904*/         OPC_CheckChild3Type, MVT::v8i32,
/*18906*/         OPC_RecordChild4, // #3 = $sampler
/*18907*/         OPC_RecordChild5, // #4 = $dmask
/*18908*/         OPC_RecordChild6, // #5 = $unorm
/*18909*/         OPC_RecordChild7, // #6 = $glc
/*18910*/         OPC_MoveChild, 8,
/*18912*/         OPC_RecordNode, // #7 = $slc
/*18913*/         OPC_MoveParent,
/*18914*/         OPC_MoveChild, 9,
/*18916*/         OPC_RecordNode, // #8 = $lwe
/*18917*/         OPC_MoveParent,
/*18918*/         OPC_MoveChild, 10,
/*18920*/         OPC_RecordNode, // #9 = $da
/*18921*/         OPC_MoveParent,
/*18922*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18967
/*18925*/           OPC_EmitMergeInputChains1_0,
/*18926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18938*/           OPC_EmitInteger, MVT::i1, 0, 
/*18941*/           OPC_EmitInteger, MVT::i1, 0, 
/*18944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18967*/         /*SwitchType*/ 42, MVT::v2f32,// ->19011
/*18969*/           OPC_EmitMergeInputChains1_0,
/*18970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18982*/           OPC_EmitInteger, MVT::i1, 0, 
/*18985*/           OPC_EmitInteger, MVT::i1, 0, 
/*18988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19011*/         /*SwitchType*/ 42, MVT::v4f32,// ->19055
/*19013*/           OPC_EmitMergeInputChains1_0,
/*19014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19026*/           OPC_EmitInteger, MVT::i1, 0, 
/*19029*/           OPC_EmitInteger, MVT::i1, 0, 
/*19032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19055*/         0, // EndSwitchType
/*19056*/       0, /*End of Scope*/
/*19057*/     /*Scope*/ 23|128,6/*791*/, /*->19850*/
/*19059*/       OPC_CheckChild1Integer, 19|128,3/*403*/, 
/*19062*/       OPC_RecordChild2, // #1 = $addr
/*19063*/       OPC_Scope, 27|128,1/*155*/, /*->19221*/ // 5 children in Scope
/*19066*/         OPC_CheckChild2Type, MVT::f32,
/*19068*/         OPC_RecordChild3, // #2 = $rsrc
/*19069*/         OPC_CheckChild3Type, MVT::v8i32,
/*19071*/         OPC_RecordChild4, // #3 = $sampler
/*19072*/         OPC_RecordChild5, // #4 = $dmask
/*19073*/         OPC_RecordChild6, // #5 = $unorm
/*19074*/         OPC_RecordChild7, // #6 = $glc
/*19075*/         OPC_MoveChild, 8,
/*19077*/         OPC_RecordNode, // #7 = $slc
/*19078*/         OPC_MoveParent,
/*19079*/         OPC_MoveChild, 9,
/*19081*/         OPC_RecordNode, // #8 = $lwe
/*19082*/         OPC_MoveParent,
/*19083*/         OPC_MoveChild, 10,
/*19085*/         OPC_RecordNode, // #9 = $da
/*19086*/         OPC_MoveParent,
/*19087*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19132
/*19090*/           OPC_EmitMergeInputChains1_0,
/*19091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19103*/           OPC_EmitInteger, MVT::i1, 0, 
/*19106*/           OPC_EmitInteger, MVT::i1, 0, 
/*19109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19132*/         /*SwitchType*/ 42, MVT::v2f32,// ->19176
/*19134*/           OPC_EmitMergeInputChains1_0,
/*19135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19147*/           OPC_EmitInteger, MVT::i1, 0, 
/*19150*/           OPC_EmitInteger, MVT::i1, 0, 
/*19153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19176*/         /*SwitchType*/ 42, MVT::v4f32,// ->19220
/*19178*/           OPC_EmitMergeInputChains1_0,
/*19179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19191*/           OPC_EmitInteger, MVT::i1, 0, 
/*19194*/           OPC_EmitInteger, MVT::i1, 0, 
/*19197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19220*/         0, // EndSwitchType
/*19221*/       /*Scope*/ 27|128,1/*155*/, /*->19378*/
/*19223*/         OPC_CheckChild2Type, MVT::v2f32,
/*19225*/         OPC_RecordChild3, // #2 = $rsrc
/*19226*/         OPC_CheckChild3Type, MVT::v8i32,
/*19228*/         OPC_RecordChild4, // #3 = $sampler
/*19229*/         OPC_RecordChild5, // #4 = $dmask
/*19230*/         OPC_RecordChild6, // #5 = $unorm
/*19231*/         OPC_RecordChild7, // #6 = $glc
/*19232*/         OPC_MoveChild, 8,
/*19234*/         OPC_RecordNode, // #7 = $slc
/*19235*/         OPC_MoveParent,
/*19236*/         OPC_MoveChild, 9,
/*19238*/         OPC_RecordNode, // #8 = $lwe
/*19239*/         OPC_MoveParent,
/*19240*/         OPC_MoveChild, 10,
/*19242*/         OPC_RecordNode, // #9 = $da
/*19243*/         OPC_MoveParent,
/*19244*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19289
/*19247*/           OPC_EmitMergeInputChains1_0,
/*19248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19260*/           OPC_EmitInteger, MVT::i1, 0, 
/*19263*/           OPC_EmitInteger, MVT::i1, 0, 
/*19266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19289*/         /*SwitchType*/ 42, MVT::v2f32,// ->19333
/*19291*/           OPC_EmitMergeInputChains1_0,
/*19292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19304*/           OPC_EmitInteger, MVT::i1, 0, 
/*19307*/           OPC_EmitInteger, MVT::i1, 0, 
/*19310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19333*/         /*SwitchType*/ 42, MVT::v4f32,// ->19377
/*19335*/           OPC_EmitMergeInputChains1_0,
/*19336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19348*/           OPC_EmitInteger, MVT::i1, 0, 
/*19351*/           OPC_EmitInteger, MVT::i1, 0, 
/*19354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19377*/         0, // EndSwitchType
/*19378*/       /*Scope*/ 27|128,1/*155*/, /*->19535*/
/*19380*/         OPC_CheckChild2Type, MVT::v4f32,
/*19382*/         OPC_RecordChild3, // #2 = $rsrc
/*19383*/         OPC_CheckChild3Type, MVT::v8i32,
/*19385*/         OPC_RecordChild4, // #3 = $sampler
/*19386*/         OPC_RecordChild5, // #4 = $dmask
/*19387*/         OPC_RecordChild6, // #5 = $unorm
/*19388*/         OPC_RecordChild7, // #6 = $glc
/*19389*/         OPC_MoveChild, 8,
/*19391*/         OPC_RecordNode, // #7 = $slc
/*19392*/         OPC_MoveParent,
/*19393*/         OPC_MoveChild, 9,
/*19395*/         OPC_RecordNode, // #8 = $lwe
/*19396*/         OPC_MoveParent,
/*19397*/         OPC_MoveChild, 10,
/*19399*/         OPC_RecordNode, // #9 = $da
/*19400*/         OPC_MoveParent,
/*19401*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19446
/*19404*/           OPC_EmitMergeInputChains1_0,
/*19405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19408*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19411*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19417*/           OPC_EmitInteger, MVT::i1, 0, 
/*19420*/           OPC_EmitInteger, MVT::i1, 0, 
/*19423*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19426*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19429*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19446*/         /*SwitchType*/ 42, MVT::v2f32,// ->19490
/*19448*/           OPC_EmitMergeInputChains1_0,
/*19449*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19455*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19458*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19461*/           OPC_EmitInteger, MVT::i1, 0, 
/*19464*/           OPC_EmitInteger, MVT::i1, 0, 
/*19467*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19470*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19490*/         /*SwitchType*/ 42, MVT::v4f32,// ->19534
/*19492*/           OPC_EmitMergeInputChains1_0,
/*19493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19505*/           OPC_EmitInteger, MVT::i1, 0, 
/*19508*/           OPC_EmitInteger, MVT::i1, 0, 
/*19511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19534*/         0, // EndSwitchType
/*19535*/       /*Scope*/ 27|128,1/*155*/, /*->19692*/
/*19537*/         OPC_CheckChild2Type, MVT::v8f32,
/*19539*/         OPC_RecordChild3, // #2 = $rsrc
/*19540*/         OPC_CheckChild3Type, MVT::v8i32,
/*19542*/         OPC_RecordChild4, // #3 = $sampler
/*19543*/         OPC_RecordChild5, // #4 = $dmask
/*19544*/         OPC_RecordChild6, // #5 = $unorm
/*19545*/         OPC_RecordChild7, // #6 = $glc
/*19546*/         OPC_MoveChild, 8,
/*19548*/         OPC_RecordNode, // #7 = $slc
/*19549*/         OPC_MoveParent,
/*19550*/         OPC_MoveChild, 9,
/*19552*/         OPC_RecordNode, // #8 = $lwe
/*19553*/         OPC_MoveParent,
/*19554*/         OPC_MoveChild, 10,
/*19556*/         OPC_RecordNode, // #9 = $da
/*19557*/         OPC_MoveParent,
/*19558*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19603
/*19561*/           OPC_EmitMergeInputChains1_0,
/*19562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19574*/           OPC_EmitInteger, MVT::i1, 0, 
/*19577*/           OPC_EmitInteger, MVT::i1, 0, 
/*19580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19603*/         /*SwitchType*/ 42, MVT::v2f32,// ->19647
/*19605*/           OPC_EmitMergeInputChains1_0,
/*19606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19618*/           OPC_EmitInteger, MVT::i1, 0, 
/*19621*/           OPC_EmitInteger, MVT::i1, 0, 
/*19624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19647*/         /*SwitchType*/ 42, MVT::v4f32,// ->19691
/*19649*/           OPC_EmitMergeInputChains1_0,
/*19650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19662*/           OPC_EmitInteger, MVT::i1, 0, 
/*19665*/           OPC_EmitInteger, MVT::i1, 0, 
/*19668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19691*/         0, // EndSwitchType
/*19692*/       /*Scope*/ 27|128,1/*155*/, /*->19849*/
/*19694*/         OPC_CheckChild2Type, MVT::v16f32,
/*19696*/         OPC_RecordChild3, // #2 = $rsrc
/*19697*/         OPC_CheckChild3Type, MVT::v8i32,
/*19699*/         OPC_RecordChild4, // #3 = $sampler
/*19700*/         OPC_RecordChild5, // #4 = $dmask
/*19701*/         OPC_RecordChild6, // #5 = $unorm
/*19702*/         OPC_RecordChild7, // #6 = $glc
/*19703*/         OPC_MoveChild, 8,
/*19705*/         OPC_RecordNode, // #7 = $slc
/*19706*/         OPC_MoveParent,
/*19707*/         OPC_MoveChild, 9,
/*19709*/         OPC_RecordNode, // #8 = $lwe
/*19710*/         OPC_MoveParent,
/*19711*/         OPC_MoveChild, 10,
/*19713*/         OPC_RecordNode, // #9 = $da
/*19714*/         OPC_MoveParent,
/*19715*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19760
/*19718*/           OPC_EmitMergeInputChains1_0,
/*19719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19731*/           OPC_EmitInteger, MVT::i1, 0, 
/*19734*/           OPC_EmitInteger, MVT::i1, 0, 
/*19737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19760*/         /*SwitchType*/ 42, MVT::v2f32,// ->19804
/*19762*/           OPC_EmitMergeInputChains1_0,
/*19763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19775*/           OPC_EmitInteger, MVT::i1, 0, 
/*19778*/           OPC_EmitInteger, MVT::i1, 0, 
/*19781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19804*/         /*SwitchType*/ 42, MVT::v4f32,// ->19848
/*19806*/           OPC_EmitMergeInputChains1_0,
/*19807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19819*/           OPC_EmitInteger, MVT::i1, 0, 
/*19822*/           OPC_EmitInteger, MVT::i1, 0, 
/*19825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19848*/         0, // EndSwitchType
/*19849*/       0, /*End of Scope*/
/*19850*/     /*Scope*/ 23|128,6/*791*/, /*->20643*/
/*19852*/       OPC_CheckChild1Integer, 14|128,3/*398*/, 
/*19855*/       OPC_RecordChild2, // #1 = $addr
/*19856*/       OPC_Scope, 27|128,1/*155*/, /*->20014*/ // 5 children in Scope
/*19859*/         OPC_CheckChild2Type, MVT::f32,
/*19861*/         OPC_RecordChild3, // #2 = $rsrc
/*19862*/         OPC_CheckChild3Type, MVT::v8i32,
/*19864*/         OPC_RecordChild4, // #3 = $sampler
/*19865*/         OPC_RecordChild5, // #4 = $dmask
/*19866*/         OPC_RecordChild6, // #5 = $unorm
/*19867*/         OPC_RecordChild7, // #6 = $glc
/*19868*/         OPC_MoveChild, 8,
/*19870*/         OPC_RecordNode, // #7 = $slc
/*19871*/         OPC_MoveParent,
/*19872*/         OPC_MoveChild, 9,
/*19874*/         OPC_RecordNode, // #8 = $lwe
/*19875*/         OPC_MoveParent,
/*19876*/         OPC_MoveChild, 10,
/*19878*/         OPC_RecordNode, // #9 = $da
/*19879*/         OPC_MoveParent,
/*19880*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19925
/*19883*/           OPC_EmitMergeInputChains1_0,
/*19884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19896*/           OPC_EmitInteger, MVT::i1, 0, 
/*19899*/           OPC_EmitInteger, MVT::i1, 0, 
/*19902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19925*/         /*SwitchType*/ 42, MVT::v2f32,// ->19969
/*19927*/           OPC_EmitMergeInputChains1_0,
/*19928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19940*/           OPC_EmitInteger, MVT::i1, 0, 
/*19943*/           OPC_EmitInteger, MVT::i1, 0, 
/*19946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19969*/         /*SwitchType*/ 42, MVT::v4f32,// ->20013
/*19971*/           OPC_EmitMergeInputChains1_0,
/*19972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19984*/           OPC_EmitInteger, MVT::i1, 0, 
/*19987*/           OPC_EmitInteger, MVT::i1, 0, 
/*19990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20013*/         0, // EndSwitchType
/*20014*/       /*Scope*/ 27|128,1/*155*/, /*->20171*/
/*20016*/         OPC_CheckChild2Type, MVT::v2f32,
/*20018*/         OPC_RecordChild3, // #2 = $rsrc
/*20019*/         OPC_CheckChild3Type, MVT::v8i32,
/*20021*/         OPC_RecordChild4, // #3 = $sampler
/*20022*/         OPC_RecordChild5, // #4 = $dmask
/*20023*/         OPC_RecordChild6, // #5 = $unorm
/*20024*/         OPC_RecordChild7, // #6 = $glc
/*20025*/         OPC_MoveChild, 8,
/*20027*/         OPC_RecordNode, // #7 = $slc
/*20028*/         OPC_MoveParent,
/*20029*/         OPC_MoveChild, 9,
/*20031*/         OPC_RecordNode, // #8 = $lwe
/*20032*/         OPC_MoveParent,
/*20033*/         OPC_MoveChild, 10,
/*20035*/         OPC_RecordNode, // #9 = $da
/*20036*/         OPC_MoveParent,
/*20037*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20082
/*20040*/           OPC_EmitMergeInputChains1_0,
/*20041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20053*/           OPC_EmitInteger, MVT::i1, 0, 
/*20056*/           OPC_EmitInteger, MVT::i1, 0, 
/*20059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20082*/         /*SwitchType*/ 42, MVT::v2f32,// ->20126
/*20084*/           OPC_EmitMergeInputChains1_0,
/*20085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20097*/           OPC_EmitInteger, MVT::i1, 0, 
/*20100*/           OPC_EmitInteger, MVT::i1, 0, 
/*20103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20126*/         /*SwitchType*/ 42, MVT::v4f32,// ->20170
/*20128*/           OPC_EmitMergeInputChains1_0,
/*20129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20141*/           OPC_EmitInteger, MVT::i1, 0, 
/*20144*/           OPC_EmitInteger, MVT::i1, 0, 
/*20147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20170*/         0, // EndSwitchType
/*20171*/       /*Scope*/ 27|128,1/*155*/, /*->20328*/
/*20173*/         OPC_CheckChild2Type, MVT::v4f32,
/*20175*/         OPC_RecordChild3, // #2 = $rsrc
/*20176*/         OPC_CheckChild3Type, MVT::v8i32,
/*20178*/         OPC_RecordChild4, // #3 = $sampler
/*20179*/         OPC_RecordChild5, // #4 = $dmask
/*20180*/         OPC_RecordChild6, // #5 = $unorm
/*20181*/         OPC_RecordChild7, // #6 = $glc
/*20182*/         OPC_MoveChild, 8,
/*20184*/         OPC_RecordNode, // #7 = $slc
/*20185*/         OPC_MoveParent,
/*20186*/         OPC_MoveChild, 9,
/*20188*/         OPC_RecordNode, // #8 = $lwe
/*20189*/         OPC_MoveParent,
/*20190*/         OPC_MoveChild, 10,
/*20192*/         OPC_RecordNode, // #9 = $da
/*20193*/         OPC_MoveParent,
/*20194*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20239
/*20197*/           OPC_EmitMergeInputChains1_0,
/*20198*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20210*/           OPC_EmitInteger, MVT::i1, 0, 
/*20213*/           OPC_EmitInteger, MVT::i1, 0, 
/*20216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20219*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20239*/         /*SwitchType*/ 42, MVT::v2f32,// ->20283
/*20241*/           OPC_EmitMergeInputChains1_0,
/*20242*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20245*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20254*/           OPC_EmitInteger, MVT::i1, 0, 
/*20257*/           OPC_EmitInteger, MVT::i1, 0, 
/*20260*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20263*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20283*/         /*SwitchType*/ 42, MVT::v4f32,// ->20327
/*20285*/           OPC_EmitMergeInputChains1_0,
/*20286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20298*/           OPC_EmitInteger, MVT::i1, 0, 
/*20301*/           OPC_EmitInteger, MVT::i1, 0, 
/*20304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20327*/         0, // EndSwitchType
/*20328*/       /*Scope*/ 27|128,1/*155*/, /*->20485*/
/*20330*/         OPC_CheckChild2Type, MVT::v8f32,
/*20332*/         OPC_RecordChild3, // #2 = $rsrc
/*20333*/         OPC_CheckChild3Type, MVT::v8i32,
/*20335*/         OPC_RecordChild4, // #3 = $sampler
/*20336*/         OPC_RecordChild5, // #4 = $dmask
/*20337*/         OPC_RecordChild6, // #5 = $unorm
/*20338*/         OPC_RecordChild7, // #6 = $glc
/*20339*/         OPC_MoveChild, 8,
/*20341*/         OPC_RecordNode, // #7 = $slc
/*20342*/         OPC_MoveParent,
/*20343*/         OPC_MoveChild, 9,
/*20345*/         OPC_RecordNode, // #8 = $lwe
/*20346*/         OPC_MoveParent,
/*20347*/         OPC_MoveChild, 10,
/*20349*/         OPC_RecordNode, // #9 = $da
/*20350*/         OPC_MoveParent,
/*20351*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20396
/*20354*/           OPC_EmitMergeInputChains1_0,
/*20355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20367*/           OPC_EmitInteger, MVT::i1, 0, 
/*20370*/           OPC_EmitInteger, MVT::i1, 0, 
/*20373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20396*/         /*SwitchType*/ 42, MVT::v2f32,// ->20440
/*20398*/           OPC_EmitMergeInputChains1_0,
/*20399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20411*/           OPC_EmitInteger, MVT::i1, 0, 
/*20414*/           OPC_EmitInteger, MVT::i1, 0, 
/*20417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20440*/         /*SwitchType*/ 42, MVT::v4f32,// ->20484
/*20442*/           OPC_EmitMergeInputChains1_0,
/*20443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20455*/           OPC_EmitInteger, MVT::i1, 0, 
/*20458*/           OPC_EmitInteger, MVT::i1, 0, 
/*20461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20484*/         0, // EndSwitchType
/*20485*/       /*Scope*/ 27|128,1/*155*/, /*->20642*/
/*20487*/         OPC_CheckChild2Type, MVT::v16f32,
/*20489*/         OPC_RecordChild3, // #2 = $rsrc
/*20490*/         OPC_CheckChild3Type, MVT::v8i32,
/*20492*/         OPC_RecordChild4, // #3 = $sampler
/*20493*/         OPC_RecordChild5, // #4 = $dmask
/*20494*/         OPC_RecordChild6, // #5 = $unorm
/*20495*/         OPC_RecordChild7, // #6 = $glc
/*20496*/         OPC_MoveChild, 8,
/*20498*/         OPC_RecordNode, // #7 = $slc
/*20499*/         OPC_MoveParent,
/*20500*/         OPC_MoveChild, 9,
/*20502*/         OPC_RecordNode, // #8 = $lwe
/*20503*/         OPC_MoveParent,
/*20504*/         OPC_MoveChild, 10,
/*20506*/         OPC_RecordNode, // #9 = $da
/*20507*/         OPC_MoveParent,
/*20508*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20553
/*20511*/           OPC_EmitMergeInputChains1_0,
/*20512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20524*/           OPC_EmitInteger, MVT::i1, 0, 
/*20527*/           OPC_EmitInteger, MVT::i1, 0, 
/*20530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20553*/         /*SwitchType*/ 42, MVT::v2f32,// ->20597
/*20555*/           OPC_EmitMergeInputChains1_0,
/*20556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20568*/           OPC_EmitInteger, MVT::i1, 0, 
/*20571*/           OPC_EmitInteger, MVT::i1, 0, 
/*20574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20597*/         /*SwitchType*/ 42, MVT::v4f32,// ->20641
/*20599*/           OPC_EmitMergeInputChains1_0,
/*20600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20612*/           OPC_EmitInteger, MVT::i1, 0, 
/*20615*/           OPC_EmitInteger, MVT::i1, 0, 
/*20618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20641*/         0, // EndSwitchType
/*20642*/       0, /*End of Scope*/
/*20643*/     /*Scope*/ 23|128,6/*791*/, /*->21436*/
/*20645*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*20648*/       OPC_RecordChild2, // #1 = $addr
/*20649*/       OPC_Scope, 27|128,1/*155*/, /*->20807*/ // 5 children in Scope
/*20652*/         OPC_CheckChild2Type, MVT::f32,
/*20654*/         OPC_RecordChild3, // #2 = $rsrc
/*20655*/         OPC_CheckChild3Type, MVT::v8i32,
/*20657*/         OPC_RecordChild4, // #3 = $sampler
/*20658*/         OPC_RecordChild5, // #4 = $dmask
/*20659*/         OPC_RecordChild6, // #5 = $unorm
/*20660*/         OPC_RecordChild7, // #6 = $glc
/*20661*/         OPC_MoveChild, 8,
/*20663*/         OPC_RecordNode, // #7 = $slc
/*20664*/         OPC_MoveParent,
/*20665*/         OPC_MoveChild, 9,
/*20667*/         OPC_RecordNode, // #8 = $lwe
/*20668*/         OPC_MoveParent,
/*20669*/         OPC_MoveChild, 10,
/*20671*/         OPC_RecordNode, // #9 = $da
/*20672*/         OPC_MoveParent,
/*20673*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20718
/*20676*/           OPC_EmitMergeInputChains1_0,
/*20677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20689*/           OPC_EmitInteger, MVT::i1, 0, 
/*20692*/           OPC_EmitInteger, MVT::i1, 0, 
/*20695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20718*/         /*SwitchType*/ 42, MVT::v2f32,// ->20762
/*20720*/           OPC_EmitMergeInputChains1_0,
/*20721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20733*/           OPC_EmitInteger, MVT::i1, 0, 
/*20736*/           OPC_EmitInteger, MVT::i1, 0, 
/*20739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20762*/         /*SwitchType*/ 42, MVT::v4f32,// ->20806
/*20764*/           OPC_EmitMergeInputChains1_0,
/*20765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20777*/           OPC_EmitInteger, MVT::i1, 0, 
/*20780*/           OPC_EmitInteger, MVT::i1, 0, 
/*20783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20806*/         0, // EndSwitchType
/*20807*/       /*Scope*/ 27|128,1/*155*/, /*->20964*/
/*20809*/         OPC_CheckChild2Type, MVT::v2f32,
/*20811*/         OPC_RecordChild3, // #2 = $rsrc
/*20812*/         OPC_CheckChild3Type, MVT::v8i32,
/*20814*/         OPC_RecordChild4, // #3 = $sampler
/*20815*/         OPC_RecordChild5, // #4 = $dmask
/*20816*/         OPC_RecordChild6, // #5 = $unorm
/*20817*/         OPC_RecordChild7, // #6 = $glc
/*20818*/         OPC_MoveChild, 8,
/*20820*/         OPC_RecordNode, // #7 = $slc
/*20821*/         OPC_MoveParent,
/*20822*/         OPC_MoveChild, 9,
/*20824*/         OPC_RecordNode, // #8 = $lwe
/*20825*/         OPC_MoveParent,
/*20826*/         OPC_MoveChild, 10,
/*20828*/         OPC_RecordNode, // #9 = $da
/*20829*/         OPC_MoveParent,
/*20830*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20875
/*20833*/           OPC_EmitMergeInputChains1_0,
/*20834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20846*/           OPC_EmitInteger, MVT::i1, 0, 
/*20849*/           OPC_EmitInteger, MVT::i1, 0, 
/*20852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20875*/         /*SwitchType*/ 42, MVT::v2f32,// ->20919
/*20877*/           OPC_EmitMergeInputChains1_0,
/*20878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20890*/           OPC_EmitInteger, MVT::i1, 0, 
/*20893*/           OPC_EmitInteger, MVT::i1, 0, 
/*20896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20919*/         /*SwitchType*/ 42, MVT::v4f32,// ->20963
/*20921*/           OPC_EmitMergeInputChains1_0,
/*20922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20934*/           OPC_EmitInteger, MVT::i1, 0, 
/*20937*/           OPC_EmitInteger, MVT::i1, 0, 
/*20940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20963*/         0, // EndSwitchType
/*20964*/       /*Scope*/ 27|128,1/*155*/, /*->21121*/
/*20966*/         OPC_CheckChild2Type, MVT::v4f32,
/*20968*/         OPC_RecordChild3, // #2 = $rsrc
/*20969*/         OPC_CheckChild3Type, MVT::v8i32,
/*20971*/         OPC_RecordChild4, // #3 = $sampler
/*20972*/         OPC_RecordChild5, // #4 = $dmask
/*20973*/         OPC_RecordChild6, // #5 = $unorm
/*20974*/         OPC_RecordChild7, // #6 = $glc
/*20975*/         OPC_MoveChild, 8,
/*20977*/         OPC_RecordNode, // #7 = $slc
/*20978*/         OPC_MoveParent,
/*20979*/         OPC_MoveChild, 9,
/*20981*/         OPC_RecordNode, // #8 = $lwe
/*20982*/         OPC_MoveParent,
/*20983*/         OPC_MoveChild, 10,
/*20985*/         OPC_RecordNode, // #9 = $da
/*20986*/         OPC_MoveParent,
/*20987*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21032
/*20990*/           OPC_EmitMergeInputChains1_0,
/*20991*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20994*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20997*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21000*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21003*/           OPC_EmitInteger, MVT::i1, 0, 
/*21006*/           OPC_EmitInteger, MVT::i1, 0, 
/*21009*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21012*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21032*/         /*SwitchType*/ 42, MVT::v2f32,// ->21076
/*21034*/           OPC_EmitMergeInputChains1_0,
/*21035*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21038*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21047*/           OPC_EmitInteger, MVT::i1, 0, 
/*21050*/           OPC_EmitInteger, MVT::i1, 0, 
/*21053*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21056*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21076*/         /*SwitchType*/ 42, MVT::v4f32,// ->21120
/*21078*/           OPC_EmitMergeInputChains1_0,
/*21079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21091*/           OPC_EmitInteger, MVT::i1, 0, 
/*21094*/           OPC_EmitInteger, MVT::i1, 0, 
/*21097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21120*/         0, // EndSwitchType
/*21121*/       /*Scope*/ 27|128,1/*155*/, /*->21278*/
/*21123*/         OPC_CheckChild2Type, MVT::v8f32,
/*21125*/         OPC_RecordChild3, // #2 = $rsrc
/*21126*/         OPC_CheckChild3Type, MVT::v8i32,
/*21128*/         OPC_RecordChild4, // #3 = $sampler
/*21129*/         OPC_RecordChild5, // #4 = $dmask
/*21130*/         OPC_RecordChild6, // #5 = $unorm
/*21131*/         OPC_RecordChild7, // #6 = $glc
/*21132*/         OPC_MoveChild, 8,
/*21134*/         OPC_RecordNode, // #7 = $slc
/*21135*/         OPC_MoveParent,
/*21136*/         OPC_MoveChild, 9,
/*21138*/         OPC_RecordNode, // #8 = $lwe
/*21139*/         OPC_MoveParent,
/*21140*/         OPC_MoveChild, 10,
/*21142*/         OPC_RecordNode, // #9 = $da
/*21143*/         OPC_MoveParent,
/*21144*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21189
/*21147*/           OPC_EmitMergeInputChains1_0,
/*21148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21160*/           OPC_EmitInteger, MVT::i1, 0, 
/*21163*/           OPC_EmitInteger, MVT::i1, 0, 
/*21166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21189*/         /*SwitchType*/ 42, MVT::v2f32,// ->21233
/*21191*/           OPC_EmitMergeInputChains1_0,
/*21192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21204*/           OPC_EmitInteger, MVT::i1, 0, 
/*21207*/           OPC_EmitInteger, MVT::i1, 0, 
/*21210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21233*/         /*SwitchType*/ 42, MVT::v4f32,// ->21277
/*21235*/           OPC_EmitMergeInputChains1_0,
/*21236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21248*/           OPC_EmitInteger, MVT::i1, 0, 
/*21251*/           OPC_EmitInteger, MVT::i1, 0, 
/*21254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21277*/         0, // EndSwitchType
/*21278*/       /*Scope*/ 27|128,1/*155*/, /*->21435*/
/*21280*/         OPC_CheckChild2Type, MVT::v16f32,
/*21282*/         OPC_RecordChild3, // #2 = $rsrc
/*21283*/         OPC_CheckChild3Type, MVT::v8i32,
/*21285*/         OPC_RecordChild4, // #3 = $sampler
/*21286*/         OPC_RecordChild5, // #4 = $dmask
/*21287*/         OPC_RecordChild6, // #5 = $unorm
/*21288*/         OPC_RecordChild7, // #6 = $glc
/*21289*/         OPC_MoveChild, 8,
/*21291*/         OPC_RecordNode, // #7 = $slc
/*21292*/         OPC_MoveParent,
/*21293*/         OPC_MoveChild, 9,
/*21295*/         OPC_RecordNode, // #8 = $lwe
/*21296*/         OPC_MoveParent,
/*21297*/         OPC_MoveChild, 10,
/*21299*/         OPC_RecordNode, // #9 = $da
/*21300*/         OPC_MoveParent,
/*21301*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21346
/*21304*/           OPC_EmitMergeInputChains1_0,
/*21305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21317*/           OPC_EmitInteger, MVT::i1, 0, 
/*21320*/           OPC_EmitInteger, MVT::i1, 0, 
/*21323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21346*/         /*SwitchType*/ 42, MVT::v2f32,// ->21390
/*21348*/           OPC_EmitMergeInputChains1_0,
/*21349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21361*/           OPC_EmitInteger, MVT::i1, 0, 
/*21364*/           OPC_EmitInteger, MVT::i1, 0, 
/*21367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21390*/         /*SwitchType*/ 42, MVT::v4f32,// ->21434
/*21392*/           OPC_EmitMergeInputChains1_0,
/*21393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21405*/           OPC_EmitInteger, MVT::i1, 0, 
/*21408*/           OPC_EmitInteger, MVT::i1, 0, 
/*21411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21434*/         0, // EndSwitchType
/*21435*/       0, /*End of Scope*/
/*21436*/     /*Scope*/ 23|128,6/*791*/, /*->22229*/
/*21438*/       OPC_CheckChild1Integer, 0|128,3/*384*/, 
/*21441*/       OPC_RecordChild2, // #1 = $addr
/*21442*/       OPC_Scope, 27|128,1/*155*/, /*->21600*/ // 5 children in Scope
/*21445*/         OPC_CheckChild2Type, MVT::f32,
/*21447*/         OPC_RecordChild3, // #2 = $rsrc
/*21448*/         OPC_CheckChild3Type, MVT::v8i32,
/*21450*/         OPC_RecordChild4, // #3 = $sampler
/*21451*/         OPC_RecordChild5, // #4 = $dmask
/*21452*/         OPC_RecordChild6, // #5 = $unorm
/*21453*/         OPC_RecordChild7, // #6 = $glc
/*21454*/         OPC_MoveChild, 8,
/*21456*/         OPC_RecordNode, // #7 = $slc
/*21457*/         OPC_MoveParent,
/*21458*/         OPC_MoveChild, 9,
/*21460*/         OPC_RecordNode, // #8 = $lwe
/*21461*/         OPC_MoveParent,
/*21462*/         OPC_MoveChild, 10,
/*21464*/         OPC_RecordNode, // #9 = $da
/*21465*/         OPC_MoveParent,
/*21466*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21511
/*21469*/           OPC_EmitMergeInputChains1_0,
/*21470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21482*/           OPC_EmitInteger, MVT::i1, 0, 
/*21485*/           OPC_EmitInteger, MVT::i1, 0, 
/*21488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 384:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21511*/         /*SwitchType*/ 42, MVT::v2f32,// ->21555
/*21513*/           OPC_EmitMergeInputChains1_0,
/*21514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21526*/           OPC_EmitInteger, MVT::i1, 0, 
/*21529*/           OPC_EmitInteger, MVT::i1, 0, 
/*21532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 384:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21555*/         /*SwitchType*/ 42, MVT::v4f32,// ->21599
/*21557*/           OPC_EmitMergeInputChains1_0,
/*21558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21570*/           OPC_EmitInteger, MVT::i1, 0, 
/*21573*/           OPC_EmitInteger, MVT::i1, 0, 
/*21576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 384:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21599*/         0, // EndSwitchType
/*21600*/       /*Scope*/ 27|128,1/*155*/, /*->21757*/
/*21602*/         OPC_CheckChild2Type, MVT::v2f32,
/*21604*/         OPC_RecordChild3, // #2 = $rsrc
/*21605*/         OPC_CheckChild3Type, MVT::v8i32,
/*21607*/         OPC_RecordChild4, // #3 = $sampler
/*21608*/         OPC_RecordChild5, // #4 = $dmask
/*21609*/         OPC_RecordChild6, // #5 = $unorm
/*21610*/         OPC_RecordChild7, // #6 = $glc
/*21611*/         OPC_MoveChild, 8,
/*21613*/         OPC_RecordNode, // #7 = $slc
/*21614*/         OPC_MoveParent,
/*21615*/         OPC_MoveChild, 9,
/*21617*/         OPC_RecordNode, // #8 = $lwe
/*21618*/         OPC_MoveParent,
/*21619*/         OPC_MoveChild, 10,
/*21621*/         OPC_RecordNode, // #9 = $da
/*21622*/         OPC_MoveParent,
/*21623*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21668
/*21626*/           OPC_EmitMergeInputChains1_0,
/*21627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21639*/           OPC_EmitInteger, MVT::i1, 0, 
/*21642*/           OPC_EmitInteger, MVT::i1, 0, 
/*21645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 384:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21668*/         /*SwitchType*/ 42, MVT::v2f32,// ->21712
/*21670*/           OPC_EmitMergeInputChains1_0,
/*21671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21683*/           OPC_EmitInteger, MVT::i1, 0, 
/*21686*/           OPC_EmitInteger, MVT::i1, 0, 
/*21689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 384:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21712*/         /*SwitchType*/ 42, MVT::v4f32,// ->21756
/*21714*/           OPC_EmitMergeInputChains1_0,
/*21715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21727*/           OPC_EmitInteger, MVT::i1, 0, 
/*21730*/           OPC_EmitInteger, MVT::i1, 0, 
/*21733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 384:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21756*/         0, // EndSwitchType
/*21757*/       /*Scope*/ 27|128,1/*155*/, /*->21914*/
/*21759*/         OPC_CheckChild2Type, MVT::v4f32,
/*21761*/         OPC_RecordChild3, // #2 = $rsrc
/*21762*/         OPC_CheckChild3Type, MVT::v8i32,
/*21764*/         OPC_RecordChild4, // #3 = $sampler
/*21765*/         OPC_RecordChild5, // #4 = $dmask
/*21766*/         OPC_RecordChild6, // #5 = $unorm
/*21767*/         OPC_RecordChild7, // #6 = $glc
/*21768*/         OPC_MoveChild, 8,
/*21770*/         OPC_RecordNode, // #7 = $slc
/*21771*/         OPC_MoveParent,
/*21772*/         OPC_MoveChild, 9,
/*21774*/         OPC_RecordNode, // #8 = $lwe
/*21775*/         OPC_MoveParent,
/*21776*/         OPC_MoveChild, 10,
/*21778*/         OPC_RecordNode, // #9 = $da
/*21779*/         OPC_MoveParent,
/*21780*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21825
/*21783*/           OPC_EmitMergeInputChains1_0,
/*21784*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21790*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21796*/           OPC_EmitInteger, MVT::i1, 0, 
/*21799*/           OPC_EmitInteger, MVT::i1, 0, 
/*21802*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21805*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 384:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21825*/         /*SwitchType*/ 42, MVT::v2f32,// ->21869
/*21827*/           OPC_EmitMergeInputChains1_0,
/*21828*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21831*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21834*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21837*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21840*/           OPC_EmitInteger, MVT::i1, 0, 
/*21843*/           OPC_EmitInteger, MVT::i1, 0, 
/*21846*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21849*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 384:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21869*/         /*SwitchType*/ 42, MVT::v4f32,// ->21913
/*21871*/           OPC_EmitMergeInputChains1_0,
/*21872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21884*/           OPC_EmitInteger, MVT::i1, 0, 
/*21887*/           OPC_EmitInteger, MVT::i1, 0, 
/*21890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 384:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21913*/         0, // EndSwitchType
/*21914*/       /*Scope*/ 27|128,1/*155*/, /*->22071*/
/*21916*/         OPC_CheckChild2Type, MVT::v8f32,
/*21918*/         OPC_RecordChild3, // #2 = $rsrc
/*21919*/         OPC_CheckChild3Type, MVT::v8i32,
/*21921*/         OPC_RecordChild4, // #3 = $sampler
/*21922*/         OPC_RecordChild5, // #4 = $dmask
/*21923*/         OPC_RecordChild6, // #5 = $unorm
/*21924*/         OPC_RecordChild7, // #6 = $glc
/*21925*/         OPC_MoveChild, 8,
/*21927*/         OPC_RecordNode, // #7 = $slc
/*21928*/         OPC_MoveParent,
/*21929*/         OPC_MoveChild, 9,
/*21931*/         OPC_RecordNode, // #8 = $lwe
/*21932*/         OPC_MoveParent,
/*21933*/         OPC_MoveChild, 10,
/*21935*/         OPC_RecordNode, // #9 = $da
/*21936*/         OPC_MoveParent,
/*21937*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21982
/*21940*/           OPC_EmitMergeInputChains1_0,
/*21941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21953*/           OPC_EmitInteger, MVT::i1, 0, 
/*21956*/           OPC_EmitInteger, MVT::i1, 0, 
/*21959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 384:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21982*/         /*SwitchType*/ 42, MVT::v2f32,// ->22026
/*21984*/           OPC_EmitMergeInputChains1_0,
/*21985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21997*/           OPC_EmitInteger, MVT::i1, 0, 
/*22000*/           OPC_EmitInteger, MVT::i1, 0, 
/*22003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 384:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22026*/         /*SwitchType*/ 42, MVT::v4f32,// ->22070
/*22028*/           OPC_EmitMergeInputChains1_0,
/*22029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22041*/           OPC_EmitInteger, MVT::i1, 0, 
/*22044*/           OPC_EmitInteger, MVT::i1, 0, 
/*22047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 384:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22070*/         0, // EndSwitchType
/*22071*/       /*Scope*/ 27|128,1/*155*/, /*->22228*/
/*22073*/         OPC_CheckChild2Type, MVT::v16f32,
/*22075*/         OPC_RecordChild3, // #2 = $rsrc
/*22076*/         OPC_CheckChild3Type, MVT::v8i32,
/*22078*/         OPC_RecordChild4, // #3 = $sampler
/*22079*/         OPC_RecordChild5, // #4 = $dmask
/*22080*/         OPC_RecordChild6, // #5 = $unorm
/*22081*/         OPC_RecordChild7, // #6 = $glc
/*22082*/         OPC_MoveChild, 8,
/*22084*/         OPC_RecordNode, // #7 = $slc
/*22085*/         OPC_MoveParent,
/*22086*/         OPC_MoveChild, 9,
/*22088*/         OPC_RecordNode, // #8 = $lwe
/*22089*/         OPC_MoveParent,
/*22090*/         OPC_MoveChild, 10,
/*22092*/         OPC_RecordNode, // #9 = $da
/*22093*/         OPC_MoveParent,
/*22094*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22139
/*22097*/           OPC_EmitMergeInputChains1_0,
/*22098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22110*/           OPC_EmitInteger, MVT::i1, 0, 
/*22113*/           OPC_EmitInteger, MVT::i1, 0, 
/*22116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 384:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22139*/         /*SwitchType*/ 42, MVT::v2f32,// ->22183
/*22141*/           OPC_EmitMergeInputChains1_0,
/*22142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22154*/           OPC_EmitInteger, MVT::i1, 0, 
/*22157*/           OPC_EmitInteger, MVT::i1, 0, 
/*22160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 384:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22183*/         /*SwitchType*/ 42, MVT::v4f32,// ->22227
/*22185*/           OPC_EmitMergeInputChains1_0,
/*22186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22198*/           OPC_EmitInteger, MVT::i1, 0, 
/*22201*/           OPC_EmitInteger, MVT::i1, 0, 
/*22204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 384:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22227*/         0, // EndSwitchType
/*22228*/       0, /*End of Scope*/
/*22229*/     /*Scope*/ 23|128,6/*791*/, /*->23022*/
/*22231*/       OPC_CheckChild1Integer, 127|128,2/*383*/, 
/*22234*/       OPC_RecordChild2, // #1 = $addr
/*22235*/       OPC_Scope, 27|128,1/*155*/, /*->22393*/ // 5 children in Scope
/*22238*/         OPC_CheckChild2Type, MVT::f32,
/*22240*/         OPC_RecordChild3, // #2 = $rsrc
/*22241*/         OPC_CheckChild3Type, MVT::v8i32,
/*22243*/         OPC_RecordChild4, // #3 = $sampler
/*22244*/         OPC_RecordChild5, // #4 = $dmask
/*22245*/         OPC_RecordChild6, // #5 = $unorm
/*22246*/         OPC_RecordChild7, // #6 = $glc
/*22247*/         OPC_MoveChild, 8,
/*22249*/         OPC_RecordNode, // #7 = $slc
/*22250*/         OPC_MoveParent,
/*22251*/         OPC_MoveChild, 9,
/*22253*/         OPC_RecordNode, // #8 = $lwe
/*22254*/         OPC_MoveParent,
/*22255*/         OPC_MoveChild, 10,
/*22257*/         OPC_RecordNode, // #9 = $da
/*22258*/         OPC_MoveParent,
/*22259*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22304
/*22262*/           OPC_EmitMergeInputChains1_0,
/*22263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22275*/           OPC_EmitInteger, MVT::i1, 0, 
/*22278*/           OPC_EmitInteger, MVT::i1, 0, 
/*22281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 383:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22304*/         /*SwitchType*/ 42, MVT::v2f32,// ->22348
/*22306*/           OPC_EmitMergeInputChains1_0,
/*22307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22319*/           OPC_EmitInteger, MVT::i1, 0, 
/*22322*/           OPC_EmitInteger, MVT::i1, 0, 
/*22325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 383:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22348*/         /*SwitchType*/ 42, MVT::v4f32,// ->22392
/*22350*/           OPC_EmitMergeInputChains1_0,
/*22351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22363*/           OPC_EmitInteger, MVT::i1, 0, 
/*22366*/           OPC_EmitInteger, MVT::i1, 0, 
/*22369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 383:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22392*/         0, // EndSwitchType
/*22393*/       /*Scope*/ 27|128,1/*155*/, /*->22550*/
/*22395*/         OPC_CheckChild2Type, MVT::v2f32,
/*22397*/         OPC_RecordChild3, // #2 = $rsrc
/*22398*/         OPC_CheckChild3Type, MVT::v8i32,
/*22400*/         OPC_RecordChild4, // #3 = $sampler
/*22401*/         OPC_RecordChild5, // #4 = $dmask
/*22402*/         OPC_RecordChild6, // #5 = $unorm
/*22403*/         OPC_RecordChild7, // #6 = $glc
/*22404*/         OPC_MoveChild, 8,
/*22406*/         OPC_RecordNode, // #7 = $slc
/*22407*/         OPC_MoveParent,
/*22408*/         OPC_MoveChild, 9,
/*22410*/         OPC_RecordNode, // #8 = $lwe
/*22411*/         OPC_MoveParent,
/*22412*/         OPC_MoveChild, 10,
/*22414*/         OPC_RecordNode, // #9 = $da
/*22415*/         OPC_MoveParent,
/*22416*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22461
/*22419*/           OPC_EmitMergeInputChains1_0,
/*22420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22432*/           OPC_EmitInteger, MVT::i1, 0, 
/*22435*/           OPC_EmitInteger, MVT::i1, 0, 
/*22438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 383:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22461*/         /*SwitchType*/ 42, MVT::v2f32,// ->22505
/*22463*/           OPC_EmitMergeInputChains1_0,
/*22464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22476*/           OPC_EmitInteger, MVT::i1, 0, 
/*22479*/           OPC_EmitInteger, MVT::i1, 0, 
/*22482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 383:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22505*/         /*SwitchType*/ 42, MVT::v4f32,// ->22549
/*22507*/           OPC_EmitMergeInputChains1_0,
/*22508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22520*/           OPC_EmitInteger, MVT::i1, 0, 
/*22523*/           OPC_EmitInteger, MVT::i1, 0, 
/*22526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 383:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22549*/         0, // EndSwitchType
/*22550*/       /*Scope*/ 27|128,1/*155*/, /*->22707*/
/*22552*/         OPC_CheckChild2Type, MVT::v4f32,
/*22554*/         OPC_RecordChild3, // #2 = $rsrc
/*22555*/         OPC_CheckChild3Type, MVT::v8i32,
/*22557*/         OPC_RecordChild4, // #3 = $sampler
/*22558*/         OPC_RecordChild5, // #4 = $dmask
/*22559*/         OPC_RecordChild6, // #5 = $unorm
/*22560*/         OPC_RecordChild7, // #6 = $glc
/*22561*/         OPC_MoveChild, 8,
/*22563*/         OPC_RecordNode, // #7 = $slc
/*22564*/         OPC_MoveParent,
/*22565*/         OPC_MoveChild, 9,
/*22567*/         OPC_RecordNode, // #8 = $lwe
/*22568*/         OPC_MoveParent,
/*22569*/         OPC_MoveChild, 10,
/*22571*/         OPC_RecordNode, // #9 = $da
/*22572*/         OPC_MoveParent,
/*22573*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22618
/*22576*/           OPC_EmitMergeInputChains1_0,
/*22577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22580*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22583*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22586*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22589*/           OPC_EmitInteger, MVT::i1, 0, 
/*22592*/           OPC_EmitInteger, MVT::i1, 0, 
/*22595*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22598*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 383:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22618*/         /*SwitchType*/ 42, MVT::v2f32,// ->22662
/*22620*/           OPC_EmitMergeInputChains1_0,
/*22621*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22627*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22630*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22633*/           OPC_EmitInteger, MVT::i1, 0, 
/*22636*/           OPC_EmitInteger, MVT::i1, 0, 
/*22639*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22642*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 383:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22662*/         /*SwitchType*/ 42, MVT::v4f32,// ->22706
/*22664*/           OPC_EmitMergeInputChains1_0,
/*22665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22677*/           OPC_EmitInteger, MVT::i1, 0, 
/*22680*/           OPC_EmitInteger, MVT::i1, 0, 
/*22683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 383:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22706*/         0, // EndSwitchType
/*22707*/       /*Scope*/ 27|128,1/*155*/, /*->22864*/
/*22709*/         OPC_CheckChild2Type, MVT::v8f32,
/*22711*/         OPC_RecordChild3, // #2 = $rsrc
/*22712*/         OPC_CheckChild3Type, MVT::v8i32,
/*22714*/         OPC_RecordChild4, // #3 = $sampler
/*22715*/         OPC_RecordChild5, // #4 = $dmask
/*22716*/         OPC_RecordChild6, // #5 = $unorm
/*22717*/         OPC_RecordChild7, // #6 = $glc
/*22718*/         OPC_MoveChild, 8,
/*22720*/         OPC_RecordNode, // #7 = $slc
/*22721*/         OPC_MoveParent,
/*22722*/         OPC_MoveChild, 9,
/*22724*/         OPC_RecordNode, // #8 = $lwe
/*22725*/         OPC_MoveParent,
/*22726*/         OPC_MoveChild, 10,
/*22728*/         OPC_RecordNode, // #9 = $da
/*22729*/         OPC_MoveParent,
/*22730*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22775
/*22733*/           OPC_EmitMergeInputChains1_0,
/*22734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22746*/           OPC_EmitInteger, MVT::i1, 0, 
/*22749*/           OPC_EmitInteger, MVT::i1, 0, 
/*22752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 383:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22775*/         /*SwitchType*/ 42, MVT::v2f32,// ->22819
/*22777*/           OPC_EmitMergeInputChains1_0,
/*22778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22790*/           OPC_EmitInteger, MVT::i1, 0, 
/*22793*/           OPC_EmitInteger, MVT::i1, 0, 
/*22796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 383:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22819*/         /*SwitchType*/ 42, MVT::v4f32,// ->22863
/*22821*/           OPC_EmitMergeInputChains1_0,
/*22822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22834*/           OPC_EmitInteger, MVT::i1, 0, 
/*22837*/           OPC_EmitInteger, MVT::i1, 0, 
/*22840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 383:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22863*/         0, // EndSwitchType
/*22864*/       /*Scope*/ 27|128,1/*155*/, /*->23021*/
/*22866*/         OPC_CheckChild2Type, MVT::v16f32,
/*22868*/         OPC_RecordChild3, // #2 = $rsrc
/*22869*/         OPC_CheckChild3Type, MVT::v8i32,
/*22871*/         OPC_RecordChild4, // #3 = $sampler
/*22872*/         OPC_RecordChild5, // #4 = $dmask
/*22873*/         OPC_RecordChild6, // #5 = $unorm
/*22874*/         OPC_RecordChild7, // #6 = $glc
/*22875*/         OPC_MoveChild, 8,
/*22877*/         OPC_RecordNode, // #7 = $slc
/*22878*/         OPC_MoveParent,
/*22879*/         OPC_MoveChild, 9,
/*22881*/         OPC_RecordNode, // #8 = $lwe
/*22882*/         OPC_MoveParent,
/*22883*/         OPC_MoveChild, 10,
/*22885*/         OPC_RecordNode, // #9 = $da
/*22886*/         OPC_MoveParent,
/*22887*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22932
/*22890*/           OPC_EmitMergeInputChains1_0,
/*22891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22903*/           OPC_EmitInteger, MVT::i1, 0, 
/*22906*/           OPC_EmitInteger, MVT::i1, 0, 
/*22909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 383:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22932*/         /*SwitchType*/ 42, MVT::v2f32,// ->22976
/*22934*/           OPC_EmitMergeInputChains1_0,
/*22935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22947*/           OPC_EmitInteger, MVT::i1, 0, 
/*22950*/           OPC_EmitInteger, MVT::i1, 0, 
/*22953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 383:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22976*/         /*SwitchType*/ 42, MVT::v4f32,// ->23020
/*22978*/           OPC_EmitMergeInputChains1_0,
/*22979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22991*/           OPC_EmitInteger, MVT::i1, 0, 
/*22994*/           OPC_EmitInteger, MVT::i1, 0, 
/*22997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 383:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23020*/         0, // EndSwitchType
/*23021*/       0, /*End of Scope*/
/*23022*/     /*Scope*/ 23|128,6/*791*/, /*->23815*/
/*23024*/       OPC_CheckChild1Integer, 18|128,3/*402*/, 
/*23027*/       OPC_RecordChild2, // #1 = $addr
/*23028*/       OPC_Scope, 27|128,1/*155*/, /*->23186*/ // 5 children in Scope
/*23031*/         OPC_CheckChild2Type, MVT::f32,
/*23033*/         OPC_RecordChild3, // #2 = $rsrc
/*23034*/         OPC_CheckChild3Type, MVT::v8i32,
/*23036*/         OPC_RecordChild4, // #3 = $sampler
/*23037*/         OPC_RecordChild5, // #4 = $dmask
/*23038*/         OPC_RecordChild6, // #5 = $unorm
/*23039*/         OPC_RecordChild7, // #6 = $glc
/*23040*/         OPC_MoveChild, 8,
/*23042*/         OPC_RecordNode, // #7 = $slc
/*23043*/         OPC_MoveParent,
/*23044*/         OPC_MoveChild, 9,
/*23046*/         OPC_RecordNode, // #8 = $lwe
/*23047*/         OPC_MoveParent,
/*23048*/         OPC_MoveChild, 10,
/*23050*/         OPC_RecordNode, // #9 = $da
/*23051*/         OPC_MoveParent,
/*23052*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23097
/*23055*/           OPC_EmitMergeInputChains1_0,
/*23056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23068*/           OPC_EmitInteger, MVT::i1, 0, 
/*23071*/           OPC_EmitInteger, MVT::i1, 0, 
/*23074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23097*/         /*SwitchType*/ 42, MVT::v2f32,// ->23141
/*23099*/           OPC_EmitMergeInputChains1_0,
/*23100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23112*/           OPC_EmitInteger, MVT::i1, 0, 
/*23115*/           OPC_EmitInteger, MVT::i1, 0, 
/*23118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23141*/         /*SwitchType*/ 42, MVT::v4f32,// ->23185
/*23143*/           OPC_EmitMergeInputChains1_0,
/*23144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23156*/           OPC_EmitInteger, MVT::i1, 0, 
/*23159*/           OPC_EmitInteger, MVT::i1, 0, 
/*23162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23185*/         0, // EndSwitchType
/*23186*/       /*Scope*/ 27|128,1/*155*/, /*->23343*/
/*23188*/         OPC_CheckChild2Type, MVT::v2f32,
/*23190*/         OPC_RecordChild3, // #2 = $rsrc
/*23191*/         OPC_CheckChild3Type, MVT::v8i32,
/*23193*/         OPC_RecordChild4, // #3 = $sampler
/*23194*/         OPC_RecordChild5, // #4 = $dmask
/*23195*/         OPC_RecordChild6, // #5 = $unorm
/*23196*/         OPC_RecordChild7, // #6 = $glc
/*23197*/         OPC_MoveChild, 8,
/*23199*/         OPC_RecordNode, // #7 = $slc
/*23200*/         OPC_MoveParent,
/*23201*/         OPC_MoveChild, 9,
/*23203*/         OPC_RecordNode, // #8 = $lwe
/*23204*/         OPC_MoveParent,
/*23205*/         OPC_MoveChild, 10,
/*23207*/         OPC_RecordNode, // #9 = $da
/*23208*/         OPC_MoveParent,
/*23209*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23254
/*23212*/           OPC_EmitMergeInputChains1_0,
/*23213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23225*/           OPC_EmitInteger, MVT::i1, 0, 
/*23228*/           OPC_EmitInteger, MVT::i1, 0, 
/*23231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23254*/         /*SwitchType*/ 42, MVT::v2f32,// ->23298
/*23256*/           OPC_EmitMergeInputChains1_0,
/*23257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23269*/           OPC_EmitInteger, MVT::i1, 0, 
/*23272*/           OPC_EmitInteger, MVT::i1, 0, 
/*23275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23298*/         /*SwitchType*/ 42, MVT::v4f32,// ->23342
/*23300*/           OPC_EmitMergeInputChains1_0,
/*23301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23313*/           OPC_EmitInteger, MVT::i1, 0, 
/*23316*/           OPC_EmitInteger, MVT::i1, 0, 
/*23319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23342*/         0, // EndSwitchType
/*23343*/       /*Scope*/ 27|128,1/*155*/, /*->23500*/
/*23345*/         OPC_CheckChild2Type, MVT::v4f32,
/*23347*/         OPC_RecordChild3, // #2 = $rsrc
/*23348*/         OPC_CheckChild3Type, MVT::v8i32,
/*23350*/         OPC_RecordChild4, // #3 = $sampler
/*23351*/         OPC_RecordChild5, // #4 = $dmask
/*23352*/         OPC_RecordChild6, // #5 = $unorm
/*23353*/         OPC_RecordChild7, // #6 = $glc
/*23354*/         OPC_MoveChild, 8,
/*23356*/         OPC_RecordNode, // #7 = $slc
/*23357*/         OPC_MoveParent,
/*23358*/         OPC_MoveChild, 9,
/*23360*/         OPC_RecordNode, // #8 = $lwe
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_MoveChild, 10,
/*23364*/         OPC_RecordNode, // #9 = $da
/*23365*/         OPC_MoveParent,
/*23366*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23411
/*23369*/           OPC_EmitMergeInputChains1_0,
/*23370*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23373*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23376*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23382*/           OPC_EmitInteger, MVT::i1, 0, 
/*23385*/           OPC_EmitInteger, MVT::i1, 0, 
/*23388*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23391*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23411*/         /*SwitchType*/ 42, MVT::v2f32,// ->23455
/*23413*/           OPC_EmitMergeInputChains1_0,
/*23414*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23417*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23420*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23426*/           OPC_EmitInteger, MVT::i1, 0, 
/*23429*/           OPC_EmitInteger, MVT::i1, 0, 
/*23432*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23435*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23455*/         /*SwitchType*/ 42, MVT::v4f32,// ->23499
/*23457*/           OPC_EmitMergeInputChains1_0,
/*23458*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23461*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23464*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23467*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23470*/           OPC_EmitInteger, MVT::i1, 0, 
/*23473*/           OPC_EmitInteger, MVT::i1, 0, 
/*23476*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23479*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23482*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23499*/         0, // EndSwitchType
/*23500*/       /*Scope*/ 27|128,1/*155*/, /*->23657*/
/*23502*/         OPC_CheckChild2Type, MVT::v8f32,
/*23504*/         OPC_RecordChild3, // #2 = $rsrc
/*23505*/         OPC_CheckChild3Type, MVT::v8i32,
/*23507*/         OPC_RecordChild4, // #3 = $sampler
/*23508*/         OPC_RecordChild5, // #4 = $dmask
/*23509*/         OPC_RecordChild6, // #5 = $unorm
/*23510*/         OPC_RecordChild7, // #6 = $glc
/*23511*/         OPC_MoveChild, 8,
/*23513*/         OPC_RecordNode, // #7 = $slc
/*23514*/         OPC_MoveParent,
/*23515*/         OPC_MoveChild, 9,
/*23517*/         OPC_RecordNode, // #8 = $lwe
/*23518*/         OPC_MoveParent,
/*23519*/         OPC_MoveChild, 10,
/*23521*/         OPC_RecordNode, // #9 = $da
/*23522*/         OPC_MoveParent,
/*23523*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23568
/*23526*/           OPC_EmitMergeInputChains1_0,
/*23527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23539*/           OPC_EmitInteger, MVT::i1, 0, 
/*23542*/           OPC_EmitInteger, MVT::i1, 0, 
/*23545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23568*/         /*SwitchType*/ 42, MVT::v2f32,// ->23612
/*23570*/           OPC_EmitMergeInputChains1_0,
/*23571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23583*/           OPC_EmitInteger, MVT::i1, 0, 
/*23586*/           OPC_EmitInteger, MVT::i1, 0, 
/*23589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23612*/         /*SwitchType*/ 42, MVT::v4f32,// ->23656
/*23614*/           OPC_EmitMergeInputChains1_0,
/*23615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23627*/           OPC_EmitInteger, MVT::i1, 0, 
/*23630*/           OPC_EmitInteger, MVT::i1, 0, 
/*23633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23656*/         0, // EndSwitchType
/*23657*/       /*Scope*/ 27|128,1/*155*/, /*->23814*/
/*23659*/         OPC_CheckChild2Type, MVT::v16f32,
/*23661*/         OPC_RecordChild3, // #2 = $rsrc
/*23662*/         OPC_CheckChild3Type, MVT::v8i32,
/*23664*/         OPC_RecordChild4, // #3 = $sampler
/*23665*/         OPC_RecordChild5, // #4 = $dmask
/*23666*/         OPC_RecordChild6, // #5 = $unorm
/*23667*/         OPC_RecordChild7, // #6 = $glc
/*23668*/         OPC_MoveChild, 8,
/*23670*/         OPC_RecordNode, // #7 = $slc
/*23671*/         OPC_MoveParent,
/*23672*/         OPC_MoveChild, 9,
/*23674*/         OPC_RecordNode, // #8 = $lwe
/*23675*/         OPC_MoveParent,
/*23676*/         OPC_MoveChild, 10,
/*23678*/         OPC_RecordNode, // #9 = $da
/*23679*/         OPC_MoveParent,
/*23680*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23725
/*23683*/           OPC_EmitMergeInputChains1_0,
/*23684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23696*/           OPC_EmitInteger, MVT::i1, 0, 
/*23699*/           OPC_EmitInteger, MVT::i1, 0, 
/*23702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23725*/         /*SwitchType*/ 42, MVT::v2f32,// ->23769
/*23727*/           OPC_EmitMergeInputChains1_0,
/*23728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23740*/           OPC_EmitInteger, MVT::i1, 0, 
/*23743*/           OPC_EmitInteger, MVT::i1, 0, 
/*23746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23769*/         /*SwitchType*/ 42, MVT::v4f32,// ->23813
/*23771*/           OPC_EmitMergeInputChains1_0,
/*23772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23784*/           OPC_EmitInteger, MVT::i1, 0, 
/*23787*/           OPC_EmitInteger, MVT::i1, 0, 
/*23790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23813*/         0, // EndSwitchType
/*23814*/       0, /*End of Scope*/
/*23815*/     /*Scope*/ 23|128,6/*791*/, /*->24608*/
/*23817*/       OPC_CheckChild1Integer, 12|128,3/*396*/, 
/*23820*/       OPC_RecordChild2, // #1 = $addr
/*23821*/       OPC_Scope, 27|128,1/*155*/, /*->23979*/ // 5 children in Scope
/*23824*/         OPC_CheckChild2Type, MVT::f32,
/*23826*/         OPC_RecordChild3, // #2 = $rsrc
/*23827*/         OPC_CheckChild3Type, MVT::v8i32,
/*23829*/         OPC_RecordChild4, // #3 = $sampler
/*23830*/         OPC_RecordChild5, // #4 = $dmask
/*23831*/         OPC_RecordChild6, // #5 = $unorm
/*23832*/         OPC_RecordChild7, // #6 = $glc
/*23833*/         OPC_MoveChild, 8,
/*23835*/         OPC_RecordNode, // #7 = $slc
/*23836*/         OPC_MoveParent,
/*23837*/         OPC_MoveChild, 9,
/*23839*/         OPC_RecordNode, // #8 = $lwe
/*23840*/         OPC_MoveParent,
/*23841*/         OPC_MoveChild, 10,
/*23843*/         OPC_RecordNode, // #9 = $da
/*23844*/         OPC_MoveParent,
/*23845*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23890
/*23848*/           OPC_EmitMergeInputChains1_0,
/*23849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23861*/           OPC_EmitInteger, MVT::i1, 0, 
/*23864*/           OPC_EmitInteger, MVT::i1, 0, 
/*23867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23890*/         /*SwitchType*/ 42, MVT::v2f32,// ->23934
/*23892*/           OPC_EmitMergeInputChains1_0,
/*23893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23905*/           OPC_EmitInteger, MVT::i1, 0, 
/*23908*/           OPC_EmitInteger, MVT::i1, 0, 
/*23911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23934*/         /*SwitchType*/ 42, MVT::v4f32,// ->23978
/*23936*/           OPC_EmitMergeInputChains1_0,
/*23937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23949*/           OPC_EmitInteger, MVT::i1, 0, 
/*23952*/           OPC_EmitInteger, MVT::i1, 0, 
/*23955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23978*/         0, // EndSwitchType
/*23979*/       /*Scope*/ 27|128,1/*155*/, /*->24136*/
/*23981*/         OPC_CheckChild2Type, MVT::v2f32,
/*23983*/         OPC_RecordChild3, // #2 = $rsrc
/*23984*/         OPC_CheckChild3Type, MVT::v8i32,
/*23986*/         OPC_RecordChild4, // #3 = $sampler
/*23987*/         OPC_RecordChild5, // #4 = $dmask
/*23988*/         OPC_RecordChild6, // #5 = $unorm
/*23989*/         OPC_RecordChild7, // #6 = $glc
/*23990*/         OPC_MoveChild, 8,
/*23992*/         OPC_RecordNode, // #7 = $slc
/*23993*/         OPC_MoveParent,
/*23994*/         OPC_MoveChild, 9,
/*23996*/         OPC_RecordNode, // #8 = $lwe
/*23997*/         OPC_MoveParent,
/*23998*/         OPC_MoveChild, 10,
/*24000*/         OPC_RecordNode, // #9 = $da
/*24001*/         OPC_MoveParent,
/*24002*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24047
/*24005*/           OPC_EmitMergeInputChains1_0,
/*24006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24018*/           OPC_EmitInteger, MVT::i1, 0, 
/*24021*/           OPC_EmitInteger, MVT::i1, 0, 
/*24024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24047*/         /*SwitchType*/ 42, MVT::v2f32,// ->24091
/*24049*/           OPC_EmitMergeInputChains1_0,
/*24050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24062*/           OPC_EmitInteger, MVT::i1, 0, 
/*24065*/           OPC_EmitInteger, MVT::i1, 0, 
/*24068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24091*/         /*SwitchType*/ 42, MVT::v4f32,// ->24135
/*24093*/           OPC_EmitMergeInputChains1_0,
/*24094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24106*/           OPC_EmitInteger, MVT::i1, 0, 
/*24109*/           OPC_EmitInteger, MVT::i1, 0, 
/*24112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24135*/         0, // EndSwitchType
/*24136*/       /*Scope*/ 27|128,1/*155*/, /*->24293*/
/*24138*/         OPC_CheckChild2Type, MVT::v4f32,
/*24140*/         OPC_RecordChild3, // #2 = $rsrc
/*24141*/         OPC_CheckChild3Type, MVT::v8i32,
/*24143*/         OPC_RecordChild4, // #3 = $sampler
/*24144*/         OPC_RecordChild5, // #4 = $dmask
/*24145*/         OPC_RecordChild6, // #5 = $unorm
/*24146*/         OPC_RecordChild7, // #6 = $glc
/*24147*/         OPC_MoveChild, 8,
/*24149*/         OPC_RecordNode, // #7 = $slc
/*24150*/         OPC_MoveParent,
/*24151*/         OPC_MoveChild, 9,
/*24153*/         OPC_RecordNode, // #8 = $lwe
/*24154*/         OPC_MoveParent,
/*24155*/         OPC_MoveChild, 10,
/*24157*/         OPC_RecordNode, // #9 = $da
/*24158*/         OPC_MoveParent,
/*24159*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24204
/*24162*/           OPC_EmitMergeInputChains1_0,
/*24163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24175*/           OPC_EmitInteger, MVT::i1, 0, 
/*24178*/           OPC_EmitInteger, MVT::i1, 0, 
/*24181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24204*/         /*SwitchType*/ 42, MVT::v2f32,// ->24248
/*24206*/           OPC_EmitMergeInputChains1_0,
/*24207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24210*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24213*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24216*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24219*/           OPC_EmitInteger, MVT::i1, 0, 
/*24222*/           OPC_EmitInteger, MVT::i1, 0, 
/*24225*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24228*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24248*/         /*SwitchType*/ 42, MVT::v4f32,// ->24292
/*24250*/           OPC_EmitMergeInputChains1_0,
/*24251*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24254*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24257*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24260*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24263*/           OPC_EmitInteger, MVT::i1, 0, 
/*24266*/           OPC_EmitInteger, MVT::i1, 0, 
/*24269*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24272*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24292*/         0, // EndSwitchType
/*24293*/       /*Scope*/ 27|128,1/*155*/, /*->24450*/
/*24295*/         OPC_CheckChild2Type, MVT::v8f32,
/*24297*/         OPC_RecordChild3, // #2 = $rsrc
/*24298*/         OPC_CheckChild3Type, MVT::v8i32,
/*24300*/         OPC_RecordChild4, // #3 = $sampler
/*24301*/         OPC_RecordChild5, // #4 = $dmask
/*24302*/         OPC_RecordChild6, // #5 = $unorm
/*24303*/         OPC_RecordChild7, // #6 = $glc
/*24304*/         OPC_MoveChild, 8,
/*24306*/         OPC_RecordNode, // #7 = $slc
/*24307*/         OPC_MoveParent,
/*24308*/         OPC_MoveChild, 9,
/*24310*/         OPC_RecordNode, // #8 = $lwe
/*24311*/         OPC_MoveParent,
/*24312*/         OPC_MoveChild, 10,
/*24314*/         OPC_RecordNode, // #9 = $da
/*24315*/         OPC_MoveParent,
/*24316*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24361
/*24319*/           OPC_EmitMergeInputChains1_0,
/*24320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24332*/           OPC_EmitInteger, MVT::i1, 0, 
/*24335*/           OPC_EmitInteger, MVT::i1, 0, 
/*24338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24361*/         /*SwitchType*/ 42, MVT::v2f32,// ->24405
/*24363*/           OPC_EmitMergeInputChains1_0,
/*24364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24376*/           OPC_EmitInteger, MVT::i1, 0, 
/*24379*/           OPC_EmitInteger, MVT::i1, 0, 
/*24382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24405*/         /*SwitchType*/ 42, MVT::v4f32,// ->24449
/*24407*/           OPC_EmitMergeInputChains1_0,
/*24408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24420*/           OPC_EmitInteger, MVT::i1, 0, 
/*24423*/           OPC_EmitInteger, MVT::i1, 0, 
/*24426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24449*/         0, // EndSwitchType
/*24450*/       /*Scope*/ 27|128,1/*155*/, /*->24607*/
/*24452*/         OPC_CheckChild2Type, MVT::v16f32,
/*24454*/         OPC_RecordChild3, // #2 = $rsrc
/*24455*/         OPC_CheckChild3Type, MVT::v8i32,
/*24457*/         OPC_RecordChild4, // #3 = $sampler
/*24458*/         OPC_RecordChild5, // #4 = $dmask
/*24459*/         OPC_RecordChild6, // #5 = $unorm
/*24460*/         OPC_RecordChild7, // #6 = $glc
/*24461*/         OPC_MoveChild, 8,
/*24463*/         OPC_RecordNode, // #7 = $slc
/*24464*/         OPC_MoveParent,
/*24465*/         OPC_MoveChild, 9,
/*24467*/         OPC_RecordNode, // #8 = $lwe
/*24468*/         OPC_MoveParent,
/*24469*/         OPC_MoveChild, 10,
/*24471*/         OPC_RecordNode, // #9 = $da
/*24472*/         OPC_MoveParent,
/*24473*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24518
/*24476*/           OPC_EmitMergeInputChains1_0,
/*24477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24489*/           OPC_EmitInteger, MVT::i1, 0, 
/*24492*/           OPC_EmitInteger, MVT::i1, 0, 
/*24495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24518*/         /*SwitchType*/ 42, MVT::v2f32,// ->24562
/*24520*/           OPC_EmitMergeInputChains1_0,
/*24521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24533*/           OPC_EmitInteger, MVT::i1, 0, 
/*24536*/           OPC_EmitInteger, MVT::i1, 0, 
/*24539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24562*/         /*SwitchType*/ 42, MVT::v4f32,// ->24606
/*24564*/           OPC_EmitMergeInputChains1_0,
/*24565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24577*/           OPC_EmitInteger, MVT::i1, 0, 
/*24580*/           OPC_EmitInteger, MVT::i1, 0, 
/*24583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24606*/         0, // EndSwitchType
/*24607*/       0, /*End of Scope*/
/*24608*/     /*Scope*/ 23|128,6/*791*/, /*->25401*/
/*24610*/       OPC_CheckChild1Integer, 7|128,3/*391*/, 
/*24613*/       OPC_RecordChild2, // #1 = $addr
/*24614*/       OPC_Scope, 27|128,1/*155*/, /*->24772*/ // 5 children in Scope
/*24617*/         OPC_CheckChild2Type, MVT::f32,
/*24619*/         OPC_RecordChild3, // #2 = $rsrc
/*24620*/         OPC_CheckChild3Type, MVT::v8i32,
/*24622*/         OPC_RecordChild4, // #3 = $sampler
/*24623*/         OPC_RecordChild5, // #4 = $dmask
/*24624*/         OPC_RecordChild6, // #5 = $unorm
/*24625*/         OPC_RecordChild7, // #6 = $glc
/*24626*/         OPC_MoveChild, 8,
/*24628*/         OPC_RecordNode, // #7 = $slc
/*24629*/         OPC_MoveParent,
/*24630*/         OPC_MoveChild, 9,
/*24632*/         OPC_RecordNode, // #8 = $lwe
/*24633*/         OPC_MoveParent,
/*24634*/         OPC_MoveChild, 10,
/*24636*/         OPC_RecordNode, // #9 = $da
/*24637*/         OPC_MoveParent,
/*24638*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24683
/*24641*/           OPC_EmitMergeInputChains1_0,
/*24642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24654*/           OPC_EmitInteger, MVT::i1, 0, 
/*24657*/           OPC_EmitInteger, MVT::i1, 0, 
/*24660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24683*/         /*SwitchType*/ 42, MVT::v2f32,// ->24727
/*24685*/           OPC_EmitMergeInputChains1_0,
/*24686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24698*/           OPC_EmitInteger, MVT::i1, 0, 
/*24701*/           OPC_EmitInteger, MVT::i1, 0, 
/*24704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24727*/         /*SwitchType*/ 42, MVT::v4f32,// ->24771
/*24729*/           OPC_EmitMergeInputChains1_0,
/*24730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24742*/           OPC_EmitInteger, MVT::i1, 0, 
/*24745*/           OPC_EmitInteger, MVT::i1, 0, 
/*24748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24771*/         0, // EndSwitchType
/*24772*/       /*Scope*/ 27|128,1/*155*/, /*->24929*/
/*24774*/         OPC_CheckChild2Type, MVT::v2f32,
/*24776*/         OPC_RecordChild3, // #2 = $rsrc
/*24777*/         OPC_CheckChild3Type, MVT::v8i32,
/*24779*/         OPC_RecordChild4, // #3 = $sampler
/*24780*/         OPC_RecordChild5, // #4 = $dmask
/*24781*/         OPC_RecordChild6, // #5 = $unorm
/*24782*/         OPC_RecordChild7, // #6 = $glc
/*24783*/         OPC_MoveChild, 8,
/*24785*/         OPC_RecordNode, // #7 = $slc
/*24786*/         OPC_MoveParent,
/*24787*/         OPC_MoveChild, 9,
/*24789*/         OPC_RecordNode, // #8 = $lwe
/*24790*/         OPC_MoveParent,
/*24791*/         OPC_MoveChild, 10,
/*24793*/         OPC_RecordNode, // #9 = $da
/*24794*/         OPC_MoveParent,
/*24795*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24840
/*24798*/           OPC_EmitMergeInputChains1_0,
/*24799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24811*/           OPC_EmitInteger, MVT::i1, 0, 
/*24814*/           OPC_EmitInteger, MVT::i1, 0, 
/*24817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24840*/         /*SwitchType*/ 42, MVT::v2f32,// ->24884
/*24842*/           OPC_EmitMergeInputChains1_0,
/*24843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24855*/           OPC_EmitInteger, MVT::i1, 0, 
/*24858*/           OPC_EmitInteger, MVT::i1, 0, 
/*24861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24884*/         /*SwitchType*/ 42, MVT::v4f32,// ->24928
/*24886*/           OPC_EmitMergeInputChains1_0,
/*24887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24899*/           OPC_EmitInteger, MVT::i1, 0, 
/*24902*/           OPC_EmitInteger, MVT::i1, 0, 
/*24905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24928*/         0, // EndSwitchType
/*24929*/       /*Scope*/ 27|128,1/*155*/, /*->25086*/
/*24931*/         OPC_CheckChild2Type, MVT::v4f32,
/*24933*/         OPC_RecordChild3, // #2 = $rsrc
/*24934*/         OPC_CheckChild3Type, MVT::v8i32,
/*24936*/         OPC_RecordChild4, // #3 = $sampler
/*24937*/         OPC_RecordChild5, // #4 = $dmask
/*24938*/         OPC_RecordChild6, // #5 = $unorm
/*24939*/         OPC_RecordChild7, // #6 = $glc
/*24940*/         OPC_MoveChild, 8,
/*24942*/         OPC_RecordNode, // #7 = $slc
/*24943*/         OPC_MoveParent,
/*24944*/         OPC_MoveChild, 9,
/*24946*/         OPC_RecordNode, // #8 = $lwe
/*24947*/         OPC_MoveParent,
/*24948*/         OPC_MoveChild, 10,
/*24950*/         OPC_RecordNode, // #9 = $da
/*24951*/         OPC_MoveParent,
/*24952*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24997
/*24955*/           OPC_EmitMergeInputChains1_0,
/*24956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24968*/           OPC_EmitInteger, MVT::i1, 0, 
/*24971*/           OPC_EmitInteger, MVT::i1, 0, 
/*24974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24997*/         /*SwitchType*/ 42, MVT::v2f32,// ->25041
/*24999*/           OPC_EmitMergeInputChains1_0,
/*25000*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25003*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25006*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25009*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25012*/           OPC_EmitInteger, MVT::i1, 0, 
/*25015*/           OPC_EmitInteger, MVT::i1, 0, 
/*25018*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25021*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25041*/         /*SwitchType*/ 42, MVT::v4f32,// ->25085
/*25043*/           OPC_EmitMergeInputChains1_0,
/*25044*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25047*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25050*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25053*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25056*/           OPC_EmitInteger, MVT::i1, 0, 
/*25059*/           OPC_EmitInteger, MVT::i1, 0, 
/*25062*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25065*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25085*/         0, // EndSwitchType
/*25086*/       /*Scope*/ 27|128,1/*155*/, /*->25243*/
/*25088*/         OPC_CheckChild2Type, MVT::v8f32,
/*25090*/         OPC_RecordChild3, // #2 = $rsrc
/*25091*/         OPC_CheckChild3Type, MVT::v8i32,
/*25093*/         OPC_RecordChild4, // #3 = $sampler
/*25094*/         OPC_RecordChild5, // #4 = $dmask
/*25095*/         OPC_RecordChild6, // #5 = $unorm
/*25096*/         OPC_RecordChild7, // #6 = $glc
/*25097*/         OPC_MoveChild, 8,
/*25099*/         OPC_RecordNode, // #7 = $slc
/*25100*/         OPC_MoveParent,
/*25101*/         OPC_MoveChild, 9,
/*25103*/         OPC_RecordNode, // #8 = $lwe
/*25104*/         OPC_MoveParent,
/*25105*/         OPC_MoveChild, 10,
/*25107*/         OPC_RecordNode, // #9 = $da
/*25108*/         OPC_MoveParent,
/*25109*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25154
/*25112*/           OPC_EmitMergeInputChains1_0,
/*25113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25125*/           OPC_EmitInteger, MVT::i1, 0, 
/*25128*/           OPC_EmitInteger, MVT::i1, 0, 
/*25131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25154*/         /*SwitchType*/ 42, MVT::v2f32,// ->25198
/*25156*/           OPC_EmitMergeInputChains1_0,
/*25157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25169*/           OPC_EmitInteger, MVT::i1, 0, 
/*25172*/           OPC_EmitInteger, MVT::i1, 0, 
/*25175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25198*/         /*SwitchType*/ 42, MVT::v4f32,// ->25242
/*25200*/           OPC_EmitMergeInputChains1_0,
/*25201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25213*/           OPC_EmitInteger, MVT::i1, 0, 
/*25216*/           OPC_EmitInteger, MVT::i1, 0, 
/*25219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25242*/         0, // EndSwitchType
/*25243*/       /*Scope*/ 27|128,1/*155*/, /*->25400*/
/*25245*/         OPC_CheckChild2Type, MVT::v16f32,
/*25247*/         OPC_RecordChild3, // #2 = $rsrc
/*25248*/         OPC_CheckChild3Type, MVT::v8i32,
/*25250*/         OPC_RecordChild4, // #3 = $sampler
/*25251*/         OPC_RecordChild5, // #4 = $dmask
/*25252*/         OPC_RecordChild6, // #5 = $unorm
/*25253*/         OPC_RecordChild7, // #6 = $glc
/*25254*/         OPC_MoveChild, 8,
/*25256*/         OPC_RecordNode, // #7 = $slc
/*25257*/         OPC_MoveParent,
/*25258*/         OPC_MoveChild, 9,
/*25260*/         OPC_RecordNode, // #8 = $lwe
/*25261*/         OPC_MoveParent,
/*25262*/         OPC_MoveChild, 10,
/*25264*/         OPC_RecordNode, // #9 = $da
/*25265*/         OPC_MoveParent,
/*25266*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25311
/*25269*/           OPC_EmitMergeInputChains1_0,
/*25270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25282*/           OPC_EmitInteger, MVT::i1, 0, 
/*25285*/           OPC_EmitInteger, MVT::i1, 0, 
/*25288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25311*/         /*SwitchType*/ 42, MVT::v2f32,// ->25355
/*25313*/           OPC_EmitMergeInputChains1_0,
/*25314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25326*/           OPC_EmitInteger, MVT::i1, 0, 
/*25329*/           OPC_EmitInteger, MVT::i1, 0, 
/*25332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25355*/         /*SwitchType*/ 42, MVT::v4f32,// ->25399
/*25357*/           OPC_EmitMergeInputChains1_0,
/*25358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25370*/           OPC_EmitInteger, MVT::i1, 0, 
/*25373*/           OPC_EmitInteger, MVT::i1, 0, 
/*25376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25399*/         0, // EndSwitchType
/*25400*/       0, /*End of Scope*/
/*25401*/     /*Scope*/ 23|128,6/*791*/, /*->26194*/
/*25403*/       OPC_CheckChild1Integer, 9|128,3/*393*/, 
/*25406*/       OPC_RecordChild2, // #1 = $addr
/*25407*/       OPC_Scope, 27|128,1/*155*/, /*->25565*/ // 5 children in Scope
/*25410*/         OPC_CheckChild2Type, MVT::f32,
/*25412*/         OPC_RecordChild3, // #2 = $rsrc
/*25413*/         OPC_CheckChild3Type, MVT::v8i32,
/*25415*/         OPC_RecordChild4, // #3 = $sampler
/*25416*/         OPC_RecordChild5, // #4 = $dmask
/*25417*/         OPC_RecordChild6, // #5 = $unorm
/*25418*/         OPC_RecordChild7, // #6 = $glc
/*25419*/         OPC_MoveChild, 8,
/*25421*/         OPC_RecordNode, // #7 = $slc
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_MoveChild, 9,
/*25425*/         OPC_RecordNode, // #8 = $lwe
/*25426*/         OPC_MoveParent,
/*25427*/         OPC_MoveChild, 10,
/*25429*/         OPC_RecordNode, // #9 = $da
/*25430*/         OPC_MoveParent,
/*25431*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25476
/*25434*/           OPC_EmitMergeInputChains1_0,
/*25435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25447*/           OPC_EmitInteger, MVT::i1, 0, 
/*25450*/           OPC_EmitInteger, MVT::i1, 0, 
/*25453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25476*/         /*SwitchType*/ 42, MVT::v2f32,// ->25520
/*25478*/           OPC_EmitMergeInputChains1_0,
/*25479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25491*/           OPC_EmitInteger, MVT::i1, 0, 
/*25494*/           OPC_EmitInteger, MVT::i1, 0, 
/*25497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25520*/         /*SwitchType*/ 42, MVT::v4f32,// ->25564
/*25522*/           OPC_EmitMergeInputChains1_0,
/*25523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25535*/           OPC_EmitInteger, MVT::i1, 0, 
/*25538*/           OPC_EmitInteger, MVT::i1, 0, 
/*25541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25564*/         0, // EndSwitchType
/*25565*/       /*Scope*/ 27|128,1/*155*/, /*->25722*/
/*25567*/         OPC_CheckChild2Type, MVT::v2f32,
/*25569*/         OPC_RecordChild3, // #2 = $rsrc
/*25570*/         OPC_CheckChild3Type, MVT::v8i32,
/*25572*/         OPC_RecordChild4, // #3 = $sampler
/*25573*/         OPC_RecordChild5, // #4 = $dmask
/*25574*/         OPC_RecordChild6, // #5 = $unorm
/*25575*/         OPC_RecordChild7, // #6 = $glc
/*25576*/         OPC_MoveChild, 8,
/*25578*/         OPC_RecordNode, // #7 = $slc
/*25579*/         OPC_MoveParent,
/*25580*/         OPC_MoveChild, 9,
/*25582*/         OPC_RecordNode, // #8 = $lwe
/*25583*/         OPC_MoveParent,
/*25584*/         OPC_MoveChild, 10,
/*25586*/         OPC_RecordNode, // #9 = $da
/*25587*/         OPC_MoveParent,
/*25588*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25633
/*25591*/           OPC_EmitMergeInputChains1_0,
/*25592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25604*/           OPC_EmitInteger, MVT::i1, 0, 
/*25607*/           OPC_EmitInteger, MVT::i1, 0, 
/*25610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25633*/         /*SwitchType*/ 42, MVT::v2f32,// ->25677
/*25635*/           OPC_EmitMergeInputChains1_0,
/*25636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25648*/           OPC_EmitInteger, MVT::i1, 0, 
/*25651*/           OPC_EmitInteger, MVT::i1, 0, 
/*25654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25677*/         /*SwitchType*/ 42, MVT::v4f32,// ->25721
/*25679*/           OPC_EmitMergeInputChains1_0,
/*25680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25692*/           OPC_EmitInteger, MVT::i1, 0, 
/*25695*/           OPC_EmitInteger, MVT::i1, 0, 
/*25698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25721*/         0, // EndSwitchType
/*25722*/       /*Scope*/ 27|128,1/*155*/, /*->25879*/
/*25724*/         OPC_CheckChild2Type, MVT::v4f32,
/*25726*/         OPC_RecordChild3, // #2 = $rsrc
/*25727*/         OPC_CheckChild3Type, MVT::v8i32,
/*25729*/         OPC_RecordChild4, // #3 = $sampler
/*25730*/         OPC_RecordChild5, // #4 = $dmask
/*25731*/         OPC_RecordChild6, // #5 = $unorm
/*25732*/         OPC_RecordChild7, // #6 = $glc
/*25733*/         OPC_MoveChild, 8,
/*25735*/         OPC_RecordNode, // #7 = $slc
/*25736*/         OPC_MoveParent,
/*25737*/         OPC_MoveChild, 9,
/*25739*/         OPC_RecordNode, // #8 = $lwe
/*25740*/         OPC_MoveParent,
/*25741*/         OPC_MoveChild, 10,
/*25743*/         OPC_RecordNode, // #9 = $da
/*25744*/         OPC_MoveParent,
/*25745*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25790
/*25748*/           OPC_EmitMergeInputChains1_0,
/*25749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25761*/           OPC_EmitInteger, MVT::i1, 0, 
/*25764*/           OPC_EmitInteger, MVT::i1, 0, 
/*25767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25790*/         /*SwitchType*/ 42, MVT::v2f32,// ->25834
/*25792*/           OPC_EmitMergeInputChains1_0,
/*25793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25805*/           OPC_EmitInteger, MVT::i1, 0, 
/*25808*/           OPC_EmitInteger, MVT::i1, 0, 
/*25811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25834*/         /*SwitchType*/ 42, MVT::v4f32,// ->25878
/*25836*/           OPC_EmitMergeInputChains1_0,
/*25837*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25843*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25846*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25849*/           OPC_EmitInteger, MVT::i1, 0, 
/*25852*/           OPC_EmitInteger, MVT::i1, 0, 
/*25855*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25858*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25861*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25878*/         0, // EndSwitchType
/*25879*/       /*Scope*/ 27|128,1/*155*/, /*->26036*/
/*25881*/         OPC_CheckChild2Type, MVT::v8f32,
/*25883*/         OPC_RecordChild3, // #2 = $rsrc
/*25884*/         OPC_CheckChild3Type, MVT::v8i32,
/*25886*/         OPC_RecordChild4, // #3 = $sampler
/*25887*/         OPC_RecordChild5, // #4 = $dmask
/*25888*/         OPC_RecordChild6, // #5 = $unorm
/*25889*/         OPC_RecordChild7, // #6 = $glc
/*25890*/         OPC_MoveChild, 8,
/*25892*/         OPC_RecordNode, // #7 = $slc
/*25893*/         OPC_MoveParent,
/*25894*/         OPC_MoveChild, 9,
/*25896*/         OPC_RecordNode, // #8 = $lwe
/*25897*/         OPC_MoveParent,
/*25898*/         OPC_MoveChild, 10,
/*25900*/         OPC_RecordNode, // #9 = $da
/*25901*/         OPC_MoveParent,
/*25902*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25947
/*25905*/           OPC_EmitMergeInputChains1_0,
/*25906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25918*/           OPC_EmitInteger, MVT::i1, 0, 
/*25921*/           OPC_EmitInteger, MVT::i1, 0, 
/*25924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25947*/         /*SwitchType*/ 42, MVT::v2f32,// ->25991
/*25949*/           OPC_EmitMergeInputChains1_0,
/*25950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25962*/           OPC_EmitInteger, MVT::i1, 0, 
/*25965*/           OPC_EmitInteger, MVT::i1, 0, 
/*25968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25991*/         /*SwitchType*/ 42, MVT::v4f32,// ->26035
/*25993*/           OPC_EmitMergeInputChains1_0,
/*25994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26006*/           OPC_EmitInteger, MVT::i1, 0, 
/*26009*/           OPC_EmitInteger, MVT::i1, 0, 
/*26012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26035*/         0, // EndSwitchType
/*26036*/       /*Scope*/ 27|128,1/*155*/, /*->26193*/
/*26038*/         OPC_CheckChild2Type, MVT::v16f32,
/*26040*/         OPC_RecordChild3, // #2 = $rsrc
/*26041*/         OPC_CheckChild3Type, MVT::v8i32,
/*26043*/         OPC_RecordChild4, // #3 = $sampler
/*26044*/         OPC_RecordChild5, // #4 = $dmask
/*26045*/         OPC_RecordChild6, // #5 = $unorm
/*26046*/         OPC_RecordChild7, // #6 = $glc
/*26047*/         OPC_MoveChild, 8,
/*26049*/         OPC_RecordNode, // #7 = $slc
/*26050*/         OPC_MoveParent,
/*26051*/         OPC_MoveChild, 9,
/*26053*/         OPC_RecordNode, // #8 = $lwe
/*26054*/         OPC_MoveParent,
/*26055*/         OPC_MoveChild, 10,
/*26057*/         OPC_RecordNode, // #9 = $da
/*26058*/         OPC_MoveParent,
/*26059*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26104
/*26062*/           OPC_EmitMergeInputChains1_0,
/*26063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26075*/           OPC_EmitInteger, MVT::i1, 0, 
/*26078*/           OPC_EmitInteger, MVT::i1, 0, 
/*26081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26104*/         /*SwitchType*/ 42, MVT::v2f32,// ->26148
/*26106*/           OPC_EmitMergeInputChains1_0,
/*26107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26119*/           OPC_EmitInteger, MVT::i1, 0, 
/*26122*/           OPC_EmitInteger, MVT::i1, 0, 
/*26125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26148*/         /*SwitchType*/ 42, MVT::v4f32,// ->26192
/*26150*/           OPC_EmitMergeInputChains1_0,
/*26151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26163*/           OPC_EmitInteger, MVT::i1, 0, 
/*26166*/           OPC_EmitInteger, MVT::i1, 0, 
/*26169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26192*/         0, // EndSwitchType
/*26193*/       0, /*End of Scope*/
/*26194*/     /*Scope*/ 23|128,6/*791*/, /*->26987*/
/*26196*/       OPC_CheckChild1Integer, 5|128,3/*389*/, 
/*26199*/       OPC_RecordChild2, // #1 = $addr
/*26200*/       OPC_Scope, 27|128,1/*155*/, /*->26358*/ // 5 children in Scope
/*26203*/         OPC_CheckChild2Type, MVT::f32,
/*26205*/         OPC_RecordChild3, // #2 = $rsrc
/*26206*/         OPC_CheckChild3Type, MVT::v8i32,
/*26208*/         OPC_RecordChild4, // #3 = $sampler
/*26209*/         OPC_RecordChild5, // #4 = $dmask
/*26210*/         OPC_RecordChild6, // #5 = $unorm
/*26211*/         OPC_RecordChild7, // #6 = $glc
/*26212*/         OPC_MoveChild, 8,
/*26214*/         OPC_RecordNode, // #7 = $slc
/*26215*/         OPC_MoveParent,
/*26216*/         OPC_MoveChild, 9,
/*26218*/         OPC_RecordNode, // #8 = $lwe
/*26219*/         OPC_MoveParent,
/*26220*/         OPC_MoveChild, 10,
/*26222*/         OPC_RecordNode, // #9 = $da
/*26223*/         OPC_MoveParent,
/*26224*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26269
/*26227*/           OPC_EmitMergeInputChains1_0,
/*26228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26240*/           OPC_EmitInteger, MVT::i1, 0, 
/*26243*/           OPC_EmitInteger, MVT::i1, 0, 
/*26246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26269*/         /*SwitchType*/ 42, MVT::v2f32,// ->26313
/*26271*/           OPC_EmitMergeInputChains1_0,
/*26272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26284*/           OPC_EmitInteger, MVT::i1, 0, 
/*26287*/           OPC_EmitInteger, MVT::i1, 0, 
/*26290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26313*/         /*SwitchType*/ 42, MVT::v4f32,// ->26357
/*26315*/           OPC_EmitMergeInputChains1_0,
/*26316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26328*/           OPC_EmitInteger, MVT::i1, 0, 
/*26331*/           OPC_EmitInteger, MVT::i1, 0, 
/*26334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26357*/         0, // EndSwitchType
/*26358*/       /*Scope*/ 27|128,1/*155*/, /*->26515*/
/*26360*/         OPC_CheckChild2Type, MVT::v2f32,
/*26362*/         OPC_RecordChild3, // #2 = $rsrc
/*26363*/         OPC_CheckChild3Type, MVT::v8i32,
/*26365*/         OPC_RecordChild4, // #3 = $sampler
/*26366*/         OPC_RecordChild5, // #4 = $dmask
/*26367*/         OPC_RecordChild6, // #5 = $unorm
/*26368*/         OPC_RecordChild7, // #6 = $glc
/*26369*/         OPC_MoveChild, 8,
/*26371*/         OPC_RecordNode, // #7 = $slc
/*26372*/         OPC_MoveParent,
/*26373*/         OPC_MoveChild, 9,
/*26375*/         OPC_RecordNode, // #8 = $lwe
/*26376*/         OPC_MoveParent,
/*26377*/         OPC_MoveChild, 10,
/*26379*/         OPC_RecordNode, // #9 = $da
/*26380*/         OPC_MoveParent,
/*26381*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26426
/*26384*/           OPC_EmitMergeInputChains1_0,
/*26385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26397*/           OPC_EmitInteger, MVT::i1, 0, 
/*26400*/           OPC_EmitInteger, MVT::i1, 0, 
/*26403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26426*/         /*SwitchType*/ 42, MVT::v2f32,// ->26470
/*26428*/           OPC_EmitMergeInputChains1_0,
/*26429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26441*/           OPC_EmitInteger, MVT::i1, 0, 
/*26444*/           OPC_EmitInteger, MVT::i1, 0, 
/*26447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26470*/         /*SwitchType*/ 42, MVT::v4f32,// ->26514
/*26472*/           OPC_EmitMergeInputChains1_0,
/*26473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26485*/           OPC_EmitInteger, MVT::i1, 0, 
/*26488*/           OPC_EmitInteger, MVT::i1, 0, 
/*26491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26514*/         0, // EndSwitchType
/*26515*/       /*Scope*/ 27|128,1/*155*/, /*->26672*/
/*26517*/         OPC_CheckChild2Type, MVT::v4f32,
/*26519*/         OPC_RecordChild3, // #2 = $rsrc
/*26520*/         OPC_CheckChild3Type, MVT::v8i32,
/*26522*/         OPC_RecordChild4, // #3 = $sampler
/*26523*/         OPC_RecordChild5, // #4 = $dmask
/*26524*/         OPC_RecordChild6, // #5 = $unorm
/*26525*/         OPC_RecordChild7, // #6 = $glc
/*26526*/         OPC_MoveChild, 8,
/*26528*/         OPC_RecordNode, // #7 = $slc
/*26529*/         OPC_MoveParent,
/*26530*/         OPC_MoveChild, 9,
/*26532*/         OPC_RecordNode, // #8 = $lwe
/*26533*/         OPC_MoveParent,
/*26534*/         OPC_MoveChild, 10,
/*26536*/         OPC_RecordNode, // #9 = $da
/*26537*/         OPC_MoveParent,
/*26538*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26583
/*26541*/           OPC_EmitMergeInputChains1_0,
/*26542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26554*/           OPC_EmitInteger, MVT::i1, 0, 
/*26557*/           OPC_EmitInteger, MVT::i1, 0, 
/*26560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26583*/         /*SwitchType*/ 42, MVT::v2f32,// ->26627
/*26585*/           OPC_EmitMergeInputChains1_0,
/*26586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26598*/           OPC_EmitInteger, MVT::i1, 0, 
/*26601*/           OPC_EmitInteger, MVT::i1, 0, 
/*26604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26627*/         /*SwitchType*/ 42, MVT::v4f32,// ->26671
/*26629*/           OPC_EmitMergeInputChains1_0,
/*26630*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26633*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26636*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26639*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26642*/           OPC_EmitInteger, MVT::i1, 0, 
/*26645*/           OPC_EmitInteger, MVT::i1, 0, 
/*26648*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26651*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26654*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26671*/         0, // EndSwitchType
/*26672*/       /*Scope*/ 27|128,1/*155*/, /*->26829*/
/*26674*/         OPC_CheckChild2Type, MVT::v8f32,
/*26676*/         OPC_RecordChild3, // #2 = $rsrc
/*26677*/         OPC_CheckChild3Type, MVT::v8i32,
/*26679*/         OPC_RecordChild4, // #3 = $sampler
/*26680*/         OPC_RecordChild5, // #4 = $dmask
/*26681*/         OPC_RecordChild6, // #5 = $unorm
/*26682*/         OPC_RecordChild7, // #6 = $glc
/*26683*/         OPC_MoveChild, 8,
/*26685*/         OPC_RecordNode, // #7 = $slc
/*26686*/         OPC_MoveParent,
/*26687*/         OPC_MoveChild, 9,
/*26689*/         OPC_RecordNode, // #8 = $lwe
/*26690*/         OPC_MoveParent,
/*26691*/         OPC_MoveChild, 10,
/*26693*/         OPC_RecordNode, // #9 = $da
/*26694*/         OPC_MoveParent,
/*26695*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26740
/*26698*/           OPC_EmitMergeInputChains1_0,
/*26699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26711*/           OPC_EmitInteger, MVT::i1, 0, 
/*26714*/           OPC_EmitInteger, MVT::i1, 0, 
/*26717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26740*/         /*SwitchType*/ 42, MVT::v2f32,// ->26784
/*26742*/           OPC_EmitMergeInputChains1_0,
/*26743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26755*/           OPC_EmitInteger, MVT::i1, 0, 
/*26758*/           OPC_EmitInteger, MVT::i1, 0, 
/*26761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26784*/         /*SwitchType*/ 42, MVT::v4f32,// ->26828
/*26786*/           OPC_EmitMergeInputChains1_0,
/*26787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26799*/           OPC_EmitInteger, MVT::i1, 0, 
/*26802*/           OPC_EmitInteger, MVT::i1, 0, 
/*26805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26828*/         0, // EndSwitchType
/*26829*/       /*Scope*/ 27|128,1/*155*/, /*->26986*/
/*26831*/         OPC_CheckChild2Type, MVT::v16f32,
/*26833*/         OPC_RecordChild3, // #2 = $rsrc
/*26834*/         OPC_CheckChild3Type, MVT::v8i32,
/*26836*/         OPC_RecordChild4, // #3 = $sampler
/*26837*/         OPC_RecordChild5, // #4 = $dmask
/*26838*/         OPC_RecordChild6, // #5 = $unorm
/*26839*/         OPC_RecordChild7, // #6 = $glc
/*26840*/         OPC_MoveChild, 8,
/*26842*/         OPC_RecordNode, // #7 = $slc
/*26843*/         OPC_MoveParent,
/*26844*/         OPC_MoveChild, 9,
/*26846*/         OPC_RecordNode, // #8 = $lwe
/*26847*/         OPC_MoveParent,
/*26848*/         OPC_MoveChild, 10,
/*26850*/         OPC_RecordNode, // #9 = $da
/*26851*/         OPC_MoveParent,
/*26852*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26897
/*26855*/           OPC_EmitMergeInputChains1_0,
/*26856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26868*/           OPC_EmitInteger, MVT::i1, 0, 
/*26871*/           OPC_EmitInteger, MVT::i1, 0, 
/*26874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26897*/         /*SwitchType*/ 42, MVT::v2f32,// ->26941
/*26899*/           OPC_EmitMergeInputChains1_0,
/*26900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26912*/           OPC_EmitInteger, MVT::i1, 0, 
/*26915*/           OPC_EmitInteger, MVT::i1, 0, 
/*26918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26941*/         /*SwitchType*/ 42, MVT::v4f32,// ->26985
/*26943*/           OPC_EmitMergeInputChains1_0,
/*26944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26956*/           OPC_EmitInteger, MVT::i1, 0, 
/*26959*/           OPC_EmitInteger, MVT::i1, 0, 
/*26962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 389:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26985*/         0, // EndSwitchType
/*26986*/       0, /*End of Scope*/
/*26987*/     /*Scope*/ 23|128,6/*791*/, /*->27780*/
/*26989*/       OPC_CheckChild1Integer, 4|128,3/*388*/, 
/*26992*/       OPC_RecordChild2, // #1 = $addr
/*26993*/       OPC_Scope, 27|128,1/*155*/, /*->27151*/ // 5 children in Scope
/*26996*/         OPC_CheckChild2Type, MVT::f32,
/*26998*/         OPC_RecordChild3, // #2 = $rsrc
/*26999*/         OPC_CheckChild3Type, MVT::v8i32,
/*27001*/         OPC_RecordChild4, // #3 = $sampler
/*27002*/         OPC_RecordChild5, // #4 = $dmask
/*27003*/         OPC_RecordChild6, // #5 = $unorm
/*27004*/         OPC_RecordChild7, // #6 = $glc
/*27005*/         OPC_MoveChild, 8,
/*27007*/         OPC_RecordNode, // #7 = $slc
/*27008*/         OPC_MoveParent,
/*27009*/         OPC_MoveChild, 9,
/*27011*/         OPC_RecordNode, // #8 = $lwe
/*27012*/         OPC_MoveParent,
/*27013*/         OPC_MoveChild, 10,
/*27015*/         OPC_RecordNode, // #9 = $da
/*27016*/         OPC_MoveParent,
/*27017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27062
/*27020*/           OPC_EmitMergeInputChains1_0,
/*27021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27033*/           OPC_EmitInteger, MVT::i1, 0, 
/*27036*/           OPC_EmitInteger, MVT::i1, 0, 
/*27039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 388:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27062*/         /*SwitchType*/ 42, MVT::v2f32,// ->27106
/*27064*/           OPC_EmitMergeInputChains1_0,
/*27065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27077*/           OPC_EmitInteger, MVT::i1, 0, 
/*27080*/           OPC_EmitInteger, MVT::i1, 0, 
/*27083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 388:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27106*/         /*SwitchType*/ 42, MVT::v4f32,// ->27150
/*27108*/           OPC_EmitMergeInputChains1_0,
/*27109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27121*/           OPC_EmitInteger, MVT::i1, 0, 
/*27124*/           OPC_EmitInteger, MVT::i1, 0, 
/*27127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 388:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27150*/         0, // EndSwitchType
/*27151*/       /*Scope*/ 27|128,1/*155*/, /*->27308*/
/*27153*/         OPC_CheckChild2Type, MVT::v2f32,
/*27155*/         OPC_RecordChild3, // #2 = $rsrc
/*27156*/         OPC_CheckChild3Type, MVT::v8i32,
/*27158*/         OPC_RecordChild4, // #3 = $sampler
/*27159*/         OPC_RecordChild5, // #4 = $dmask
/*27160*/         OPC_RecordChild6, // #5 = $unorm
/*27161*/         OPC_RecordChild7, // #6 = $glc
/*27162*/         OPC_MoveChild, 8,
/*27164*/         OPC_RecordNode, // #7 = $slc
/*27165*/         OPC_MoveParent,
/*27166*/         OPC_MoveChild, 9,
/*27168*/         OPC_RecordNode, // #8 = $lwe
/*27169*/         OPC_MoveParent,
/*27170*/         OPC_MoveChild, 10,
/*27172*/         OPC_RecordNode, // #9 = $da
/*27173*/         OPC_MoveParent,
/*27174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27219
/*27177*/           OPC_EmitMergeInputChains1_0,
/*27178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27190*/           OPC_EmitInteger, MVT::i1, 0, 
/*27193*/           OPC_EmitInteger, MVT::i1, 0, 
/*27196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 388:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27219*/         /*SwitchType*/ 42, MVT::v2f32,// ->27263
/*27221*/           OPC_EmitMergeInputChains1_0,
/*27222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27234*/           OPC_EmitInteger, MVT::i1, 0, 
/*27237*/           OPC_EmitInteger, MVT::i1, 0, 
/*27240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 388:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27263*/         /*SwitchType*/ 42, MVT::v4f32,// ->27307
/*27265*/           OPC_EmitMergeInputChains1_0,
/*27266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27278*/           OPC_EmitInteger, MVT::i1, 0, 
/*27281*/           OPC_EmitInteger, MVT::i1, 0, 
/*27284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 388:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27307*/         0, // EndSwitchType
/*27308*/       /*Scope*/ 27|128,1/*155*/, /*->27465*/
/*27310*/         OPC_CheckChild2Type, MVT::v4f32,
/*27312*/         OPC_RecordChild3, // #2 = $rsrc
/*27313*/         OPC_CheckChild3Type, MVT::v8i32,
/*27315*/         OPC_RecordChild4, // #3 = $sampler
/*27316*/         OPC_RecordChild5, // #4 = $dmask
/*27317*/         OPC_RecordChild6, // #5 = $unorm
/*27318*/         OPC_RecordChild7, // #6 = $glc
/*27319*/         OPC_MoveChild, 8,
/*27321*/         OPC_RecordNode, // #7 = $slc
/*27322*/         OPC_MoveParent,
/*27323*/         OPC_MoveChild, 9,
/*27325*/         OPC_RecordNode, // #8 = $lwe
/*27326*/         OPC_MoveParent,
/*27327*/         OPC_MoveChild, 10,
/*27329*/         OPC_RecordNode, // #9 = $da
/*27330*/         OPC_MoveParent,
/*27331*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27376
/*27334*/           OPC_EmitMergeInputChains1_0,
/*27335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27347*/           OPC_EmitInteger, MVT::i1, 0, 
/*27350*/           OPC_EmitInteger, MVT::i1, 0, 
/*27353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 388:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27376*/         /*SwitchType*/ 42, MVT::v2f32,// ->27420
/*27378*/           OPC_EmitMergeInputChains1_0,
/*27379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27391*/           OPC_EmitInteger, MVT::i1, 0, 
/*27394*/           OPC_EmitInteger, MVT::i1, 0, 
/*27397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 388:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27420*/         /*SwitchType*/ 42, MVT::v4f32,// ->27464
/*27422*/           OPC_EmitMergeInputChains1_0,
/*27423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27435*/           OPC_EmitInteger, MVT::i1, 0, 
/*27438*/           OPC_EmitInteger, MVT::i1, 0, 
/*27441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 388:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27464*/         0, // EndSwitchType
/*27465*/       /*Scope*/ 27|128,1/*155*/, /*->27622*/
/*27467*/         OPC_CheckChild2Type, MVT::v8f32,
/*27469*/         OPC_RecordChild3, // #2 = $rsrc
/*27470*/         OPC_CheckChild3Type, MVT::v8i32,
/*27472*/         OPC_RecordChild4, // #3 = $sampler
/*27473*/         OPC_RecordChild5, // #4 = $dmask
/*27474*/         OPC_RecordChild6, // #5 = $unorm
/*27475*/         OPC_RecordChild7, // #6 = $glc
/*27476*/         OPC_MoveChild, 8,
/*27478*/         OPC_RecordNode, // #7 = $slc
/*27479*/         OPC_MoveParent,
/*27480*/         OPC_MoveChild, 9,
/*27482*/         OPC_RecordNode, // #8 = $lwe
/*27483*/         OPC_MoveParent,
/*27484*/         OPC_MoveChild, 10,
/*27486*/         OPC_RecordNode, // #9 = $da
/*27487*/         OPC_MoveParent,
/*27488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27533
/*27491*/           OPC_EmitMergeInputChains1_0,
/*27492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27504*/           OPC_EmitInteger, MVT::i1, 0, 
/*27507*/           OPC_EmitInteger, MVT::i1, 0, 
/*27510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 388:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27533*/         /*SwitchType*/ 42, MVT::v2f32,// ->27577
/*27535*/           OPC_EmitMergeInputChains1_0,
/*27536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27548*/           OPC_EmitInteger, MVT::i1, 0, 
/*27551*/           OPC_EmitInteger, MVT::i1, 0, 
/*27554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 388:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27577*/         /*SwitchType*/ 42, MVT::v4f32,// ->27621
/*27579*/           OPC_EmitMergeInputChains1_0,
/*27580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27592*/           OPC_EmitInteger, MVT::i1, 0, 
/*27595*/           OPC_EmitInteger, MVT::i1, 0, 
/*27598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 388:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27621*/         0, // EndSwitchType
/*27622*/       /*Scope*/ 27|128,1/*155*/, /*->27779*/
/*27624*/         OPC_CheckChild2Type, MVT::v16f32,
/*27626*/         OPC_RecordChild3, // #2 = $rsrc
/*27627*/         OPC_CheckChild3Type, MVT::v8i32,
/*27629*/         OPC_RecordChild4, // #3 = $sampler
/*27630*/         OPC_RecordChild5, // #4 = $dmask
/*27631*/         OPC_RecordChild6, // #5 = $unorm
/*27632*/         OPC_RecordChild7, // #6 = $glc
/*27633*/         OPC_MoveChild, 8,
/*27635*/         OPC_RecordNode, // #7 = $slc
/*27636*/         OPC_MoveParent,
/*27637*/         OPC_MoveChild, 9,
/*27639*/         OPC_RecordNode, // #8 = $lwe
/*27640*/         OPC_MoveParent,
/*27641*/         OPC_MoveChild, 10,
/*27643*/         OPC_RecordNode, // #9 = $da
/*27644*/         OPC_MoveParent,
/*27645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27690
/*27648*/           OPC_EmitMergeInputChains1_0,
/*27649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27661*/           OPC_EmitInteger, MVT::i1, 0, 
/*27664*/           OPC_EmitInteger, MVT::i1, 0, 
/*27667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 388:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27690*/         /*SwitchType*/ 42, MVT::v2f32,// ->27734
/*27692*/           OPC_EmitMergeInputChains1_0,
/*27693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27705*/           OPC_EmitInteger, MVT::i1, 0, 
/*27708*/           OPC_EmitInteger, MVT::i1, 0, 
/*27711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 388:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27734*/         /*SwitchType*/ 42, MVT::v4f32,// ->27778
/*27736*/           OPC_EmitMergeInputChains1_0,
/*27737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27749*/           OPC_EmitInteger, MVT::i1, 0, 
/*27752*/           OPC_EmitInteger, MVT::i1, 0, 
/*27755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 388:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27778*/         0, // EndSwitchType
/*27779*/       0, /*End of Scope*/
/*27780*/     /*Scope*/ 23|128,6/*791*/, /*->28573*/
/*27782*/       OPC_CheckChild1Integer, 11|128,3/*395*/, 
/*27785*/       OPC_RecordChild2, // #1 = $addr
/*27786*/       OPC_Scope, 27|128,1/*155*/, /*->27944*/ // 5 children in Scope
/*27789*/         OPC_CheckChild2Type, MVT::f32,
/*27791*/         OPC_RecordChild3, // #2 = $rsrc
/*27792*/         OPC_CheckChild3Type, MVT::v8i32,
/*27794*/         OPC_RecordChild4, // #3 = $sampler
/*27795*/         OPC_RecordChild5, // #4 = $dmask
/*27796*/         OPC_RecordChild6, // #5 = $unorm
/*27797*/         OPC_RecordChild7, // #6 = $glc
/*27798*/         OPC_MoveChild, 8,
/*27800*/         OPC_RecordNode, // #7 = $slc
/*27801*/         OPC_MoveParent,
/*27802*/         OPC_MoveChild, 9,
/*27804*/         OPC_RecordNode, // #8 = $lwe
/*27805*/         OPC_MoveParent,
/*27806*/         OPC_MoveChild, 10,
/*27808*/         OPC_RecordNode, // #9 = $da
/*27809*/         OPC_MoveParent,
/*27810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27855
/*27813*/           OPC_EmitMergeInputChains1_0,
/*27814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27826*/           OPC_EmitInteger, MVT::i1, 0, 
/*27829*/           OPC_EmitInteger, MVT::i1, 0, 
/*27832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27855*/         /*SwitchType*/ 42, MVT::v2f32,// ->27899
/*27857*/           OPC_EmitMergeInputChains1_0,
/*27858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27870*/           OPC_EmitInteger, MVT::i1, 0, 
/*27873*/           OPC_EmitInteger, MVT::i1, 0, 
/*27876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27899*/         /*SwitchType*/ 42, MVT::v4f32,// ->27943
/*27901*/           OPC_EmitMergeInputChains1_0,
/*27902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27914*/           OPC_EmitInteger, MVT::i1, 0, 
/*27917*/           OPC_EmitInteger, MVT::i1, 0, 
/*27920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27943*/         0, // EndSwitchType
/*27944*/       /*Scope*/ 27|128,1/*155*/, /*->28101*/
/*27946*/         OPC_CheckChild2Type, MVT::v2f32,
/*27948*/         OPC_RecordChild3, // #2 = $rsrc
/*27949*/         OPC_CheckChild3Type, MVT::v8i32,
/*27951*/         OPC_RecordChild4, // #3 = $sampler
/*27952*/         OPC_RecordChild5, // #4 = $dmask
/*27953*/         OPC_RecordChild6, // #5 = $unorm
/*27954*/         OPC_RecordChild7, // #6 = $glc
/*27955*/         OPC_MoveChild, 8,
/*27957*/         OPC_RecordNode, // #7 = $slc
/*27958*/         OPC_MoveParent,
/*27959*/         OPC_MoveChild, 9,
/*27961*/         OPC_RecordNode, // #8 = $lwe
/*27962*/         OPC_MoveParent,
/*27963*/         OPC_MoveChild, 10,
/*27965*/         OPC_RecordNode, // #9 = $da
/*27966*/         OPC_MoveParent,
/*27967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28012
/*27970*/           OPC_EmitMergeInputChains1_0,
/*27971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27983*/           OPC_EmitInteger, MVT::i1, 0, 
/*27986*/           OPC_EmitInteger, MVT::i1, 0, 
/*27989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28012*/         /*SwitchType*/ 42, MVT::v2f32,// ->28056
/*28014*/           OPC_EmitMergeInputChains1_0,
/*28015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28027*/           OPC_EmitInteger, MVT::i1, 0, 
/*28030*/           OPC_EmitInteger, MVT::i1, 0, 
/*28033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28056*/         /*SwitchType*/ 42, MVT::v4f32,// ->28100
/*28058*/           OPC_EmitMergeInputChains1_0,
/*28059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28071*/           OPC_EmitInteger, MVT::i1, 0, 
/*28074*/           OPC_EmitInteger, MVT::i1, 0, 
/*28077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28100*/         0, // EndSwitchType
/*28101*/       /*Scope*/ 27|128,1/*155*/, /*->28258*/
/*28103*/         OPC_CheckChild2Type, MVT::v4f32,
/*28105*/         OPC_RecordChild3, // #2 = $rsrc
/*28106*/         OPC_CheckChild3Type, MVT::v8i32,
/*28108*/         OPC_RecordChild4, // #3 = $sampler
/*28109*/         OPC_RecordChild5, // #4 = $dmask
/*28110*/         OPC_RecordChild6, // #5 = $unorm
/*28111*/         OPC_RecordChild7, // #6 = $glc
/*28112*/         OPC_MoveChild, 8,
/*28114*/         OPC_RecordNode, // #7 = $slc
/*28115*/         OPC_MoveParent,
/*28116*/         OPC_MoveChild, 9,
/*28118*/         OPC_RecordNode, // #8 = $lwe
/*28119*/         OPC_MoveParent,
/*28120*/         OPC_MoveChild, 10,
/*28122*/         OPC_RecordNode, // #9 = $da
/*28123*/         OPC_MoveParent,
/*28124*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28169
/*28127*/           OPC_EmitMergeInputChains1_0,
/*28128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28140*/           OPC_EmitInteger, MVT::i1, 0, 
/*28143*/           OPC_EmitInteger, MVT::i1, 0, 
/*28146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28169*/         /*SwitchType*/ 42, MVT::v2f32,// ->28213
/*28171*/           OPC_EmitMergeInputChains1_0,
/*28172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28184*/           OPC_EmitInteger, MVT::i1, 0, 
/*28187*/           OPC_EmitInteger, MVT::i1, 0, 
/*28190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28213*/         /*SwitchType*/ 42, MVT::v4f32,// ->28257
/*28215*/           OPC_EmitMergeInputChains1_0,
/*28216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28228*/           OPC_EmitInteger, MVT::i1, 0, 
/*28231*/           OPC_EmitInteger, MVT::i1, 0, 
/*28234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28257*/         0, // EndSwitchType
/*28258*/       /*Scope*/ 27|128,1/*155*/, /*->28415*/
/*28260*/         OPC_CheckChild2Type, MVT::v8f32,
/*28262*/         OPC_RecordChild3, // #2 = $rsrc
/*28263*/         OPC_CheckChild3Type, MVT::v8i32,
/*28265*/         OPC_RecordChild4, // #3 = $sampler
/*28266*/         OPC_RecordChild5, // #4 = $dmask
/*28267*/         OPC_RecordChild6, // #5 = $unorm
/*28268*/         OPC_RecordChild7, // #6 = $glc
/*28269*/         OPC_MoveChild, 8,
/*28271*/         OPC_RecordNode, // #7 = $slc
/*28272*/         OPC_MoveParent,
/*28273*/         OPC_MoveChild, 9,
/*28275*/         OPC_RecordNode, // #8 = $lwe
/*28276*/         OPC_MoveParent,
/*28277*/         OPC_MoveChild, 10,
/*28279*/         OPC_RecordNode, // #9 = $da
/*28280*/         OPC_MoveParent,
/*28281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28326
/*28284*/           OPC_EmitMergeInputChains1_0,
/*28285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28297*/           OPC_EmitInteger, MVT::i1, 0, 
/*28300*/           OPC_EmitInteger, MVT::i1, 0, 
/*28303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28326*/         /*SwitchType*/ 42, MVT::v2f32,// ->28370
/*28328*/           OPC_EmitMergeInputChains1_0,
/*28329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28341*/           OPC_EmitInteger, MVT::i1, 0, 
/*28344*/           OPC_EmitInteger, MVT::i1, 0, 
/*28347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28370*/         /*SwitchType*/ 42, MVT::v4f32,// ->28414
/*28372*/           OPC_EmitMergeInputChains1_0,
/*28373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28385*/           OPC_EmitInteger, MVT::i1, 0, 
/*28388*/           OPC_EmitInteger, MVT::i1, 0, 
/*28391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28414*/         0, // EndSwitchType
/*28415*/       /*Scope*/ 27|128,1/*155*/, /*->28572*/
/*28417*/         OPC_CheckChild2Type, MVT::v16f32,
/*28419*/         OPC_RecordChild3, // #2 = $rsrc
/*28420*/         OPC_CheckChild3Type, MVT::v8i32,
/*28422*/         OPC_RecordChild4, // #3 = $sampler
/*28423*/         OPC_RecordChild5, // #4 = $dmask
/*28424*/         OPC_RecordChild6, // #5 = $unorm
/*28425*/         OPC_RecordChild7, // #6 = $glc
/*28426*/         OPC_MoveChild, 8,
/*28428*/         OPC_RecordNode, // #7 = $slc
/*28429*/         OPC_MoveParent,
/*28430*/         OPC_MoveChild, 9,
/*28432*/         OPC_RecordNode, // #8 = $lwe
/*28433*/         OPC_MoveParent,
/*28434*/         OPC_MoveChild, 10,
/*28436*/         OPC_RecordNode, // #9 = $da
/*28437*/         OPC_MoveParent,
/*28438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28483
/*28441*/           OPC_EmitMergeInputChains1_0,
/*28442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28454*/           OPC_EmitInteger, MVT::i1, 0, 
/*28457*/           OPC_EmitInteger, MVT::i1, 0, 
/*28460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28483*/         /*SwitchType*/ 42, MVT::v2f32,// ->28527
/*28485*/           OPC_EmitMergeInputChains1_0,
/*28486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28498*/           OPC_EmitInteger, MVT::i1, 0, 
/*28501*/           OPC_EmitInteger, MVT::i1, 0, 
/*28504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28527*/         /*SwitchType*/ 42, MVT::v4f32,// ->28571
/*28529*/           OPC_EmitMergeInputChains1_0,
/*28530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28542*/           OPC_EmitInteger, MVT::i1, 0, 
/*28545*/           OPC_EmitInteger, MVT::i1, 0, 
/*28548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28571*/         0, // EndSwitchType
/*28572*/       0, /*End of Scope*/
/*28573*/     /*Scope*/ 60|128,3/*444*/, /*->29019*/
/*28575*/       OPC_CheckChild1Integer, 22|128,3/*406*/, 
/*28578*/       OPC_RecordChild2, // #1 = $addr
/*28579*/       OPC_Scope, 16|128,1/*144*/, /*->28726*/ // 3 children in Scope
/*28582*/         OPC_CheckChild2Type, MVT::i32,
/*28584*/         OPC_RecordChild3, // #2 = $rsrc
/*28585*/         OPC_CheckChild3Type, MVT::v8i32,
/*28587*/         OPC_RecordChild4, // #3 = $dmask
/*28588*/         OPC_RecordChild5, // #4 = $glc
/*28589*/         OPC_RecordChild6, // #5 = $slc
/*28590*/         OPC_RecordChild7, // #6 = $lwe
/*28591*/         OPC_MoveChild, 8,
/*28593*/         OPC_RecordNode, // #7 = $da
/*28594*/         OPC_MoveParent,
/*28595*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28639
/*28598*/           OPC_EmitMergeInputChains1_0,
/*28599*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28602*/           OPC_EmitInteger, MVT::i1, 1, 
/*28605*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28611*/           OPC_EmitInteger, MVT::i1, 0, 
/*28614*/           OPC_EmitInteger, MVT::i1, 0, 
/*28617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28639*/         /*SwitchType*/ 41, MVT::v2f32,// ->28682
/*28641*/           OPC_EmitMergeInputChains1_0,
/*28642*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28645*/           OPC_EmitInteger, MVT::i1, 1, 
/*28648*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28654*/           OPC_EmitInteger, MVT::i1, 0, 
/*28657*/           OPC_EmitInteger, MVT::i1, 0, 
/*28660*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28663*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28682*/         /*SwitchType*/ 41, MVT::v4f32,// ->28725
/*28684*/           OPC_EmitMergeInputChains1_0,
/*28685*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28688*/           OPC_EmitInteger, MVT::i1, 1, 
/*28691*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28697*/           OPC_EmitInteger, MVT::i1, 0, 
/*28700*/           OPC_EmitInteger, MVT::i1, 0, 
/*28703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28725*/         0, // EndSwitchType
/*28726*/       /*Scope*/ 16|128,1/*144*/, /*->28872*/
/*28728*/         OPC_CheckChild2Type, MVT::v2i32,
/*28730*/         OPC_RecordChild3, // #2 = $rsrc
/*28731*/         OPC_CheckChild3Type, MVT::v8i32,
/*28733*/         OPC_RecordChild4, // #3 = $dmask
/*28734*/         OPC_RecordChild5, // #4 = $glc
/*28735*/         OPC_RecordChild6, // #5 = $slc
/*28736*/         OPC_RecordChild7, // #6 = $lwe
/*28737*/         OPC_MoveChild, 8,
/*28739*/         OPC_RecordNode, // #7 = $da
/*28740*/         OPC_MoveParent,
/*28741*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28785
/*28744*/           OPC_EmitMergeInputChains1_0,
/*28745*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28748*/           OPC_EmitInteger, MVT::i1, 1, 
/*28751*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28757*/           OPC_EmitInteger, MVT::i1, 0, 
/*28760*/           OPC_EmitInteger, MVT::i1, 0, 
/*28763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28785*/         /*SwitchType*/ 41, MVT::v2f32,// ->28828
/*28787*/           OPC_EmitMergeInputChains1_0,
/*28788*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28791*/           OPC_EmitInteger, MVT::i1, 1, 
/*28794*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28800*/           OPC_EmitInteger, MVT::i1, 0, 
/*28803*/           OPC_EmitInteger, MVT::i1, 0, 
/*28806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28828*/         /*SwitchType*/ 41, MVT::v4f32,// ->28871
/*28830*/           OPC_EmitMergeInputChains1_0,
/*28831*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28834*/           OPC_EmitInteger, MVT::i1, 1, 
/*28837*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28843*/           OPC_EmitInteger, MVT::i1, 0, 
/*28846*/           OPC_EmitInteger, MVT::i1, 0, 
/*28849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28871*/         0, // EndSwitchType
/*28872*/       /*Scope*/ 16|128,1/*144*/, /*->29018*/
/*28874*/         OPC_CheckChild2Type, MVT::v4i32,
/*28876*/         OPC_RecordChild3, // #2 = $rsrc
/*28877*/         OPC_CheckChild3Type, MVT::v8i32,
/*28879*/         OPC_RecordChild4, // #3 = $dmask
/*28880*/         OPC_RecordChild5, // #4 = $glc
/*28881*/         OPC_RecordChild6, // #5 = $slc
/*28882*/         OPC_RecordChild7, // #6 = $lwe
/*28883*/         OPC_MoveChild, 8,
/*28885*/         OPC_RecordNode, // #7 = $da
/*28886*/         OPC_MoveParent,
/*28887*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28931
/*28890*/           OPC_EmitMergeInputChains1_0,
/*28891*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28894*/           OPC_EmitInteger, MVT::i1, 1, 
/*28897*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28903*/           OPC_EmitInteger, MVT::i1, 0, 
/*28906*/           OPC_EmitInteger, MVT::i1, 0, 
/*28909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28931*/         /*SwitchType*/ 41, MVT::v2f32,// ->28974
/*28933*/           OPC_EmitMergeInputChains1_0,
/*28934*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28937*/           OPC_EmitInteger, MVT::i1, 1, 
/*28940*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28946*/           OPC_EmitInteger, MVT::i1, 0, 
/*28949*/           OPC_EmitInteger, MVT::i1, 0, 
/*28952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28974*/         /*SwitchType*/ 41, MVT::v4f32,// ->29017
/*28976*/           OPC_EmitMergeInputChains1_0,
/*28977*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28980*/           OPC_EmitInteger, MVT::i1, 1, 
/*28983*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28989*/           OPC_EmitInteger, MVT::i1, 0, 
/*28992*/           OPC_EmitInteger, MVT::i1, 0, 
/*28995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29017*/         0, // EndSwitchType
/*29018*/       0, /*End of Scope*/
/*29019*/     /*Scope*/ 60|128,3/*444*/, /*->29465*/
/*29021*/       OPC_CheckChild1Integer, 23|128,3/*407*/, 
/*29024*/       OPC_RecordChild2, // #1 = $addr
/*29025*/       OPC_Scope, 16|128,1/*144*/, /*->29172*/ // 3 children in Scope
/*29028*/         OPC_CheckChild2Type, MVT::i32,
/*29030*/         OPC_RecordChild3, // #2 = $rsrc
/*29031*/         OPC_CheckChild3Type, MVT::v8i32,
/*29033*/         OPC_RecordChild4, // #3 = $dmask
/*29034*/         OPC_RecordChild5, // #4 = $glc
/*29035*/         OPC_RecordChild6, // #5 = $slc
/*29036*/         OPC_RecordChild7, // #6 = $lwe
/*29037*/         OPC_MoveChild, 8,
/*29039*/         OPC_RecordNode, // #7 = $da
/*29040*/         OPC_MoveParent,
/*29041*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29085
/*29044*/           OPC_EmitMergeInputChains1_0,
/*29045*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29048*/           OPC_EmitInteger, MVT::i1, 1, 
/*29051*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29057*/           OPC_EmitInteger, MVT::i1, 0, 
/*29060*/           OPC_EmitInteger, MVT::i1, 0, 
/*29063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29085*/         /*SwitchType*/ 41, MVT::v2f32,// ->29128
/*29087*/           OPC_EmitMergeInputChains1_0,
/*29088*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29091*/           OPC_EmitInteger, MVT::i1, 1, 
/*29094*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29100*/           OPC_EmitInteger, MVT::i1, 0, 
/*29103*/           OPC_EmitInteger, MVT::i1, 0, 
/*29106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29128*/         /*SwitchType*/ 41, MVT::v4f32,// ->29171
/*29130*/           OPC_EmitMergeInputChains1_0,
/*29131*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29134*/           OPC_EmitInteger, MVT::i1, 1, 
/*29137*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29143*/           OPC_EmitInteger, MVT::i1, 0, 
/*29146*/           OPC_EmitInteger, MVT::i1, 0, 
/*29149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29171*/         0, // EndSwitchType
/*29172*/       /*Scope*/ 16|128,1/*144*/, /*->29318*/
/*29174*/         OPC_CheckChild2Type, MVT::v2i32,
/*29176*/         OPC_RecordChild3, // #2 = $rsrc
/*29177*/         OPC_CheckChild3Type, MVT::v8i32,
/*29179*/         OPC_RecordChild4, // #3 = $dmask
/*29180*/         OPC_RecordChild5, // #4 = $glc
/*29181*/         OPC_RecordChild6, // #5 = $slc
/*29182*/         OPC_RecordChild7, // #6 = $lwe
/*29183*/         OPC_MoveChild, 8,
/*29185*/         OPC_RecordNode, // #7 = $da
/*29186*/         OPC_MoveParent,
/*29187*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29231
/*29190*/           OPC_EmitMergeInputChains1_0,
/*29191*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29194*/           OPC_EmitInteger, MVT::i1, 1, 
/*29197*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29203*/           OPC_EmitInteger, MVT::i1, 0, 
/*29206*/           OPC_EmitInteger, MVT::i1, 0, 
/*29209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29231*/         /*SwitchType*/ 41, MVT::v2f32,// ->29274
/*29233*/           OPC_EmitMergeInputChains1_0,
/*29234*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29237*/           OPC_EmitInteger, MVT::i1, 1, 
/*29240*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29246*/           OPC_EmitInteger, MVT::i1, 0, 
/*29249*/           OPC_EmitInteger, MVT::i1, 0, 
/*29252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29274*/         /*SwitchType*/ 41, MVT::v4f32,// ->29317
/*29276*/           OPC_EmitMergeInputChains1_0,
/*29277*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29280*/           OPC_EmitInteger, MVT::i1, 1, 
/*29283*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29289*/           OPC_EmitInteger, MVT::i1, 0, 
/*29292*/           OPC_EmitInteger, MVT::i1, 0, 
/*29295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29317*/         0, // EndSwitchType
/*29318*/       /*Scope*/ 16|128,1/*144*/, /*->29464*/
/*29320*/         OPC_CheckChild2Type, MVT::v4i32,
/*29322*/         OPC_RecordChild3, // #2 = $rsrc
/*29323*/         OPC_CheckChild3Type, MVT::v8i32,
/*29325*/         OPC_RecordChild4, // #3 = $dmask
/*29326*/         OPC_RecordChild5, // #4 = $glc
/*29327*/         OPC_RecordChild6, // #5 = $slc
/*29328*/         OPC_RecordChild7, // #6 = $lwe
/*29329*/         OPC_MoveChild, 8,
/*29331*/         OPC_RecordNode, // #7 = $da
/*29332*/         OPC_MoveParent,
/*29333*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29377
/*29336*/           OPC_EmitMergeInputChains1_0,
/*29337*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29340*/           OPC_EmitInteger, MVT::i1, 1, 
/*29343*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29349*/           OPC_EmitInteger, MVT::i1, 0, 
/*29352*/           OPC_EmitInteger, MVT::i1, 0, 
/*29355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29377*/         /*SwitchType*/ 41, MVT::v2f32,// ->29420
/*29379*/           OPC_EmitMergeInputChains1_0,
/*29380*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29383*/           OPC_EmitInteger, MVT::i1, 1, 
/*29386*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29392*/           OPC_EmitInteger, MVT::i1, 0, 
/*29395*/           OPC_EmitInteger, MVT::i1, 0, 
/*29398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29420*/         /*SwitchType*/ 41, MVT::v4f32,// ->29463
/*29422*/           OPC_EmitMergeInputChains1_0,
/*29423*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29426*/           OPC_EmitInteger, MVT::i1, 1, 
/*29429*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29435*/           OPC_EmitInteger, MVT::i1, 0, 
/*29438*/           OPC_EmitInteger, MVT::i1, 0, 
/*29441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29463*/         0, // EndSwitchType
/*29464*/       0, /*End of Scope*/
/*29465*/     /*Scope*/ 60|128,3/*444*/, /*->29911*/
/*29467*/       OPC_CheckChild1Integer, 21|128,3/*405*/, 
/*29470*/       OPC_RecordChild2, // #1 = $addr
/*29471*/       OPC_Scope, 16|128,1/*144*/, /*->29618*/ // 3 children in Scope
/*29474*/         OPC_CheckChild2Type, MVT::i32,
/*29476*/         OPC_RecordChild3, // #2 = $rsrc
/*29477*/         OPC_CheckChild3Type, MVT::v8i32,
/*29479*/         OPC_RecordChild4, // #3 = $dmask
/*29480*/         OPC_RecordChild5, // #4 = $glc
/*29481*/         OPC_RecordChild6, // #5 = $slc
/*29482*/         OPC_RecordChild7, // #6 = $lwe
/*29483*/         OPC_MoveChild, 8,
/*29485*/         OPC_RecordNode, // #7 = $da
/*29486*/         OPC_MoveParent,
/*29487*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29531
/*29490*/           OPC_EmitMergeInputChains1_0,
/*29491*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29494*/           OPC_EmitInteger, MVT::i1, 1, 
/*29497*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29503*/           OPC_EmitInteger, MVT::i1, 0, 
/*29506*/           OPC_EmitInteger, MVT::i1, 0, 
/*29509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29531*/         /*SwitchType*/ 41, MVT::v2f32,// ->29574
/*29533*/           OPC_EmitMergeInputChains1_0,
/*29534*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29537*/           OPC_EmitInteger, MVT::i1, 1, 
/*29540*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29546*/           OPC_EmitInteger, MVT::i1, 0, 
/*29549*/           OPC_EmitInteger, MVT::i1, 0, 
/*29552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29574*/         /*SwitchType*/ 41, MVT::v4f32,// ->29617
/*29576*/           OPC_EmitMergeInputChains1_0,
/*29577*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29580*/           OPC_EmitInteger, MVT::i1, 1, 
/*29583*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29589*/           OPC_EmitInteger, MVT::i1, 0, 
/*29592*/           OPC_EmitInteger, MVT::i1, 0, 
/*29595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29617*/         0, // EndSwitchType
/*29618*/       /*Scope*/ 16|128,1/*144*/, /*->29764*/
/*29620*/         OPC_CheckChild2Type, MVT::v2i32,
/*29622*/         OPC_RecordChild3, // #2 = $rsrc
/*29623*/         OPC_CheckChild3Type, MVT::v8i32,
/*29625*/         OPC_RecordChild4, // #3 = $dmask
/*29626*/         OPC_RecordChild5, // #4 = $glc
/*29627*/         OPC_RecordChild6, // #5 = $slc
/*29628*/         OPC_RecordChild7, // #6 = $lwe
/*29629*/         OPC_MoveChild, 8,
/*29631*/         OPC_RecordNode, // #7 = $da
/*29632*/         OPC_MoveParent,
/*29633*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29677
/*29636*/           OPC_EmitMergeInputChains1_0,
/*29637*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29640*/           OPC_EmitInteger, MVT::i1, 1, 
/*29643*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29649*/           OPC_EmitInteger, MVT::i1, 0, 
/*29652*/           OPC_EmitInteger, MVT::i1, 0, 
/*29655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29677*/         /*SwitchType*/ 41, MVT::v2f32,// ->29720
/*29679*/           OPC_EmitMergeInputChains1_0,
/*29680*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29683*/           OPC_EmitInteger, MVT::i1, 1, 
/*29686*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29692*/           OPC_EmitInteger, MVT::i1, 0, 
/*29695*/           OPC_EmitInteger, MVT::i1, 0, 
/*29698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29720*/         /*SwitchType*/ 41, MVT::v4f32,// ->29763
/*29722*/           OPC_EmitMergeInputChains1_0,
/*29723*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29726*/           OPC_EmitInteger, MVT::i1, 1, 
/*29729*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29735*/           OPC_EmitInteger, MVT::i1, 0, 
/*29738*/           OPC_EmitInteger, MVT::i1, 0, 
/*29741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29763*/         0, // EndSwitchType
/*29764*/       /*Scope*/ 16|128,1/*144*/, /*->29910*/
/*29766*/         OPC_CheckChild2Type, MVT::v4i32,
/*29768*/         OPC_RecordChild3, // #2 = $rsrc
/*29769*/         OPC_CheckChild3Type, MVT::v8i32,
/*29771*/         OPC_RecordChild4, // #3 = $dmask
/*29772*/         OPC_RecordChild5, // #4 = $glc
/*29773*/         OPC_RecordChild6, // #5 = $slc
/*29774*/         OPC_RecordChild7, // #6 = $lwe
/*29775*/         OPC_MoveChild, 8,
/*29777*/         OPC_RecordNode, // #7 = $da
/*29778*/         OPC_MoveParent,
/*29779*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29823
/*29782*/           OPC_EmitMergeInputChains1_0,
/*29783*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29786*/           OPC_EmitInteger, MVT::i1, 1, 
/*29789*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29795*/           OPC_EmitInteger, MVT::i1, 0, 
/*29798*/           OPC_EmitInteger, MVT::i1, 0, 
/*29801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29823*/         /*SwitchType*/ 41, MVT::v2f32,// ->29866
/*29825*/           OPC_EmitMergeInputChains1_0,
/*29826*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29829*/           OPC_EmitInteger, MVT::i1, 1, 
/*29832*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29838*/           OPC_EmitInteger, MVT::i1, 0, 
/*29841*/           OPC_EmitInteger, MVT::i1, 0, 
/*29844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29866*/         /*SwitchType*/ 41, MVT::v4f32,// ->29909
/*29868*/           OPC_EmitMergeInputChains1_0,
/*29869*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29872*/           OPC_EmitInteger, MVT::i1, 1, 
/*29875*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29881*/           OPC_EmitInteger, MVT::i1, 0, 
/*29884*/           OPC_EmitInteger, MVT::i1, 0, 
/*29887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29909*/         0, // EndSwitchType
/*29910*/       0, /*End of Scope*/
/*29911*/     /*Scope*/ 23|128,6/*791*/, /*->30704*/
/*29913*/       OPC_CheckChild1Integer, 24|128,3/*408*/, 
/*29916*/       OPC_RecordChild2, // #1 = $addr
/*29917*/       OPC_Scope, 27|128,1/*155*/, /*->30075*/ // 5 children in Scope
/*29920*/         OPC_CheckChild2Type, MVT::f32,
/*29922*/         OPC_RecordChild3, // #2 = $rsrc
/*29923*/         OPC_CheckChild3Type, MVT::v8i32,
/*29925*/         OPC_RecordChild4, // #3 = $sampler
/*29926*/         OPC_RecordChild5, // #4 = $dmask
/*29927*/         OPC_RecordChild6, // #5 = $unorm
/*29928*/         OPC_RecordChild7, // #6 = $glc
/*29929*/         OPC_MoveChild, 8,
/*29931*/         OPC_RecordNode, // #7 = $slc
/*29932*/         OPC_MoveParent,
/*29933*/         OPC_MoveChild, 9,
/*29935*/         OPC_RecordNode, // #8 = $lwe
/*29936*/         OPC_MoveParent,
/*29937*/         OPC_MoveChild, 10,
/*29939*/         OPC_RecordNode, // #9 = $da
/*29940*/         OPC_MoveParent,
/*29941*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29986
/*29944*/           OPC_EmitMergeInputChains1_0,
/*29945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29957*/           OPC_EmitInteger, MVT::i1, 0, 
/*29960*/           OPC_EmitInteger, MVT::i1, 0, 
/*29963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29986*/         /*SwitchType*/ 42, MVT::v2f32,// ->30030
/*29988*/           OPC_EmitMergeInputChains1_0,
/*29989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30001*/           OPC_EmitInteger, MVT::i1, 0, 
/*30004*/           OPC_EmitInteger, MVT::i1, 0, 
/*30007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30030*/         /*SwitchType*/ 42, MVT::v4f32,// ->30074
/*30032*/           OPC_EmitMergeInputChains1_0,
/*30033*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30036*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30039*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30042*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30045*/           OPC_EmitInteger, MVT::i1, 0, 
/*30048*/           OPC_EmitInteger, MVT::i1, 0, 
/*30051*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30054*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30074*/         0, // EndSwitchType
/*30075*/       /*Scope*/ 27|128,1/*155*/, /*->30232*/
/*30077*/         OPC_CheckChild2Type, MVT::v2f32,
/*30079*/         OPC_RecordChild3, // #2 = $rsrc
/*30080*/         OPC_CheckChild3Type, MVT::v8i32,
/*30082*/         OPC_RecordChild4, // #3 = $sampler
/*30083*/         OPC_RecordChild5, // #4 = $dmask
/*30084*/         OPC_RecordChild6, // #5 = $unorm
/*30085*/         OPC_RecordChild7, // #6 = $glc
/*30086*/         OPC_MoveChild, 8,
/*30088*/         OPC_RecordNode, // #7 = $slc
/*30089*/         OPC_MoveParent,
/*30090*/         OPC_MoveChild, 9,
/*30092*/         OPC_RecordNode, // #8 = $lwe
/*30093*/         OPC_MoveParent,
/*30094*/         OPC_MoveChild, 10,
/*30096*/         OPC_RecordNode, // #9 = $da
/*30097*/         OPC_MoveParent,
/*30098*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30143
/*30101*/           OPC_EmitMergeInputChains1_0,
/*30102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30114*/           OPC_EmitInteger, MVT::i1, 0, 
/*30117*/           OPC_EmitInteger, MVT::i1, 0, 
/*30120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30143*/         /*SwitchType*/ 42, MVT::v2f32,// ->30187
/*30145*/           OPC_EmitMergeInputChains1_0,
/*30146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30158*/           OPC_EmitInteger, MVT::i1, 0, 
/*30161*/           OPC_EmitInteger, MVT::i1, 0, 
/*30164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30187*/         /*SwitchType*/ 42, MVT::v4f32,// ->30231
/*30189*/           OPC_EmitMergeInputChains1_0,
/*30190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30202*/           OPC_EmitInteger, MVT::i1, 0, 
/*30205*/           OPC_EmitInteger, MVT::i1, 0, 
/*30208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30231*/         0, // EndSwitchType
/*30232*/       /*Scope*/ 27|128,1/*155*/, /*->30389*/
/*30234*/         OPC_CheckChild2Type, MVT::v4f32,
/*30236*/         OPC_RecordChild3, // #2 = $rsrc
/*30237*/         OPC_CheckChild3Type, MVT::v8i32,
/*30239*/         OPC_RecordChild4, // #3 = $sampler
/*30240*/         OPC_RecordChild5, // #4 = $dmask
/*30241*/         OPC_RecordChild6, // #5 = $unorm
/*30242*/         OPC_RecordChild7, // #6 = $glc
/*30243*/         OPC_MoveChild, 8,
/*30245*/         OPC_RecordNode, // #7 = $slc
/*30246*/         OPC_MoveParent,
/*30247*/         OPC_MoveChild, 9,
/*30249*/         OPC_RecordNode, // #8 = $lwe
/*30250*/         OPC_MoveParent,
/*30251*/         OPC_MoveChild, 10,
/*30253*/         OPC_RecordNode, // #9 = $da
/*30254*/         OPC_MoveParent,
/*30255*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30300
/*30258*/           OPC_EmitMergeInputChains1_0,
/*30259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30271*/           OPC_EmitInteger, MVT::i1, 0, 
/*30274*/           OPC_EmitInteger, MVT::i1, 0, 
/*30277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30300*/         /*SwitchType*/ 42, MVT::v2f32,// ->30344
/*30302*/           OPC_EmitMergeInputChains1_0,
/*30303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30315*/           OPC_EmitInteger, MVT::i1, 0, 
/*30318*/           OPC_EmitInteger, MVT::i1, 0, 
/*30321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30344*/         /*SwitchType*/ 42, MVT::v4f32,// ->30388
/*30346*/           OPC_EmitMergeInputChains1_0,
/*30347*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30353*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30359*/           OPC_EmitInteger, MVT::i1, 0, 
/*30362*/           OPC_EmitInteger, MVT::i1, 0, 
/*30365*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30368*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30388*/         0, // EndSwitchType
/*30389*/       /*Scope*/ 27|128,1/*155*/, /*->30546*/
/*30391*/         OPC_CheckChild2Type, MVT::v8f32,
/*30393*/         OPC_RecordChild3, // #2 = $rsrc
/*30394*/         OPC_CheckChild3Type, MVT::v8i32,
/*30396*/         OPC_RecordChild4, // #3 = $sampler
/*30397*/         OPC_RecordChild5, // #4 = $dmask
/*30398*/         OPC_RecordChild6, // #5 = $unorm
/*30399*/         OPC_RecordChild7, // #6 = $glc
/*30400*/         OPC_MoveChild, 8,
/*30402*/         OPC_RecordNode, // #7 = $slc
/*30403*/         OPC_MoveParent,
/*30404*/         OPC_MoveChild, 9,
/*30406*/         OPC_RecordNode, // #8 = $lwe
/*30407*/         OPC_MoveParent,
/*30408*/         OPC_MoveChild, 10,
/*30410*/         OPC_RecordNode, // #9 = $da
/*30411*/         OPC_MoveParent,
/*30412*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30457
/*30415*/           OPC_EmitMergeInputChains1_0,
/*30416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30428*/           OPC_EmitInteger, MVT::i1, 0, 
/*30431*/           OPC_EmitInteger, MVT::i1, 0, 
/*30434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30457*/         /*SwitchType*/ 42, MVT::v2f32,// ->30501
/*30459*/           OPC_EmitMergeInputChains1_0,
/*30460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30472*/           OPC_EmitInteger, MVT::i1, 0, 
/*30475*/           OPC_EmitInteger, MVT::i1, 0, 
/*30478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30501*/         /*SwitchType*/ 42, MVT::v4f32,// ->30545
/*30503*/           OPC_EmitMergeInputChains1_0,
/*30504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30516*/           OPC_EmitInteger, MVT::i1, 0, 
/*30519*/           OPC_EmitInteger, MVT::i1, 0, 
/*30522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30545*/         0, // EndSwitchType
/*30546*/       /*Scope*/ 27|128,1/*155*/, /*->30703*/
/*30548*/         OPC_CheckChild2Type, MVT::v16f32,
/*30550*/         OPC_RecordChild3, // #2 = $rsrc
/*30551*/         OPC_CheckChild3Type, MVT::v8i32,
/*30553*/         OPC_RecordChild4, // #3 = $sampler
/*30554*/         OPC_RecordChild5, // #4 = $dmask
/*30555*/         OPC_RecordChild6, // #5 = $unorm
/*30556*/         OPC_RecordChild7, // #6 = $glc
/*30557*/         OPC_MoveChild, 8,
/*30559*/         OPC_RecordNode, // #7 = $slc
/*30560*/         OPC_MoveParent,
/*30561*/         OPC_MoveChild, 9,
/*30563*/         OPC_RecordNode, // #8 = $lwe
/*30564*/         OPC_MoveParent,
/*30565*/         OPC_MoveChild, 10,
/*30567*/         OPC_RecordNode, // #9 = $da
/*30568*/         OPC_MoveParent,
/*30569*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30614
/*30572*/           OPC_EmitMergeInputChains1_0,
/*30573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30585*/           OPC_EmitInteger, MVT::i1, 0, 
/*30588*/           OPC_EmitInteger, MVT::i1, 0, 
/*30591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30614*/         /*SwitchType*/ 42, MVT::v2f32,// ->30658
/*30616*/           OPC_EmitMergeInputChains1_0,
/*30617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30629*/           OPC_EmitInteger, MVT::i1, 0, 
/*30632*/           OPC_EmitInteger, MVT::i1, 0, 
/*30635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30658*/         /*SwitchType*/ 42, MVT::v4f32,// ->30702
/*30660*/           OPC_EmitMergeInputChains1_0,
/*30661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30673*/           OPC_EmitInteger, MVT::i1, 0, 
/*30676*/           OPC_EmitInteger, MVT::i1, 0, 
/*30679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30702*/         0, // EndSwitchType
/*30703*/       0, /*End of Scope*/
/*30704*/     /*Scope*/ 23|128,6/*791*/, /*->31497*/
/*30706*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*30709*/       OPC_RecordChild2, // #1 = $addr
/*30710*/       OPC_Scope, 27|128,1/*155*/, /*->30868*/ // 5 children in Scope
/*30713*/         OPC_CheckChild2Type, MVT::f32,
/*30715*/         OPC_RecordChild3, // #2 = $rsrc
/*30716*/         OPC_CheckChild3Type, MVT::v8i32,
/*30718*/         OPC_RecordChild4, // #3 = $sampler
/*30719*/         OPC_RecordChild5, // #4 = $dmask
/*30720*/         OPC_RecordChild6, // #5 = $unorm
/*30721*/         OPC_RecordChild7, // #6 = $glc
/*30722*/         OPC_MoveChild, 8,
/*30724*/         OPC_RecordNode, // #7 = $slc
/*30725*/         OPC_MoveParent,
/*30726*/         OPC_MoveChild, 9,
/*30728*/         OPC_RecordNode, // #8 = $lwe
/*30729*/         OPC_MoveParent,
/*30730*/         OPC_MoveChild, 10,
/*30732*/         OPC_RecordNode, // #9 = $da
/*30733*/         OPC_MoveParent,
/*30734*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30779
/*30737*/           OPC_EmitMergeInputChains1_0,
/*30738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30750*/           OPC_EmitInteger, MVT::i1, 0, 
/*30753*/           OPC_EmitInteger, MVT::i1, 0, 
/*30756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30779*/         /*SwitchType*/ 42, MVT::v2f32,// ->30823
/*30781*/           OPC_EmitMergeInputChains1_0,
/*30782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30794*/           OPC_EmitInteger, MVT::i1, 0, 
/*30797*/           OPC_EmitInteger, MVT::i1, 0, 
/*30800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30823*/         /*SwitchType*/ 42, MVT::v4f32,// ->30867
/*30825*/           OPC_EmitMergeInputChains1_0,
/*30826*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30829*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30832*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30835*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30838*/           OPC_EmitInteger, MVT::i1, 0, 
/*30841*/           OPC_EmitInteger, MVT::i1, 0, 
/*30844*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30847*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30867*/         0, // EndSwitchType
/*30868*/       /*Scope*/ 27|128,1/*155*/, /*->31025*/
/*30870*/         OPC_CheckChild2Type, MVT::v2f32,
/*30872*/         OPC_RecordChild3, // #2 = $rsrc
/*30873*/         OPC_CheckChild3Type, MVT::v8i32,
/*30875*/         OPC_RecordChild4, // #3 = $sampler
/*30876*/         OPC_RecordChild5, // #4 = $dmask
/*30877*/         OPC_RecordChild6, // #5 = $unorm
/*30878*/         OPC_RecordChild7, // #6 = $glc
/*30879*/         OPC_MoveChild, 8,
/*30881*/         OPC_RecordNode, // #7 = $slc
/*30882*/         OPC_MoveParent,
/*30883*/         OPC_MoveChild, 9,
/*30885*/         OPC_RecordNode, // #8 = $lwe
/*30886*/         OPC_MoveParent,
/*30887*/         OPC_MoveChild, 10,
/*30889*/         OPC_RecordNode, // #9 = $da
/*30890*/         OPC_MoveParent,
/*30891*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30936
/*30894*/           OPC_EmitMergeInputChains1_0,
/*30895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30907*/           OPC_EmitInteger, MVT::i1, 0, 
/*30910*/           OPC_EmitInteger, MVT::i1, 0, 
/*30913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30936*/         /*SwitchType*/ 42, MVT::v2f32,// ->30980
/*30938*/           OPC_EmitMergeInputChains1_0,
/*30939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30951*/           OPC_EmitInteger, MVT::i1, 0, 
/*30954*/           OPC_EmitInteger, MVT::i1, 0, 
/*30957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30980*/         /*SwitchType*/ 42, MVT::v4f32,// ->31024
/*30982*/           OPC_EmitMergeInputChains1_0,
/*30983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30995*/           OPC_EmitInteger, MVT::i1, 0, 
/*30998*/           OPC_EmitInteger, MVT::i1, 0, 
/*31001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31024*/         0, // EndSwitchType
/*31025*/       /*Scope*/ 27|128,1/*155*/, /*->31182*/
/*31027*/         OPC_CheckChild2Type, MVT::v4f32,
/*31029*/         OPC_RecordChild3, // #2 = $rsrc
/*31030*/         OPC_CheckChild3Type, MVT::v8i32,
/*31032*/         OPC_RecordChild4, // #3 = $sampler
/*31033*/         OPC_RecordChild5, // #4 = $dmask
/*31034*/         OPC_RecordChild6, // #5 = $unorm
/*31035*/         OPC_RecordChild7, // #6 = $glc
/*31036*/         OPC_MoveChild, 8,
/*31038*/         OPC_RecordNode, // #7 = $slc
/*31039*/         OPC_MoveParent,
/*31040*/         OPC_MoveChild, 9,
/*31042*/         OPC_RecordNode, // #8 = $lwe
/*31043*/         OPC_MoveParent,
/*31044*/         OPC_MoveChild, 10,
/*31046*/         OPC_RecordNode, // #9 = $da
/*31047*/         OPC_MoveParent,
/*31048*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31093
/*31051*/           OPC_EmitMergeInputChains1_0,
/*31052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31064*/           OPC_EmitInteger, MVT::i1, 0, 
/*31067*/           OPC_EmitInteger, MVT::i1, 0, 
/*31070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31093*/         /*SwitchType*/ 42, MVT::v2f32,// ->31137
/*31095*/           OPC_EmitMergeInputChains1_0,
/*31096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31108*/           OPC_EmitInteger, MVT::i1, 0, 
/*31111*/           OPC_EmitInteger, MVT::i1, 0, 
/*31114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31137*/         /*SwitchType*/ 42, MVT::v4f32,// ->31181
/*31139*/           OPC_EmitMergeInputChains1_0,
/*31140*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31149*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31152*/           OPC_EmitInteger, MVT::i1, 0, 
/*31155*/           OPC_EmitInteger, MVT::i1, 0, 
/*31158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31161*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31181*/         0, // EndSwitchType
/*31182*/       /*Scope*/ 27|128,1/*155*/, /*->31339*/
/*31184*/         OPC_CheckChild2Type, MVT::v8f32,
/*31186*/         OPC_RecordChild3, // #2 = $rsrc
/*31187*/         OPC_CheckChild3Type, MVT::v8i32,
/*31189*/         OPC_RecordChild4, // #3 = $sampler
/*31190*/         OPC_RecordChild5, // #4 = $dmask
/*31191*/         OPC_RecordChild6, // #5 = $unorm
/*31192*/         OPC_RecordChild7, // #6 = $glc
/*31193*/         OPC_MoveChild, 8,
/*31195*/         OPC_RecordNode, // #7 = $slc
/*31196*/         OPC_MoveParent,
/*31197*/         OPC_MoveChild, 9,
/*31199*/         OPC_RecordNode, // #8 = $lwe
/*31200*/         OPC_MoveParent,
/*31201*/         OPC_MoveChild, 10,
/*31203*/         OPC_RecordNode, // #9 = $da
/*31204*/         OPC_MoveParent,
/*31205*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31250
/*31208*/           OPC_EmitMergeInputChains1_0,
/*31209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31221*/           OPC_EmitInteger, MVT::i1, 0, 
/*31224*/           OPC_EmitInteger, MVT::i1, 0, 
/*31227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31250*/         /*SwitchType*/ 42, MVT::v2f32,// ->31294
/*31252*/           OPC_EmitMergeInputChains1_0,
/*31253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31265*/           OPC_EmitInteger, MVT::i1, 0, 
/*31268*/           OPC_EmitInteger, MVT::i1, 0, 
/*31271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31294*/         /*SwitchType*/ 42, MVT::v4f32,// ->31338
/*31296*/           OPC_EmitMergeInputChains1_0,
/*31297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31309*/           OPC_EmitInteger, MVT::i1, 0, 
/*31312*/           OPC_EmitInteger, MVT::i1, 0, 
/*31315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31338*/         0, // EndSwitchType
/*31339*/       /*Scope*/ 27|128,1/*155*/, /*->31496*/
/*31341*/         OPC_CheckChild2Type, MVT::v16f32,
/*31343*/         OPC_RecordChild3, // #2 = $rsrc
/*31344*/         OPC_CheckChild3Type, MVT::v8i32,
/*31346*/         OPC_RecordChild4, // #3 = $sampler
/*31347*/         OPC_RecordChild5, // #4 = $dmask
/*31348*/         OPC_RecordChild6, // #5 = $unorm
/*31349*/         OPC_RecordChild7, // #6 = $glc
/*31350*/         OPC_MoveChild, 8,
/*31352*/         OPC_RecordNode, // #7 = $slc
/*31353*/         OPC_MoveParent,
/*31354*/         OPC_MoveChild, 9,
/*31356*/         OPC_RecordNode, // #8 = $lwe
/*31357*/         OPC_MoveParent,
/*31358*/         OPC_MoveChild, 10,
/*31360*/         OPC_RecordNode, // #9 = $da
/*31361*/         OPC_MoveParent,
/*31362*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31407
/*31365*/           OPC_EmitMergeInputChains1_0,
/*31366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31378*/           OPC_EmitInteger, MVT::i1, 0, 
/*31381*/           OPC_EmitInteger, MVT::i1, 0, 
/*31384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31407*/         /*SwitchType*/ 42, MVT::v2f32,// ->31451
/*31409*/           OPC_EmitMergeInputChains1_0,
/*31410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31422*/           OPC_EmitInteger, MVT::i1, 0, 
/*31425*/           OPC_EmitInteger, MVT::i1, 0, 
/*31428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31451*/         /*SwitchType*/ 42, MVT::v4f32,// ->31495
/*31453*/           OPC_EmitMergeInputChains1_0,
/*31454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31466*/           OPC_EmitInteger, MVT::i1, 0, 
/*31469*/           OPC_EmitInteger, MVT::i1, 0, 
/*31472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31495*/         0, // EndSwitchType
/*31496*/       0, /*End of Scope*/
/*31497*/     /*Scope*/ 23|128,6/*791*/, /*->32290*/
/*31499*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*31502*/       OPC_RecordChild2, // #1 = $addr
/*31503*/       OPC_Scope, 27|128,1/*155*/, /*->31661*/ // 5 children in Scope
/*31506*/         OPC_CheckChild2Type, MVT::f32,
/*31508*/         OPC_RecordChild3, // #2 = $rsrc
/*31509*/         OPC_CheckChild3Type, MVT::v8i32,
/*31511*/         OPC_RecordChild4, // #3 = $sampler
/*31512*/         OPC_RecordChild5, // #4 = $dmask
/*31513*/         OPC_RecordChild6, // #5 = $unorm
/*31514*/         OPC_RecordChild7, // #6 = $glc
/*31515*/         OPC_MoveChild, 8,
/*31517*/         OPC_RecordNode, // #7 = $slc
/*31518*/         OPC_MoveParent,
/*31519*/         OPC_MoveChild, 9,
/*31521*/         OPC_RecordNode, // #8 = $lwe
/*31522*/         OPC_MoveParent,
/*31523*/         OPC_MoveChild, 10,
/*31525*/         OPC_RecordNode, // #9 = $da
/*31526*/         OPC_MoveParent,
/*31527*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31572
/*31530*/           OPC_EmitMergeInputChains1_0,
/*31531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31543*/           OPC_EmitInteger, MVT::i1, 0, 
/*31546*/           OPC_EmitInteger, MVT::i1, 0, 
/*31549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31572*/         /*SwitchType*/ 42, MVT::v2f32,// ->31616
/*31574*/           OPC_EmitMergeInputChains1_0,
/*31575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31587*/           OPC_EmitInteger, MVT::i1, 0, 
/*31590*/           OPC_EmitInteger, MVT::i1, 0, 
/*31593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31616*/         /*SwitchType*/ 42, MVT::v4f32,// ->31660
/*31618*/           OPC_EmitMergeInputChains1_0,
/*31619*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31622*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31625*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31628*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31631*/           OPC_EmitInteger, MVT::i1, 0, 
/*31634*/           OPC_EmitInteger, MVT::i1, 0, 
/*31637*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31640*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31660*/         0, // EndSwitchType
/*31661*/       /*Scope*/ 27|128,1/*155*/, /*->31818*/
/*31663*/         OPC_CheckChild2Type, MVT::v2f32,
/*31665*/         OPC_RecordChild3, // #2 = $rsrc
/*31666*/         OPC_CheckChild3Type, MVT::v8i32,
/*31668*/         OPC_RecordChild4, // #3 = $sampler
/*31669*/         OPC_RecordChild5, // #4 = $dmask
/*31670*/         OPC_RecordChild6, // #5 = $unorm
/*31671*/         OPC_RecordChild7, // #6 = $glc
/*31672*/         OPC_MoveChild, 8,
/*31674*/         OPC_RecordNode, // #7 = $slc
/*31675*/         OPC_MoveParent,
/*31676*/         OPC_MoveChild, 9,
/*31678*/         OPC_RecordNode, // #8 = $lwe
/*31679*/         OPC_MoveParent,
/*31680*/         OPC_MoveChild, 10,
/*31682*/         OPC_RecordNode, // #9 = $da
/*31683*/         OPC_MoveParent,
/*31684*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31729
/*31687*/           OPC_EmitMergeInputChains1_0,
/*31688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31700*/           OPC_EmitInteger, MVT::i1, 0, 
/*31703*/           OPC_EmitInteger, MVT::i1, 0, 
/*31706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31729*/         /*SwitchType*/ 42, MVT::v2f32,// ->31773
/*31731*/           OPC_EmitMergeInputChains1_0,
/*31732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31744*/           OPC_EmitInteger, MVT::i1, 0, 
/*31747*/           OPC_EmitInteger, MVT::i1, 0, 
/*31750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31773*/         /*SwitchType*/ 42, MVT::v4f32,// ->31817
/*31775*/           OPC_EmitMergeInputChains1_0,
/*31776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31788*/           OPC_EmitInteger, MVT::i1, 0, 
/*31791*/           OPC_EmitInteger, MVT::i1, 0, 
/*31794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31817*/         0, // EndSwitchType
/*31818*/       /*Scope*/ 27|128,1/*155*/, /*->31975*/
/*31820*/         OPC_CheckChild2Type, MVT::v4f32,
/*31822*/         OPC_RecordChild3, // #2 = $rsrc
/*31823*/         OPC_CheckChild3Type, MVT::v8i32,
/*31825*/         OPC_RecordChild4, // #3 = $sampler
/*31826*/         OPC_RecordChild5, // #4 = $dmask
/*31827*/         OPC_RecordChild6, // #5 = $unorm
/*31828*/         OPC_RecordChild7, // #6 = $glc
/*31829*/         OPC_MoveChild, 8,
/*31831*/         OPC_RecordNode, // #7 = $slc
/*31832*/         OPC_MoveParent,
/*31833*/         OPC_MoveChild, 9,
/*31835*/         OPC_RecordNode, // #8 = $lwe
/*31836*/         OPC_MoveParent,
/*31837*/         OPC_MoveChild, 10,
/*31839*/         OPC_RecordNode, // #9 = $da
/*31840*/         OPC_MoveParent,
/*31841*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31886
/*31844*/           OPC_EmitMergeInputChains1_0,
/*31845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31857*/           OPC_EmitInteger, MVT::i1, 0, 
/*31860*/           OPC_EmitInteger, MVT::i1, 0, 
/*31863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31886*/         /*SwitchType*/ 42, MVT::v2f32,// ->31930
/*31888*/           OPC_EmitMergeInputChains1_0,
/*31889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31901*/           OPC_EmitInteger, MVT::i1, 0, 
/*31904*/           OPC_EmitInteger, MVT::i1, 0, 
/*31907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31930*/         /*SwitchType*/ 42, MVT::v4f32,// ->31974
/*31932*/           OPC_EmitMergeInputChains1_0,
/*31933*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31936*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31939*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31942*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31945*/           OPC_EmitInteger, MVT::i1, 0, 
/*31948*/           OPC_EmitInteger, MVT::i1, 0, 
/*31951*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31954*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31974*/         0, // EndSwitchType
/*31975*/       /*Scope*/ 27|128,1/*155*/, /*->32132*/
/*31977*/         OPC_CheckChild2Type, MVT::v8f32,
/*31979*/         OPC_RecordChild3, // #2 = $rsrc
/*31980*/         OPC_CheckChild3Type, MVT::v8i32,
/*31982*/         OPC_RecordChild4, // #3 = $sampler
/*31983*/         OPC_RecordChild5, // #4 = $dmask
/*31984*/         OPC_RecordChild6, // #5 = $unorm
/*31985*/         OPC_RecordChild7, // #6 = $glc
/*31986*/         OPC_MoveChild, 8,
/*31988*/         OPC_RecordNode, // #7 = $slc
/*31989*/         OPC_MoveParent,
/*31990*/         OPC_MoveChild, 9,
/*31992*/         OPC_RecordNode, // #8 = $lwe
/*31993*/         OPC_MoveParent,
/*31994*/         OPC_MoveChild, 10,
/*31996*/         OPC_RecordNode, // #9 = $da
/*31997*/         OPC_MoveParent,
/*31998*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32043
/*32001*/           OPC_EmitMergeInputChains1_0,
/*32002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32014*/           OPC_EmitInteger, MVT::i1, 0, 
/*32017*/           OPC_EmitInteger, MVT::i1, 0, 
/*32020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32043*/         /*SwitchType*/ 42, MVT::v2f32,// ->32087
/*32045*/           OPC_EmitMergeInputChains1_0,
/*32046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32058*/           OPC_EmitInteger, MVT::i1, 0, 
/*32061*/           OPC_EmitInteger, MVT::i1, 0, 
/*32064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32087*/         /*SwitchType*/ 42, MVT::v4f32,// ->32131
/*32089*/           OPC_EmitMergeInputChains1_0,
/*32090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32102*/           OPC_EmitInteger, MVT::i1, 0, 
/*32105*/           OPC_EmitInteger, MVT::i1, 0, 
/*32108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32131*/         0, // EndSwitchType
/*32132*/       /*Scope*/ 27|128,1/*155*/, /*->32289*/
/*32134*/         OPC_CheckChild2Type, MVT::v16f32,
/*32136*/         OPC_RecordChild3, // #2 = $rsrc
/*32137*/         OPC_CheckChild3Type, MVT::v8i32,
/*32139*/         OPC_RecordChild4, // #3 = $sampler
/*32140*/         OPC_RecordChild5, // #4 = $dmask
/*32141*/         OPC_RecordChild6, // #5 = $unorm
/*32142*/         OPC_RecordChild7, // #6 = $glc
/*32143*/         OPC_MoveChild, 8,
/*32145*/         OPC_RecordNode, // #7 = $slc
/*32146*/         OPC_MoveParent,
/*32147*/         OPC_MoveChild, 9,
/*32149*/         OPC_RecordNode, // #8 = $lwe
/*32150*/         OPC_MoveParent,
/*32151*/         OPC_MoveChild, 10,
/*32153*/         OPC_RecordNode, // #9 = $da
/*32154*/         OPC_MoveParent,
/*32155*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32200
/*32158*/           OPC_EmitMergeInputChains1_0,
/*32159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32171*/           OPC_EmitInteger, MVT::i1, 0, 
/*32174*/           OPC_EmitInteger, MVT::i1, 0, 
/*32177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32200*/         /*SwitchType*/ 42, MVT::v2f32,// ->32244
/*32202*/           OPC_EmitMergeInputChains1_0,
/*32203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32215*/           OPC_EmitInteger, MVT::i1, 0, 
/*32218*/           OPC_EmitInteger, MVT::i1, 0, 
/*32221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32244*/         /*SwitchType*/ 42, MVT::v4f32,// ->32288
/*32246*/           OPC_EmitMergeInputChains1_0,
/*32247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32259*/           OPC_EmitInteger, MVT::i1, 0, 
/*32262*/           OPC_EmitInteger, MVT::i1, 0, 
/*32265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32288*/         0, // EndSwitchType
/*32289*/       0, /*End of Scope*/
/*32290*/     /*Scope*/ 23|128,6/*791*/, /*->33083*/
/*32292*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*32295*/       OPC_RecordChild2, // #1 = $addr
/*32296*/       OPC_Scope, 27|128,1/*155*/, /*->32454*/ // 5 children in Scope
/*32299*/         OPC_CheckChild2Type, MVT::f32,
/*32301*/         OPC_RecordChild3, // #2 = $rsrc
/*32302*/         OPC_CheckChild3Type, MVT::v8i32,
/*32304*/         OPC_RecordChild4, // #3 = $sampler
/*32305*/         OPC_RecordChild5, // #4 = $dmask
/*32306*/         OPC_RecordChild6, // #5 = $unorm
/*32307*/         OPC_RecordChild7, // #6 = $glc
/*32308*/         OPC_MoveChild, 8,
/*32310*/         OPC_RecordNode, // #7 = $slc
/*32311*/         OPC_MoveParent,
/*32312*/         OPC_MoveChild, 9,
/*32314*/         OPC_RecordNode, // #8 = $lwe
/*32315*/         OPC_MoveParent,
/*32316*/         OPC_MoveChild, 10,
/*32318*/         OPC_RecordNode, // #9 = $da
/*32319*/         OPC_MoveParent,
/*32320*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32365
/*32323*/           OPC_EmitMergeInputChains1_0,
/*32324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32336*/           OPC_EmitInteger, MVT::i1, 0, 
/*32339*/           OPC_EmitInteger, MVT::i1, 0, 
/*32342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32365*/         /*SwitchType*/ 42, MVT::v2f32,// ->32409
/*32367*/           OPC_EmitMergeInputChains1_0,
/*32368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32380*/           OPC_EmitInteger, MVT::i1, 0, 
/*32383*/           OPC_EmitInteger, MVT::i1, 0, 
/*32386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32409*/         /*SwitchType*/ 42, MVT::v4f32,// ->32453
/*32411*/           OPC_EmitMergeInputChains1_0,
/*32412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32424*/           OPC_EmitInteger, MVT::i1, 0, 
/*32427*/           OPC_EmitInteger, MVT::i1, 0, 
/*32430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32453*/         0, // EndSwitchType
/*32454*/       /*Scope*/ 27|128,1/*155*/, /*->32611*/
/*32456*/         OPC_CheckChild2Type, MVT::v2f32,
/*32458*/         OPC_RecordChild3, // #2 = $rsrc
/*32459*/         OPC_CheckChild3Type, MVT::v8i32,
/*32461*/         OPC_RecordChild4, // #3 = $sampler
/*32462*/         OPC_RecordChild5, // #4 = $dmask
/*32463*/         OPC_RecordChild6, // #5 = $unorm
/*32464*/         OPC_RecordChild7, // #6 = $glc
/*32465*/         OPC_MoveChild, 8,
/*32467*/         OPC_RecordNode, // #7 = $slc
/*32468*/         OPC_MoveParent,
/*32469*/         OPC_MoveChild, 9,
/*32471*/         OPC_RecordNode, // #8 = $lwe
/*32472*/         OPC_MoveParent,
/*32473*/         OPC_MoveChild, 10,
/*32475*/         OPC_RecordNode, // #9 = $da
/*32476*/         OPC_MoveParent,
/*32477*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32522
/*32480*/           OPC_EmitMergeInputChains1_0,
/*32481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32493*/           OPC_EmitInteger, MVT::i1, 0, 
/*32496*/           OPC_EmitInteger, MVT::i1, 0, 
/*32499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32522*/         /*SwitchType*/ 42, MVT::v2f32,// ->32566
/*32524*/           OPC_EmitMergeInputChains1_0,
/*32525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32537*/           OPC_EmitInteger, MVT::i1, 0, 
/*32540*/           OPC_EmitInteger, MVT::i1, 0, 
/*32543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32566*/         /*SwitchType*/ 42, MVT::v4f32,// ->32610
/*32568*/           OPC_EmitMergeInputChains1_0,
/*32569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32581*/           OPC_EmitInteger, MVT::i1, 0, 
/*32584*/           OPC_EmitInteger, MVT::i1, 0, 
/*32587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32610*/         0, // EndSwitchType
/*32611*/       /*Scope*/ 27|128,1/*155*/, /*->32768*/
/*32613*/         OPC_CheckChild2Type, MVT::v4f32,
/*32615*/         OPC_RecordChild3, // #2 = $rsrc
/*32616*/         OPC_CheckChild3Type, MVT::v8i32,
/*32618*/         OPC_RecordChild4, // #3 = $sampler
/*32619*/         OPC_RecordChild5, // #4 = $dmask
/*32620*/         OPC_RecordChild6, // #5 = $unorm
/*32621*/         OPC_RecordChild7, // #6 = $glc
/*32622*/         OPC_MoveChild, 8,
/*32624*/         OPC_RecordNode, // #7 = $slc
/*32625*/         OPC_MoveParent,
/*32626*/         OPC_MoveChild, 9,
/*32628*/         OPC_RecordNode, // #8 = $lwe
/*32629*/         OPC_MoveParent,
/*32630*/         OPC_MoveChild, 10,
/*32632*/         OPC_RecordNode, // #9 = $da
/*32633*/         OPC_MoveParent,
/*32634*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32679
/*32637*/           OPC_EmitMergeInputChains1_0,
/*32638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32650*/           OPC_EmitInteger, MVT::i1, 0, 
/*32653*/           OPC_EmitInteger, MVT::i1, 0, 
/*32656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32679*/         /*SwitchType*/ 42, MVT::v2f32,// ->32723
/*32681*/           OPC_EmitMergeInputChains1_0,
/*32682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32694*/           OPC_EmitInteger, MVT::i1, 0, 
/*32697*/           OPC_EmitInteger, MVT::i1, 0, 
/*32700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32723*/         /*SwitchType*/ 42, MVT::v4f32,// ->32767
/*32725*/           OPC_EmitMergeInputChains1_0,
/*32726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32738*/           OPC_EmitInteger, MVT::i1, 0, 
/*32741*/           OPC_EmitInteger, MVT::i1, 0, 
/*32744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32767*/         0, // EndSwitchType
/*32768*/       /*Scope*/ 27|128,1/*155*/, /*->32925*/
/*32770*/         OPC_CheckChild2Type, MVT::v8f32,
/*32772*/         OPC_RecordChild3, // #2 = $rsrc
/*32773*/         OPC_CheckChild3Type, MVT::v8i32,
/*32775*/         OPC_RecordChild4, // #3 = $sampler
/*32776*/         OPC_RecordChild5, // #4 = $dmask
/*32777*/         OPC_RecordChild6, // #5 = $unorm
/*32778*/         OPC_RecordChild7, // #6 = $glc
/*32779*/         OPC_MoveChild, 8,
/*32781*/         OPC_RecordNode, // #7 = $slc
/*32782*/         OPC_MoveParent,
/*32783*/         OPC_MoveChild, 9,
/*32785*/         OPC_RecordNode, // #8 = $lwe
/*32786*/         OPC_MoveParent,
/*32787*/         OPC_MoveChild, 10,
/*32789*/         OPC_RecordNode, // #9 = $da
/*32790*/         OPC_MoveParent,
/*32791*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32836
/*32794*/           OPC_EmitMergeInputChains1_0,
/*32795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32807*/           OPC_EmitInteger, MVT::i1, 0, 
/*32810*/           OPC_EmitInteger, MVT::i1, 0, 
/*32813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32836*/         /*SwitchType*/ 42, MVT::v2f32,// ->32880
/*32838*/           OPC_EmitMergeInputChains1_0,
/*32839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32851*/           OPC_EmitInteger, MVT::i1, 0, 
/*32854*/           OPC_EmitInteger, MVT::i1, 0, 
/*32857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32880*/         /*SwitchType*/ 42, MVT::v4f32,// ->32924
/*32882*/           OPC_EmitMergeInputChains1_0,
/*32883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32895*/           OPC_EmitInteger, MVT::i1, 0, 
/*32898*/           OPC_EmitInteger, MVT::i1, 0, 
/*32901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32924*/         0, // EndSwitchType
/*32925*/       /*Scope*/ 27|128,1/*155*/, /*->33082*/
/*32927*/         OPC_CheckChild2Type, MVT::v16f32,
/*32929*/         OPC_RecordChild3, // #2 = $rsrc
/*32930*/         OPC_CheckChild3Type, MVT::v8i32,
/*32932*/         OPC_RecordChild4, // #3 = $sampler
/*32933*/         OPC_RecordChild5, // #4 = $dmask
/*32934*/         OPC_RecordChild6, // #5 = $unorm
/*32935*/         OPC_RecordChild7, // #6 = $glc
/*32936*/         OPC_MoveChild, 8,
/*32938*/         OPC_RecordNode, // #7 = $slc
/*32939*/         OPC_MoveParent,
/*32940*/         OPC_MoveChild, 9,
/*32942*/         OPC_RecordNode, // #8 = $lwe
/*32943*/         OPC_MoveParent,
/*32944*/         OPC_MoveChild, 10,
/*32946*/         OPC_RecordNode, // #9 = $da
/*32947*/         OPC_MoveParent,
/*32948*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32993
/*32951*/           OPC_EmitMergeInputChains1_0,
/*32952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32964*/           OPC_EmitInteger, MVT::i1, 0, 
/*32967*/           OPC_EmitInteger, MVT::i1, 0, 
/*32970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32993*/         /*SwitchType*/ 42, MVT::v2f32,// ->33037
/*32995*/           OPC_EmitMergeInputChains1_0,
/*32996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33008*/           OPC_EmitInteger, MVT::i1, 0, 
/*33011*/           OPC_EmitInteger, MVT::i1, 0, 
/*33014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33037*/         /*SwitchType*/ 42, MVT::v4f32,// ->33081
/*33039*/           OPC_EmitMergeInputChains1_0,
/*33040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33052*/           OPC_EmitInteger, MVT::i1, 0, 
/*33055*/           OPC_EmitInteger, MVT::i1, 0, 
/*33058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33081*/         0, // EndSwitchType
/*33082*/       0, /*End of Scope*/
/*33083*/     /*Scope*/ 23|128,6/*791*/, /*->33876*/
/*33085*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*33088*/       OPC_RecordChild2, // #1 = $addr
/*33089*/       OPC_Scope, 27|128,1/*155*/, /*->33247*/ // 5 children in Scope
/*33092*/         OPC_CheckChild2Type, MVT::f32,
/*33094*/         OPC_RecordChild3, // #2 = $rsrc
/*33095*/         OPC_CheckChild3Type, MVT::v8i32,
/*33097*/         OPC_RecordChild4, // #3 = $sampler
/*33098*/         OPC_RecordChild5, // #4 = $dmask
/*33099*/         OPC_RecordChild6, // #5 = $unorm
/*33100*/         OPC_RecordChild7, // #6 = $glc
/*33101*/         OPC_MoveChild, 8,
/*33103*/         OPC_RecordNode, // #7 = $slc
/*33104*/         OPC_MoveParent,
/*33105*/         OPC_MoveChild, 9,
/*33107*/         OPC_RecordNode, // #8 = $lwe
/*33108*/         OPC_MoveParent,
/*33109*/         OPC_MoveChild, 10,
/*33111*/         OPC_RecordNode, // #9 = $da
/*33112*/         OPC_MoveParent,
/*33113*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33158
/*33116*/           OPC_EmitMergeInputChains1_0,
/*33117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33129*/           OPC_EmitInteger, MVT::i1, 0, 
/*33132*/           OPC_EmitInteger, MVT::i1, 0, 
/*33135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33158*/         /*SwitchType*/ 42, MVT::v2f32,// ->33202
/*33160*/           OPC_EmitMergeInputChains1_0,
/*33161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33173*/           OPC_EmitInteger, MVT::i1, 0, 
/*33176*/           OPC_EmitInteger, MVT::i1, 0, 
/*33179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33202*/         /*SwitchType*/ 42, MVT::v4f32,// ->33246
/*33204*/           OPC_EmitMergeInputChains1_0,
/*33205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33217*/           OPC_EmitInteger, MVT::i1, 0, 
/*33220*/           OPC_EmitInteger, MVT::i1, 0, 
/*33223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33246*/         0, // EndSwitchType
/*33247*/       /*Scope*/ 27|128,1/*155*/, /*->33404*/
/*33249*/         OPC_CheckChild2Type, MVT::v2f32,
/*33251*/         OPC_RecordChild3, // #2 = $rsrc
/*33252*/         OPC_CheckChild3Type, MVT::v8i32,
/*33254*/         OPC_RecordChild4, // #3 = $sampler
/*33255*/         OPC_RecordChild5, // #4 = $dmask
/*33256*/         OPC_RecordChild6, // #5 = $unorm
/*33257*/         OPC_RecordChild7, // #6 = $glc
/*33258*/         OPC_MoveChild, 8,
/*33260*/         OPC_RecordNode, // #7 = $slc
/*33261*/         OPC_MoveParent,
/*33262*/         OPC_MoveChild, 9,
/*33264*/         OPC_RecordNode, // #8 = $lwe
/*33265*/         OPC_MoveParent,
/*33266*/         OPC_MoveChild, 10,
/*33268*/         OPC_RecordNode, // #9 = $da
/*33269*/         OPC_MoveParent,
/*33270*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33315
/*33273*/           OPC_EmitMergeInputChains1_0,
/*33274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33286*/           OPC_EmitInteger, MVT::i1, 0, 
/*33289*/           OPC_EmitInteger, MVT::i1, 0, 
/*33292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33315*/         /*SwitchType*/ 42, MVT::v2f32,// ->33359
/*33317*/           OPC_EmitMergeInputChains1_0,
/*33318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33330*/           OPC_EmitInteger, MVT::i1, 0, 
/*33333*/           OPC_EmitInteger, MVT::i1, 0, 
/*33336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33359*/         /*SwitchType*/ 42, MVT::v4f32,// ->33403
/*33361*/           OPC_EmitMergeInputChains1_0,
/*33362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33374*/           OPC_EmitInteger, MVT::i1, 0, 
/*33377*/           OPC_EmitInteger, MVT::i1, 0, 
/*33380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33403*/         0, // EndSwitchType
/*33404*/       /*Scope*/ 27|128,1/*155*/, /*->33561*/
/*33406*/         OPC_CheckChild2Type, MVT::v4f32,
/*33408*/         OPC_RecordChild3, // #2 = $rsrc
/*33409*/         OPC_CheckChild3Type, MVT::v8i32,
/*33411*/         OPC_RecordChild4, // #3 = $sampler
/*33412*/         OPC_RecordChild5, // #4 = $dmask
/*33413*/         OPC_RecordChild6, // #5 = $unorm
/*33414*/         OPC_RecordChild7, // #6 = $glc
/*33415*/         OPC_MoveChild, 8,
/*33417*/         OPC_RecordNode, // #7 = $slc
/*33418*/         OPC_MoveParent,
/*33419*/         OPC_MoveChild, 9,
/*33421*/         OPC_RecordNode, // #8 = $lwe
/*33422*/         OPC_MoveParent,
/*33423*/         OPC_MoveChild, 10,
/*33425*/         OPC_RecordNode, // #9 = $da
/*33426*/         OPC_MoveParent,
/*33427*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33472
/*33430*/           OPC_EmitMergeInputChains1_0,
/*33431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33443*/           OPC_EmitInteger, MVT::i1, 0, 
/*33446*/           OPC_EmitInteger, MVT::i1, 0, 
/*33449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33472*/         /*SwitchType*/ 42, MVT::v2f32,// ->33516
/*33474*/           OPC_EmitMergeInputChains1_0,
/*33475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33487*/           OPC_EmitInteger, MVT::i1, 0, 
/*33490*/           OPC_EmitInteger, MVT::i1, 0, 
/*33493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33516*/         /*SwitchType*/ 42, MVT::v4f32,// ->33560
/*33518*/           OPC_EmitMergeInputChains1_0,
/*33519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33531*/           OPC_EmitInteger, MVT::i1, 0, 
/*33534*/           OPC_EmitInteger, MVT::i1, 0, 
/*33537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33560*/         0, // EndSwitchType
/*33561*/       /*Scope*/ 27|128,1/*155*/, /*->33718*/
/*33563*/         OPC_CheckChild2Type, MVT::v8f32,
/*33565*/         OPC_RecordChild3, // #2 = $rsrc
/*33566*/         OPC_CheckChild3Type, MVT::v8i32,
/*33568*/         OPC_RecordChild4, // #3 = $sampler
/*33569*/         OPC_RecordChild5, // #4 = $dmask
/*33570*/         OPC_RecordChild6, // #5 = $unorm
/*33571*/         OPC_RecordChild7, // #6 = $glc
/*33572*/         OPC_MoveChild, 8,
/*33574*/         OPC_RecordNode, // #7 = $slc
/*33575*/         OPC_MoveParent,
/*33576*/         OPC_MoveChild, 9,
/*33578*/         OPC_RecordNode, // #8 = $lwe
/*33579*/         OPC_MoveParent,
/*33580*/         OPC_MoveChild, 10,
/*33582*/         OPC_RecordNode, // #9 = $da
/*33583*/         OPC_MoveParent,
/*33584*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33629
/*33587*/           OPC_EmitMergeInputChains1_0,
/*33588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33600*/           OPC_EmitInteger, MVT::i1, 0, 
/*33603*/           OPC_EmitInteger, MVT::i1, 0, 
/*33606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33629*/         /*SwitchType*/ 42, MVT::v2f32,// ->33673
/*33631*/           OPC_EmitMergeInputChains1_0,
/*33632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33644*/           OPC_EmitInteger, MVT::i1, 0, 
/*33647*/           OPC_EmitInteger, MVT::i1, 0, 
/*33650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33673*/         /*SwitchType*/ 42, MVT::v4f32,// ->33717
/*33675*/           OPC_EmitMergeInputChains1_0,
/*33676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33688*/           OPC_EmitInteger, MVT::i1, 0, 
/*33691*/           OPC_EmitInteger, MVT::i1, 0, 
/*33694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33717*/         0, // EndSwitchType
/*33718*/       /*Scope*/ 27|128,1/*155*/, /*->33875*/
/*33720*/         OPC_CheckChild2Type, MVT::v16f32,
/*33722*/         OPC_RecordChild3, // #2 = $rsrc
/*33723*/         OPC_CheckChild3Type, MVT::v8i32,
/*33725*/         OPC_RecordChild4, // #3 = $sampler
/*33726*/         OPC_RecordChild5, // #4 = $dmask
/*33727*/         OPC_RecordChild6, // #5 = $unorm
/*33728*/         OPC_RecordChild7, // #6 = $glc
/*33729*/         OPC_MoveChild, 8,
/*33731*/         OPC_RecordNode, // #7 = $slc
/*33732*/         OPC_MoveParent,
/*33733*/         OPC_MoveChild, 9,
/*33735*/         OPC_RecordNode, // #8 = $lwe
/*33736*/         OPC_MoveParent,
/*33737*/         OPC_MoveChild, 10,
/*33739*/         OPC_RecordNode, // #9 = $da
/*33740*/         OPC_MoveParent,
/*33741*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33786
/*33744*/           OPC_EmitMergeInputChains1_0,
/*33745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33757*/           OPC_EmitInteger, MVT::i1, 0, 
/*33760*/           OPC_EmitInteger, MVT::i1, 0, 
/*33763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33786*/         /*SwitchType*/ 42, MVT::v2f32,// ->33830
/*33788*/           OPC_EmitMergeInputChains1_0,
/*33789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33801*/           OPC_EmitInteger, MVT::i1, 0, 
/*33804*/           OPC_EmitInteger, MVT::i1, 0, 
/*33807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33830*/         /*SwitchType*/ 42, MVT::v4f32,// ->33874
/*33832*/           OPC_EmitMergeInputChains1_0,
/*33833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33845*/           OPC_EmitInteger, MVT::i1, 0, 
/*33848*/           OPC_EmitInteger, MVT::i1, 0, 
/*33851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33874*/         0, // EndSwitchType
/*33875*/       0, /*End of Scope*/
/*33876*/     /*Scope*/ 23|128,6/*791*/, /*->34669*/
/*33878*/       OPC_CheckChild1Integer, 25|128,3/*409*/, 
/*33881*/       OPC_RecordChild2, // #1 = $addr
/*33882*/       OPC_Scope, 27|128,1/*155*/, /*->34040*/ // 5 children in Scope
/*33885*/         OPC_CheckChild2Type, MVT::f32,
/*33887*/         OPC_RecordChild3, // #2 = $rsrc
/*33888*/         OPC_CheckChild3Type, MVT::v8i32,
/*33890*/         OPC_RecordChild4, // #3 = $sampler
/*33891*/         OPC_RecordChild5, // #4 = $dmask
/*33892*/         OPC_RecordChild6, // #5 = $unorm
/*33893*/         OPC_RecordChild7, // #6 = $glc
/*33894*/         OPC_MoveChild, 8,
/*33896*/         OPC_RecordNode, // #7 = $slc
/*33897*/         OPC_MoveParent,
/*33898*/         OPC_MoveChild, 9,
/*33900*/         OPC_RecordNode, // #8 = $lwe
/*33901*/         OPC_MoveParent,
/*33902*/         OPC_MoveChild, 10,
/*33904*/         OPC_RecordNode, // #9 = $da
/*33905*/         OPC_MoveParent,
/*33906*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33951
/*33909*/           OPC_EmitMergeInputChains1_0,
/*33910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33922*/           OPC_EmitInteger, MVT::i1, 0, 
/*33925*/           OPC_EmitInteger, MVT::i1, 0, 
/*33928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33951*/         /*SwitchType*/ 42, MVT::v2f32,// ->33995
/*33953*/           OPC_EmitMergeInputChains1_0,
/*33954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33966*/           OPC_EmitInteger, MVT::i1, 0, 
/*33969*/           OPC_EmitInteger, MVT::i1, 0, 
/*33972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33995*/         /*SwitchType*/ 42, MVT::v4f32,// ->34039
/*33997*/           OPC_EmitMergeInputChains1_0,
/*33998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34010*/           OPC_EmitInteger, MVT::i1, 0, 
/*34013*/           OPC_EmitInteger, MVT::i1, 0, 
/*34016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34039*/         0, // EndSwitchType
/*34040*/       /*Scope*/ 27|128,1/*155*/, /*->34197*/
/*34042*/         OPC_CheckChild2Type, MVT::v2f32,
/*34044*/         OPC_RecordChild3, // #2 = $rsrc
/*34045*/         OPC_CheckChild3Type, MVT::v8i32,
/*34047*/         OPC_RecordChild4, // #3 = $sampler
/*34048*/         OPC_RecordChild5, // #4 = $dmask
/*34049*/         OPC_RecordChild6, // #5 = $unorm
/*34050*/         OPC_RecordChild7, // #6 = $glc
/*34051*/         OPC_MoveChild, 8,
/*34053*/         OPC_RecordNode, // #7 = $slc
/*34054*/         OPC_MoveParent,
/*34055*/         OPC_MoveChild, 9,
/*34057*/         OPC_RecordNode, // #8 = $lwe
/*34058*/         OPC_MoveParent,
/*34059*/         OPC_MoveChild, 10,
/*34061*/         OPC_RecordNode, // #9 = $da
/*34062*/         OPC_MoveParent,
/*34063*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34108
/*34066*/           OPC_EmitMergeInputChains1_0,
/*34067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34079*/           OPC_EmitInteger, MVT::i1, 0, 
/*34082*/           OPC_EmitInteger, MVT::i1, 0, 
/*34085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34108*/         /*SwitchType*/ 42, MVT::v2f32,// ->34152
/*34110*/           OPC_EmitMergeInputChains1_0,
/*34111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34123*/           OPC_EmitInteger, MVT::i1, 0, 
/*34126*/           OPC_EmitInteger, MVT::i1, 0, 
/*34129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34152*/         /*SwitchType*/ 42, MVT::v4f32,// ->34196
/*34154*/           OPC_EmitMergeInputChains1_0,
/*34155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34167*/           OPC_EmitInteger, MVT::i1, 0, 
/*34170*/           OPC_EmitInteger, MVT::i1, 0, 
/*34173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34196*/         0, // EndSwitchType
/*34197*/       /*Scope*/ 27|128,1/*155*/, /*->34354*/
/*34199*/         OPC_CheckChild2Type, MVT::v4f32,
/*34201*/         OPC_RecordChild3, // #2 = $rsrc
/*34202*/         OPC_CheckChild3Type, MVT::v8i32,
/*34204*/         OPC_RecordChild4, // #3 = $sampler
/*34205*/         OPC_RecordChild5, // #4 = $dmask
/*34206*/         OPC_RecordChild6, // #5 = $unorm
/*34207*/         OPC_RecordChild7, // #6 = $glc
/*34208*/         OPC_MoveChild, 8,
/*34210*/         OPC_RecordNode, // #7 = $slc
/*34211*/         OPC_MoveParent,
/*34212*/         OPC_MoveChild, 9,
/*34214*/         OPC_RecordNode, // #8 = $lwe
/*34215*/         OPC_MoveParent,
/*34216*/         OPC_MoveChild, 10,
/*34218*/         OPC_RecordNode, // #9 = $da
/*34219*/         OPC_MoveParent,
/*34220*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34265
/*34223*/           OPC_EmitMergeInputChains1_0,
/*34224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34236*/           OPC_EmitInteger, MVT::i1, 0, 
/*34239*/           OPC_EmitInteger, MVT::i1, 0, 
/*34242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34265*/         /*SwitchType*/ 42, MVT::v2f32,// ->34309
/*34267*/           OPC_EmitMergeInputChains1_0,
/*34268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34280*/           OPC_EmitInteger, MVT::i1, 0, 
/*34283*/           OPC_EmitInteger, MVT::i1, 0, 
/*34286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34309*/         /*SwitchType*/ 42, MVT::v4f32,// ->34353
/*34311*/           OPC_EmitMergeInputChains1_0,
/*34312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34324*/           OPC_EmitInteger, MVT::i1, 0, 
/*34327*/           OPC_EmitInteger, MVT::i1, 0, 
/*34330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34353*/         0, // EndSwitchType
/*34354*/       /*Scope*/ 27|128,1/*155*/, /*->34511*/
/*34356*/         OPC_CheckChild2Type, MVT::v8f32,
/*34358*/         OPC_RecordChild3, // #2 = $rsrc
/*34359*/         OPC_CheckChild3Type, MVT::v8i32,
/*34361*/         OPC_RecordChild4, // #3 = $sampler
/*34362*/         OPC_RecordChild5, // #4 = $dmask
/*34363*/         OPC_RecordChild6, // #5 = $unorm
/*34364*/         OPC_RecordChild7, // #6 = $glc
/*34365*/         OPC_MoveChild, 8,
/*34367*/         OPC_RecordNode, // #7 = $slc
/*34368*/         OPC_MoveParent,
/*34369*/         OPC_MoveChild, 9,
/*34371*/         OPC_RecordNode, // #8 = $lwe
/*34372*/         OPC_MoveParent,
/*34373*/         OPC_MoveChild, 10,
/*34375*/         OPC_RecordNode, // #9 = $da
/*34376*/         OPC_MoveParent,
/*34377*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34422
/*34380*/           OPC_EmitMergeInputChains1_0,
/*34381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34393*/           OPC_EmitInteger, MVT::i1, 0, 
/*34396*/           OPC_EmitInteger, MVT::i1, 0, 
/*34399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34422*/         /*SwitchType*/ 42, MVT::v2f32,// ->34466
/*34424*/           OPC_EmitMergeInputChains1_0,
/*34425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34437*/           OPC_EmitInteger, MVT::i1, 0, 
/*34440*/           OPC_EmitInteger, MVT::i1, 0, 
/*34443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34466*/         /*SwitchType*/ 42, MVT::v4f32,// ->34510
/*34468*/           OPC_EmitMergeInputChains1_0,
/*34469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34481*/           OPC_EmitInteger, MVT::i1, 0, 
/*34484*/           OPC_EmitInteger, MVT::i1, 0, 
/*34487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34510*/         0, // EndSwitchType
/*34511*/       /*Scope*/ 27|128,1/*155*/, /*->34668*/
/*34513*/         OPC_CheckChild2Type, MVT::v16f32,
/*34515*/         OPC_RecordChild3, // #2 = $rsrc
/*34516*/         OPC_CheckChild3Type, MVT::v8i32,
/*34518*/         OPC_RecordChild4, // #3 = $sampler
/*34519*/         OPC_RecordChild5, // #4 = $dmask
/*34520*/         OPC_RecordChild6, // #5 = $unorm
/*34521*/         OPC_RecordChild7, // #6 = $glc
/*34522*/         OPC_MoveChild, 8,
/*34524*/         OPC_RecordNode, // #7 = $slc
/*34525*/         OPC_MoveParent,
/*34526*/         OPC_MoveChild, 9,
/*34528*/         OPC_RecordNode, // #8 = $lwe
/*34529*/         OPC_MoveParent,
/*34530*/         OPC_MoveChild, 10,
/*34532*/         OPC_RecordNode, // #9 = $da
/*34533*/         OPC_MoveParent,
/*34534*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34579
/*34537*/           OPC_EmitMergeInputChains1_0,
/*34538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34550*/           OPC_EmitInteger, MVT::i1, 0, 
/*34553*/           OPC_EmitInteger, MVT::i1, 0, 
/*34556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34579*/         /*SwitchType*/ 42, MVT::v2f32,// ->34623
/*34581*/           OPC_EmitMergeInputChains1_0,
/*34582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34594*/           OPC_EmitInteger, MVT::i1, 0, 
/*34597*/           OPC_EmitInteger, MVT::i1, 0, 
/*34600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34623*/         /*SwitchType*/ 42, MVT::v4f32,// ->34667
/*34625*/           OPC_EmitMergeInputChains1_0,
/*34626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34638*/           OPC_EmitInteger, MVT::i1, 0, 
/*34641*/           OPC_EmitInteger, MVT::i1, 0, 
/*34644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34667*/         0, // EndSwitchType
/*34668*/       0, /*End of Scope*/
/*34669*/     /*Scope*/ 23|128,6/*791*/, /*->35462*/
/*34671*/       OPC_CheckChild1Integer, 26|128,3/*410*/, 
/*34674*/       OPC_RecordChild2, // #1 = $addr
/*34675*/       OPC_Scope, 27|128,1/*155*/, /*->34833*/ // 5 children in Scope
/*34678*/         OPC_CheckChild2Type, MVT::f32,
/*34680*/         OPC_RecordChild3, // #2 = $rsrc
/*34681*/         OPC_CheckChild3Type, MVT::v8i32,
/*34683*/         OPC_RecordChild4, // #3 = $sampler
/*34684*/         OPC_RecordChild5, // #4 = $dmask
/*34685*/         OPC_RecordChild6, // #5 = $unorm
/*34686*/         OPC_RecordChild7, // #6 = $glc
/*34687*/         OPC_MoveChild, 8,
/*34689*/         OPC_RecordNode, // #7 = $slc
/*34690*/         OPC_MoveParent,
/*34691*/         OPC_MoveChild, 9,
/*34693*/         OPC_RecordNode, // #8 = $lwe
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_MoveChild, 10,
/*34697*/         OPC_RecordNode, // #9 = $da
/*34698*/         OPC_MoveParent,
/*34699*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34744
/*34702*/           OPC_EmitMergeInputChains1_0,
/*34703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34715*/           OPC_EmitInteger, MVT::i1, 0, 
/*34718*/           OPC_EmitInteger, MVT::i1, 0, 
/*34721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34744*/         /*SwitchType*/ 42, MVT::v2f32,// ->34788
/*34746*/           OPC_EmitMergeInputChains1_0,
/*34747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34759*/           OPC_EmitInteger, MVT::i1, 0, 
/*34762*/           OPC_EmitInteger, MVT::i1, 0, 
/*34765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34788*/         /*SwitchType*/ 42, MVT::v4f32,// ->34832
/*34790*/           OPC_EmitMergeInputChains1_0,
/*34791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34803*/           OPC_EmitInteger, MVT::i1, 0, 
/*34806*/           OPC_EmitInteger, MVT::i1, 0, 
/*34809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34832*/         0, // EndSwitchType
/*34833*/       /*Scope*/ 27|128,1/*155*/, /*->34990*/
/*34835*/         OPC_CheckChild2Type, MVT::v2f32,
/*34837*/         OPC_RecordChild3, // #2 = $rsrc
/*34838*/         OPC_CheckChild3Type, MVT::v8i32,
/*34840*/         OPC_RecordChild4, // #3 = $sampler
/*34841*/         OPC_RecordChild5, // #4 = $dmask
/*34842*/         OPC_RecordChild6, // #5 = $unorm
/*34843*/         OPC_RecordChild7, // #6 = $glc
/*34844*/         OPC_MoveChild, 8,
/*34846*/         OPC_RecordNode, // #7 = $slc
/*34847*/         OPC_MoveParent,
/*34848*/         OPC_MoveChild, 9,
/*34850*/         OPC_RecordNode, // #8 = $lwe
/*34851*/         OPC_MoveParent,
/*34852*/         OPC_MoveChild, 10,
/*34854*/         OPC_RecordNode, // #9 = $da
/*34855*/         OPC_MoveParent,
/*34856*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34901
/*34859*/           OPC_EmitMergeInputChains1_0,
/*34860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34872*/           OPC_EmitInteger, MVT::i1, 0, 
/*34875*/           OPC_EmitInteger, MVT::i1, 0, 
/*34878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34901*/         /*SwitchType*/ 42, MVT::v2f32,// ->34945
/*34903*/           OPC_EmitMergeInputChains1_0,
/*34904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34916*/           OPC_EmitInteger, MVT::i1, 0, 
/*34919*/           OPC_EmitInteger, MVT::i1, 0, 
/*34922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34945*/         /*SwitchType*/ 42, MVT::v4f32,// ->34989
/*34947*/           OPC_EmitMergeInputChains1_0,
/*34948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34960*/           OPC_EmitInteger, MVT::i1, 0, 
/*34963*/           OPC_EmitInteger, MVT::i1, 0, 
/*34966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34989*/         0, // EndSwitchType
/*34990*/       /*Scope*/ 27|128,1/*155*/, /*->35147*/
/*34992*/         OPC_CheckChild2Type, MVT::v4f32,
/*34994*/         OPC_RecordChild3, // #2 = $rsrc
/*34995*/         OPC_CheckChild3Type, MVT::v8i32,
/*34997*/         OPC_RecordChild4, // #3 = $sampler
/*34998*/         OPC_RecordChild5, // #4 = $dmask
/*34999*/         OPC_RecordChild6, // #5 = $unorm
/*35000*/         OPC_RecordChild7, // #6 = $glc
/*35001*/         OPC_MoveChild, 8,
/*35003*/         OPC_RecordNode, // #7 = $slc
/*35004*/         OPC_MoveParent,
/*35005*/         OPC_MoveChild, 9,
/*35007*/         OPC_RecordNode, // #8 = $lwe
/*35008*/         OPC_MoveParent,
/*35009*/         OPC_MoveChild, 10,
/*35011*/         OPC_RecordNode, // #9 = $da
/*35012*/         OPC_MoveParent,
/*35013*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35058
/*35016*/           OPC_EmitMergeInputChains1_0,
/*35017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35029*/           OPC_EmitInteger, MVT::i1, 0, 
/*35032*/           OPC_EmitInteger, MVT::i1, 0, 
/*35035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35058*/         /*SwitchType*/ 42, MVT::v2f32,// ->35102
/*35060*/           OPC_EmitMergeInputChains1_0,
/*35061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35073*/           OPC_EmitInteger, MVT::i1, 0, 
/*35076*/           OPC_EmitInteger, MVT::i1, 0, 
/*35079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35102*/         /*SwitchType*/ 42, MVT::v4f32,// ->35146
/*35104*/           OPC_EmitMergeInputChains1_0,
/*35105*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35108*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35111*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35114*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35117*/           OPC_EmitInteger, MVT::i1, 0, 
/*35120*/           OPC_EmitInteger, MVT::i1, 0, 
/*35123*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35126*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35146*/         0, // EndSwitchType
/*35147*/       /*Scope*/ 27|128,1/*155*/, /*->35304*/
/*35149*/         OPC_CheckChild2Type, MVT::v8f32,
/*35151*/         OPC_RecordChild3, // #2 = $rsrc
/*35152*/         OPC_CheckChild3Type, MVT::v8i32,
/*35154*/         OPC_RecordChild4, // #3 = $sampler
/*35155*/         OPC_RecordChild5, // #4 = $dmask
/*35156*/         OPC_RecordChild6, // #5 = $unorm
/*35157*/         OPC_RecordChild7, // #6 = $glc
/*35158*/         OPC_MoveChild, 8,
/*35160*/         OPC_RecordNode, // #7 = $slc
/*35161*/         OPC_MoveParent,
/*35162*/         OPC_MoveChild, 9,
/*35164*/         OPC_RecordNode, // #8 = $lwe
/*35165*/         OPC_MoveParent,
/*35166*/         OPC_MoveChild, 10,
/*35168*/         OPC_RecordNode, // #9 = $da
/*35169*/         OPC_MoveParent,
/*35170*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35215
/*35173*/           OPC_EmitMergeInputChains1_0,
/*35174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35186*/           OPC_EmitInteger, MVT::i1, 0, 
/*35189*/           OPC_EmitInteger, MVT::i1, 0, 
/*35192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35215*/         /*SwitchType*/ 42, MVT::v2f32,// ->35259
/*35217*/           OPC_EmitMergeInputChains1_0,
/*35218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35230*/           OPC_EmitInteger, MVT::i1, 0, 
/*35233*/           OPC_EmitInteger, MVT::i1, 0, 
/*35236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35259*/         /*SwitchType*/ 42, MVT::v4f32,// ->35303
/*35261*/           OPC_EmitMergeInputChains1_0,
/*35262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35274*/           OPC_EmitInteger, MVT::i1, 0, 
/*35277*/           OPC_EmitInteger, MVT::i1, 0, 
/*35280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35303*/         0, // EndSwitchType
/*35304*/       /*Scope*/ 27|128,1/*155*/, /*->35461*/
/*35306*/         OPC_CheckChild2Type, MVT::v16f32,
/*35308*/         OPC_RecordChild3, // #2 = $rsrc
/*35309*/         OPC_CheckChild3Type, MVT::v8i32,
/*35311*/         OPC_RecordChild4, // #3 = $sampler
/*35312*/         OPC_RecordChild5, // #4 = $dmask
/*35313*/         OPC_RecordChild6, // #5 = $unorm
/*35314*/         OPC_RecordChild7, // #6 = $glc
/*35315*/         OPC_MoveChild, 8,
/*35317*/         OPC_RecordNode, // #7 = $slc
/*35318*/         OPC_MoveParent,
/*35319*/         OPC_MoveChild, 9,
/*35321*/         OPC_RecordNode, // #8 = $lwe
/*35322*/         OPC_MoveParent,
/*35323*/         OPC_MoveChild, 10,
/*35325*/         OPC_RecordNode, // #9 = $da
/*35326*/         OPC_MoveParent,
/*35327*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35372
/*35330*/           OPC_EmitMergeInputChains1_0,
/*35331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35343*/           OPC_EmitInteger, MVT::i1, 0, 
/*35346*/           OPC_EmitInteger, MVT::i1, 0, 
/*35349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35372*/         /*SwitchType*/ 42, MVT::v2f32,// ->35416
/*35374*/           OPC_EmitMergeInputChains1_0,
/*35375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35387*/           OPC_EmitInteger, MVT::i1, 0, 
/*35390*/           OPC_EmitInteger, MVT::i1, 0, 
/*35393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35416*/         /*SwitchType*/ 42, MVT::v4f32,// ->35460
/*35418*/           OPC_EmitMergeInputChains1_0,
/*35419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35431*/           OPC_EmitInteger, MVT::i1, 0, 
/*35434*/           OPC_EmitInteger, MVT::i1, 0, 
/*35437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35460*/         0, // EndSwitchType
/*35461*/       0, /*End of Scope*/
/*35462*/     /*Scope*/ 23|128,6/*791*/, /*->36255*/
/*35464*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*35467*/       OPC_RecordChild2, // #1 = $addr
/*35468*/       OPC_Scope, 27|128,1/*155*/, /*->35626*/ // 5 children in Scope
/*35471*/         OPC_CheckChild2Type, MVT::f32,
/*35473*/         OPC_RecordChild3, // #2 = $rsrc
/*35474*/         OPC_CheckChild3Type, MVT::v8i32,
/*35476*/         OPC_RecordChild4, // #3 = $sampler
/*35477*/         OPC_RecordChild5, // #4 = $dmask
/*35478*/         OPC_RecordChild6, // #5 = $unorm
/*35479*/         OPC_RecordChild7, // #6 = $glc
/*35480*/         OPC_MoveChild, 8,
/*35482*/         OPC_RecordNode, // #7 = $slc
/*35483*/         OPC_MoveParent,
/*35484*/         OPC_MoveChild, 9,
/*35486*/         OPC_RecordNode, // #8 = $lwe
/*35487*/         OPC_MoveParent,
/*35488*/         OPC_MoveChild, 10,
/*35490*/         OPC_RecordNode, // #9 = $da
/*35491*/         OPC_MoveParent,
/*35492*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35537
/*35495*/           OPC_EmitMergeInputChains1_0,
/*35496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35508*/           OPC_EmitInteger, MVT::i1, 0, 
/*35511*/           OPC_EmitInteger, MVT::i1, 0, 
/*35514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35537*/         /*SwitchType*/ 42, MVT::v2f32,// ->35581
/*35539*/           OPC_EmitMergeInputChains1_0,
/*35540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35552*/           OPC_EmitInteger, MVT::i1, 0, 
/*35555*/           OPC_EmitInteger, MVT::i1, 0, 
/*35558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35581*/         /*SwitchType*/ 42, MVT::v4f32,// ->35625
/*35583*/           OPC_EmitMergeInputChains1_0,
/*35584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35596*/           OPC_EmitInteger, MVT::i1, 0, 
/*35599*/           OPC_EmitInteger, MVT::i1, 0, 
/*35602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35625*/         0, // EndSwitchType
/*35626*/       /*Scope*/ 27|128,1/*155*/, /*->35783*/
/*35628*/         OPC_CheckChild2Type, MVT::v2f32,
/*35630*/         OPC_RecordChild3, // #2 = $rsrc
/*35631*/         OPC_CheckChild3Type, MVT::v8i32,
/*35633*/         OPC_RecordChild4, // #3 = $sampler
/*35634*/         OPC_RecordChild5, // #4 = $dmask
/*35635*/         OPC_RecordChild6, // #5 = $unorm
/*35636*/         OPC_RecordChild7, // #6 = $glc
/*35637*/         OPC_MoveChild, 8,
/*35639*/         OPC_RecordNode, // #7 = $slc
/*35640*/         OPC_MoveParent,
/*35641*/         OPC_MoveChild, 9,
/*35643*/         OPC_RecordNode, // #8 = $lwe
/*35644*/         OPC_MoveParent,
/*35645*/         OPC_MoveChild, 10,
/*35647*/         OPC_RecordNode, // #9 = $da
/*35648*/         OPC_MoveParent,
/*35649*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35694
/*35652*/           OPC_EmitMergeInputChains1_0,
/*35653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35665*/           OPC_EmitInteger, MVT::i1, 0, 
/*35668*/           OPC_EmitInteger, MVT::i1, 0, 
/*35671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35694*/         /*SwitchType*/ 42, MVT::v2f32,// ->35738
/*35696*/           OPC_EmitMergeInputChains1_0,
/*35697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35709*/           OPC_EmitInteger, MVT::i1, 0, 
/*35712*/           OPC_EmitInteger, MVT::i1, 0, 
/*35715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35738*/         /*SwitchType*/ 42, MVT::v4f32,// ->35782
/*35740*/           OPC_EmitMergeInputChains1_0,
/*35741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35753*/           OPC_EmitInteger, MVT::i1, 0, 
/*35756*/           OPC_EmitInteger, MVT::i1, 0, 
/*35759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35782*/         0, // EndSwitchType
/*35783*/       /*Scope*/ 27|128,1/*155*/, /*->35940*/
/*35785*/         OPC_CheckChild2Type, MVT::v4f32,
/*35787*/         OPC_RecordChild3, // #2 = $rsrc
/*35788*/         OPC_CheckChild3Type, MVT::v8i32,
/*35790*/         OPC_RecordChild4, // #3 = $sampler
/*35791*/         OPC_RecordChild5, // #4 = $dmask
/*35792*/         OPC_RecordChild6, // #5 = $unorm
/*35793*/         OPC_RecordChild7, // #6 = $glc
/*35794*/         OPC_MoveChild, 8,
/*35796*/         OPC_RecordNode, // #7 = $slc
/*35797*/         OPC_MoveParent,
/*35798*/         OPC_MoveChild, 9,
/*35800*/         OPC_RecordNode, // #8 = $lwe
/*35801*/         OPC_MoveParent,
/*35802*/         OPC_MoveChild, 10,
/*35804*/         OPC_RecordNode, // #9 = $da
/*35805*/         OPC_MoveParent,
/*35806*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35851
/*35809*/           OPC_EmitMergeInputChains1_0,
/*35810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35822*/           OPC_EmitInteger, MVT::i1, 0, 
/*35825*/           OPC_EmitInteger, MVT::i1, 0, 
/*35828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35851*/         /*SwitchType*/ 42, MVT::v2f32,// ->35895
/*35853*/           OPC_EmitMergeInputChains1_0,
/*35854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35866*/           OPC_EmitInteger, MVT::i1, 0, 
/*35869*/           OPC_EmitInteger, MVT::i1, 0, 
/*35872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35895*/         /*SwitchType*/ 42, MVT::v4f32,// ->35939
/*35897*/           OPC_EmitMergeInputChains1_0,
/*35898*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35901*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35910*/           OPC_EmitInteger, MVT::i1, 0, 
/*35913*/           OPC_EmitInteger, MVT::i1, 0, 
/*35916*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35919*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35939*/         0, // EndSwitchType
/*35940*/       /*Scope*/ 27|128,1/*155*/, /*->36097*/
/*35942*/         OPC_CheckChild2Type, MVT::v8f32,
/*35944*/         OPC_RecordChild3, // #2 = $rsrc
/*35945*/         OPC_CheckChild3Type, MVT::v8i32,
/*35947*/         OPC_RecordChild4, // #3 = $sampler
/*35948*/         OPC_RecordChild5, // #4 = $dmask
/*35949*/         OPC_RecordChild6, // #5 = $unorm
/*35950*/         OPC_RecordChild7, // #6 = $glc
/*35951*/         OPC_MoveChild, 8,
/*35953*/         OPC_RecordNode, // #7 = $slc
/*35954*/         OPC_MoveParent,
/*35955*/         OPC_MoveChild, 9,
/*35957*/         OPC_RecordNode, // #8 = $lwe
/*35958*/         OPC_MoveParent,
/*35959*/         OPC_MoveChild, 10,
/*35961*/         OPC_RecordNode, // #9 = $da
/*35962*/         OPC_MoveParent,
/*35963*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36008
/*35966*/           OPC_EmitMergeInputChains1_0,
/*35967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35979*/           OPC_EmitInteger, MVT::i1, 0, 
/*35982*/           OPC_EmitInteger, MVT::i1, 0, 
/*35985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36008*/         /*SwitchType*/ 42, MVT::v2f32,// ->36052
/*36010*/           OPC_EmitMergeInputChains1_0,
/*36011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36023*/           OPC_EmitInteger, MVT::i1, 0, 
/*36026*/           OPC_EmitInteger, MVT::i1, 0, 
/*36029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36052*/         /*SwitchType*/ 42, MVT::v4f32,// ->36096
/*36054*/           OPC_EmitMergeInputChains1_0,
/*36055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36067*/           OPC_EmitInteger, MVT::i1, 0, 
/*36070*/           OPC_EmitInteger, MVT::i1, 0, 
/*36073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36096*/         0, // EndSwitchType
/*36097*/       /*Scope*/ 27|128,1/*155*/, /*->36254*/
/*36099*/         OPC_CheckChild2Type, MVT::v16f32,
/*36101*/         OPC_RecordChild3, // #2 = $rsrc
/*36102*/         OPC_CheckChild3Type, MVT::v8i32,
/*36104*/         OPC_RecordChild4, // #3 = $sampler
/*36105*/         OPC_RecordChild5, // #4 = $dmask
/*36106*/         OPC_RecordChild6, // #5 = $unorm
/*36107*/         OPC_RecordChild7, // #6 = $glc
/*36108*/         OPC_MoveChild, 8,
/*36110*/         OPC_RecordNode, // #7 = $slc
/*36111*/         OPC_MoveParent,
/*36112*/         OPC_MoveChild, 9,
/*36114*/         OPC_RecordNode, // #8 = $lwe
/*36115*/         OPC_MoveParent,
/*36116*/         OPC_MoveChild, 10,
/*36118*/         OPC_RecordNode, // #9 = $da
/*36119*/         OPC_MoveParent,
/*36120*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36165
/*36123*/           OPC_EmitMergeInputChains1_0,
/*36124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36136*/           OPC_EmitInteger, MVT::i1, 0, 
/*36139*/           OPC_EmitInteger, MVT::i1, 0, 
/*36142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36165*/         /*SwitchType*/ 42, MVT::v2f32,// ->36209
/*36167*/           OPC_EmitMergeInputChains1_0,
/*36168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36180*/           OPC_EmitInteger, MVT::i1, 0, 
/*36183*/           OPC_EmitInteger, MVT::i1, 0, 
/*36186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36209*/         /*SwitchType*/ 42, MVT::v4f32,// ->36253
/*36211*/           OPC_EmitMergeInputChains1_0,
/*36212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36224*/           OPC_EmitInteger, MVT::i1, 0, 
/*36227*/           OPC_EmitInteger, MVT::i1, 0, 
/*36230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36253*/         0, // EndSwitchType
/*36254*/       0, /*End of Scope*/
/*36255*/     /*Scope*/ 23|128,6/*791*/, /*->37048*/
/*36257*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*36260*/       OPC_RecordChild2, // #1 = $addr
/*36261*/       OPC_Scope, 27|128,1/*155*/, /*->36419*/ // 5 children in Scope
/*36264*/         OPC_CheckChild2Type, MVT::f32,
/*36266*/         OPC_RecordChild3, // #2 = $rsrc
/*36267*/         OPC_CheckChild3Type, MVT::v8i32,
/*36269*/         OPC_RecordChild4, // #3 = $sampler
/*36270*/         OPC_RecordChild5, // #4 = $dmask
/*36271*/         OPC_RecordChild6, // #5 = $unorm
/*36272*/         OPC_RecordChild7, // #6 = $glc
/*36273*/         OPC_MoveChild, 8,
/*36275*/         OPC_RecordNode, // #7 = $slc
/*36276*/         OPC_MoveParent,
/*36277*/         OPC_MoveChild, 9,
/*36279*/         OPC_RecordNode, // #8 = $lwe
/*36280*/         OPC_MoveParent,
/*36281*/         OPC_MoveChild, 10,
/*36283*/         OPC_RecordNode, // #9 = $da
/*36284*/         OPC_MoveParent,
/*36285*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36330
/*36288*/           OPC_EmitMergeInputChains1_0,
/*36289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36301*/           OPC_EmitInteger, MVT::i1, 0, 
/*36304*/           OPC_EmitInteger, MVT::i1, 0, 
/*36307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36330*/         /*SwitchType*/ 42, MVT::v2f32,// ->36374
/*36332*/           OPC_EmitMergeInputChains1_0,
/*36333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36345*/           OPC_EmitInteger, MVT::i1, 0, 
/*36348*/           OPC_EmitInteger, MVT::i1, 0, 
/*36351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36374*/         /*SwitchType*/ 42, MVT::v4f32,// ->36418
/*36376*/           OPC_EmitMergeInputChains1_0,
/*36377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36389*/           OPC_EmitInteger, MVT::i1, 0, 
/*36392*/           OPC_EmitInteger, MVT::i1, 0, 
/*36395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36418*/         0, // EndSwitchType
/*36419*/       /*Scope*/ 27|128,1/*155*/, /*->36576*/
/*36421*/         OPC_CheckChild2Type, MVT::v2f32,
/*36423*/         OPC_RecordChild3, // #2 = $rsrc
/*36424*/         OPC_CheckChild3Type, MVT::v8i32,
/*36426*/         OPC_RecordChild4, // #3 = $sampler
/*36427*/         OPC_RecordChild5, // #4 = $dmask
/*36428*/         OPC_RecordChild6, // #5 = $unorm
/*36429*/         OPC_RecordChild7, // #6 = $glc
/*36430*/         OPC_MoveChild, 8,
/*36432*/         OPC_RecordNode, // #7 = $slc
/*36433*/         OPC_MoveParent,
/*36434*/         OPC_MoveChild, 9,
/*36436*/         OPC_RecordNode, // #8 = $lwe
/*36437*/         OPC_MoveParent,
/*36438*/         OPC_MoveChild, 10,
/*36440*/         OPC_RecordNode, // #9 = $da
/*36441*/         OPC_MoveParent,
/*36442*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36487
/*36445*/           OPC_EmitMergeInputChains1_0,
/*36446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36458*/           OPC_EmitInteger, MVT::i1, 0, 
/*36461*/           OPC_EmitInteger, MVT::i1, 0, 
/*36464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36487*/         /*SwitchType*/ 42, MVT::v2f32,// ->36531
/*36489*/           OPC_EmitMergeInputChains1_0,
/*36490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36502*/           OPC_EmitInteger, MVT::i1, 0, 
/*36505*/           OPC_EmitInteger, MVT::i1, 0, 
/*36508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36531*/         /*SwitchType*/ 42, MVT::v4f32,// ->36575
/*36533*/           OPC_EmitMergeInputChains1_0,
/*36534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36546*/           OPC_EmitInteger, MVT::i1, 0, 
/*36549*/           OPC_EmitInteger, MVT::i1, 0, 
/*36552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36575*/         0, // EndSwitchType
/*36576*/       /*Scope*/ 27|128,1/*155*/, /*->36733*/
/*36578*/         OPC_CheckChild2Type, MVT::v4f32,
/*36580*/         OPC_RecordChild3, // #2 = $rsrc
/*36581*/         OPC_CheckChild3Type, MVT::v8i32,
/*36583*/         OPC_RecordChild4, // #3 = $sampler
/*36584*/         OPC_RecordChild5, // #4 = $dmask
/*36585*/         OPC_RecordChild6, // #5 = $unorm
/*36586*/         OPC_RecordChild7, // #6 = $glc
/*36587*/         OPC_MoveChild, 8,
/*36589*/         OPC_RecordNode, // #7 = $slc
/*36590*/         OPC_MoveParent,
/*36591*/         OPC_MoveChild, 9,
/*36593*/         OPC_RecordNode, // #8 = $lwe
/*36594*/         OPC_MoveParent,
/*36595*/         OPC_MoveChild, 10,
/*36597*/         OPC_RecordNode, // #9 = $da
/*36598*/         OPC_MoveParent,
/*36599*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36644
/*36602*/           OPC_EmitMergeInputChains1_0,
/*36603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36615*/           OPC_EmitInteger, MVT::i1, 0, 
/*36618*/           OPC_EmitInteger, MVT::i1, 0, 
/*36621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36644*/         /*SwitchType*/ 42, MVT::v2f32,// ->36688
/*36646*/           OPC_EmitMergeInputChains1_0,
/*36647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36659*/           OPC_EmitInteger, MVT::i1, 0, 
/*36662*/           OPC_EmitInteger, MVT::i1, 0, 
/*36665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36688*/         /*SwitchType*/ 42, MVT::v4f32,// ->36732
/*36690*/           OPC_EmitMergeInputChains1_0,
/*36691*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36697*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36700*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36703*/           OPC_EmitInteger, MVT::i1, 0, 
/*36706*/           OPC_EmitInteger, MVT::i1, 0, 
/*36709*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36712*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36732*/         0, // EndSwitchType
/*36733*/       /*Scope*/ 27|128,1/*155*/, /*->36890*/
/*36735*/         OPC_CheckChild2Type, MVT::v8f32,
/*36737*/         OPC_RecordChild3, // #2 = $rsrc
/*36738*/         OPC_CheckChild3Type, MVT::v8i32,
/*36740*/         OPC_RecordChild4, // #3 = $sampler
/*36741*/         OPC_RecordChild5, // #4 = $dmask
/*36742*/         OPC_RecordChild6, // #5 = $unorm
/*36743*/         OPC_RecordChild7, // #6 = $glc
/*36744*/         OPC_MoveChild, 8,
/*36746*/         OPC_RecordNode, // #7 = $slc
/*36747*/         OPC_MoveParent,
/*36748*/         OPC_MoveChild, 9,
/*36750*/         OPC_RecordNode, // #8 = $lwe
/*36751*/         OPC_MoveParent,
/*36752*/         OPC_MoveChild, 10,
/*36754*/         OPC_RecordNode, // #9 = $da
/*36755*/         OPC_MoveParent,
/*36756*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36801
/*36759*/           OPC_EmitMergeInputChains1_0,
/*36760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36772*/           OPC_EmitInteger, MVT::i1, 0, 
/*36775*/           OPC_EmitInteger, MVT::i1, 0, 
/*36778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36801*/         /*SwitchType*/ 42, MVT::v2f32,// ->36845
/*36803*/           OPC_EmitMergeInputChains1_0,
/*36804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36816*/           OPC_EmitInteger, MVT::i1, 0, 
/*36819*/           OPC_EmitInteger, MVT::i1, 0, 
/*36822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36845*/         /*SwitchType*/ 42, MVT::v4f32,// ->36889
/*36847*/           OPC_EmitMergeInputChains1_0,
/*36848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36860*/           OPC_EmitInteger, MVT::i1, 0, 
/*36863*/           OPC_EmitInteger, MVT::i1, 0, 
/*36866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36889*/         0, // EndSwitchType
/*36890*/       /*Scope*/ 27|128,1/*155*/, /*->37047*/
/*36892*/         OPC_CheckChild2Type, MVT::v16f32,
/*36894*/         OPC_RecordChild3, // #2 = $rsrc
/*36895*/         OPC_CheckChild3Type, MVT::v8i32,
/*36897*/         OPC_RecordChild4, // #3 = $sampler
/*36898*/         OPC_RecordChild5, // #4 = $dmask
/*36899*/         OPC_RecordChild6, // #5 = $unorm
/*36900*/         OPC_RecordChild7, // #6 = $glc
/*36901*/         OPC_MoveChild, 8,
/*36903*/         OPC_RecordNode, // #7 = $slc
/*36904*/         OPC_MoveParent,
/*36905*/         OPC_MoveChild, 9,
/*36907*/         OPC_RecordNode, // #8 = $lwe
/*36908*/         OPC_MoveParent,
/*36909*/         OPC_MoveChild, 10,
/*36911*/         OPC_RecordNode, // #9 = $da
/*36912*/         OPC_MoveParent,
/*36913*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36958
/*36916*/           OPC_EmitMergeInputChains1_0,
/*36917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36929*/           OPC_EmitInteger, MVT::i1, 0, 
/*36932*/           OPC_EmitInteger, MVT::i1, 0, 
/*36935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36958*/         /*SwitchType*/ 42, MVT::v2f32,// ->37002
/*36960*/           OPC_EmitMergeInputChains1_0,
/*36961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36973*/           OPC_EmitInteger, MVT::i1, 0, 
/*36976*/           OPC_EmitInteger, MVT::i1, 0, 
/*36979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37002*/         /*SwitchType*/ 42, MVT::v4f32,// ->37046
/*37004*/           OPC_EmitMergeInputChains1_0,
/*37005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37017*/           OPC_EmitInteger, MVT::i1, 0, 
/*37020*/           OPC_EmitInteger, MVT::i1, 0, 
/*37023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37046*/         0, // EndSwitchType
/*37047*/       0, /*End of Scope*/
/*37048*/     /*Scope*/ 23|128,6/*791*/, /*->37841*/
/*37050*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*37053*/       OPC_RecordChild2, // #1 = $addr
/*37054*/       OPC_Scope, 27|128,1/*155*/, /*->37212*/ // 5 children in Scope
/*37057*/         OPC_CheckChild2Type, MVT::f32,
/*37059*/         OPC_RecordChild3, // #2 = $rsrc
/*37060*/         OPC_CheckChild3Type, MVT::v8i32,
/*37062*/         OPC_RecordChild4, // #3 = $sampler
/*37063*/         OPC_RecordChild5, // #4 = $dmask
/*37064*/         OPC_RecordChild6, // #5 = $unorm
/*37065*/         OPC_RecordChild7, // #6 = $glc
/*37066*/         OPC_MoveChild, 8,
/*37068*/         OPC_RecordNode, // #7 = $slc
/*37069*/         OPC_MoveParent,
/*37070*/         OPC_MoveChild, 9,
/*37072*/         OPC_RecordNode, // #8 = $lwe
/*37073*/         OPC_MoveParent,
/*37074*/         OPC_MoveChild, 10,
/*37076*/         OPC_RecordNode, // #9 = $da
/*37077*/         OPC_MoveParent,
/*37078*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37123
/*37081*/           OPC_EmitMergeInputChains1_0,
/*37082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37094*/           OPC_EmitInteger, MVT::i1, 0, 
/*37097*/           OPC_EmitInteger, MVT::i1, 0, 
/*37100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37123*/         /*SwitchType*/ 42, MVT::v2f32,// ->37167
/*37125*/           OPC_EmitMergeInputChains1_0,
/*37126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37138*/           OPC_EmitInteger, MVT::i1, 0, 
/*37141*/           OPC_EmitInteger, MVT::i1, 0, 
/*37144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37167*/         /*SwitchType*/ 42, MVT::v4f32,// ->37211
/*37169*/           OPC_EmitMergeInputChains1_0,
/*37170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37182*/           OPC_EmitInteger, MVT::i1, 0, 
/*37185*/           OPC_EmitInteger, MVT::i1, 0, 
/*37188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37211*/         0, // EndSwitchType
/*37212*/       /*Scope*/ 27|128,1/*155*/, /*->37369*/
/*37214*/         OPC_CheckChild2Type, MVT::v2f32,
/*37216*/         OPC_RecordChild3, // #2 = $rsrc
/*37217*/         OPC_CheckChild3Type, MVT::v8i32,
/*37219*/         OPC_RecordChild4, // #3 = $sampler
/*37220*/         OPC_RecordChild5, // #4 = $dmask
/*37221*/         OPC_RecordChild6, // #5 = $unorm
/*37222*/         OPC_RecordChild7, // #6 = $glc
/*37223*/         OPC_MoveChild, 8,
/*37225*/         OPC_RecordNode, // #7 = $slc
/*37226*/         OPC_MoveParent,
/*37227*/         OPC_MoveChild, 9,
/*37229*/         OPC_RecordNode, // #8 = $lwe
/*37230*/         OPC_MoveParent,
/*37231*/         OPC_MoveChild, 10,
/*37233*/         OPC_RecordNode, // #9 = $da
/*37234*/         OPC_MoveParent,
/*37235*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37280
/*37238*/           OPC_EmitMergeInputChains1_0,
/*37239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37251*/           OPC_EmitInteger, MVT::i1, 0, 
/*37254*/           OPC_EmitInteger, MVT::i1, 0, 
/*37257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37280*/         /*SwitchType*/ 42, MVT::v2f32,// ->37324
/*37282*/           OPC_EmitMergeInputChains1_0,
/*37283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37295*/           OPC_EmitInteger, MVT::i1, 0, 
/*37298*/           OPC_EmitInteger, MVT::i1, 0, 
/*37301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37324*/         /*SwitchType*/ 42, MVT::v4f32,// ->37368
/*37326*/           OPC_EmitMergeInputChains1_0,
/*37327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37339*/           OPC_EmitInteger, MVT::i1, 0, 
/*37342*/           OPC_EmitInteger, MVT::i1, 0, 
/*37345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37368*/         0, // EndSwitchType
/*37369*/       /*Scope*/ 27|128,1/*155*/, /*->37526*/
/*37371*/         OPC_CheckChild2Type, MVT::v4f32,
/*37373*/         OPC_RecordChild3, // #2 = $rsrc
/*37374*/         OPC_CheckChild3Type, MVT::v8i32,
/*37376*/         OPC_RecordChild4, // #3 = $sampler
/*37377*/         OPC_RecordChild5, // #4 = $dmask
/*37378*/         OPC_RecordChild6, // #5 = $unorm
/*37379*/         OPC_RecordChild7, // #6 = $glc
/*37380*/         OPC_MoveChild, 8,
/*37382*/         OPC_RecordNode, // #7 = $slc
/*37383*/         OPC_MoveParent,
/*37384*/         OPC_MoveChild, 9,
/*37386*/         OPC_RecordNode, // #8 = $lwe
/*37387*/         OPC_MoveParent,
/*37388*/         OPC_MoveChild, 10,
/*37390*/         OPC_RecordNode, // #9 = $da
/*37391*/         OPC_MoveParent,
/*37392*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37437
/*37395*/           OPC_EmitMergeInputChains1_0,
/*37396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37408*/           OPC_EmitInteger, MVT::i1, 0, 
/*37411*/           OPC_EmitInteger, MVT::i1, 0, 
/*37414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37437*/         /*SwitchType*/ 42, MVT::v2f32,// ->37481
/*37439*/           OPC_EmitMergeInputChains1_0,
/*37440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37452*/           OPC_EmitInteger, MVT::i1, 0, 
/*37455*/           OPC_EmitInteger, MVT::i1, 0, 
/*37458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37481*/         /*SwitchType*/ 42, MVT::v4f32,// ->37525
/*37483*/           OPC_EmitMergeInputChains1_0,
/*37484*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37487*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37490*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37493*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37496*/           OPC_EmitInteger, MVT::i1, 0, 
/*37499*/           OPC_EmitInteger, MVT::i1, 0, 
/*37502*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37505*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37525*/         0, // EndSwitchType
/*37526*/       /*Scope*/ 27|128,1/*155*/, /*->37683*/
/*37528*/         OPC_CheckChild2Type, MVT::v8f32,
/*37530*/         OPC_RecordChild3, // #2 = $rsrc
/*37531*/         OPC_CheckChild3Type, MVT::v8i32,
/*37533*/         OPC_RecordChild4, // #3 = $sampler
/*37534*/         OPC_RecordChild5, // #4 = $dmask
/*37535*/         OPC_RecordChild6, // #5 = $unorm
/*37536*/         OPC_RecordChild7, // #6 = $glc
/*37537*/         OPC_MoveChild, 8,
/*37539*/         OPC_RecordNode, // #7 = $slc
/*37540*/         OPC_MoveParent,
/*37541*/         OPC_MoveChild, 9,
/*37543*/         OPC_RecordNode, // #8 = $lwe
/*37544*/         OPC_MoveParent,
/*37545*/         OPC_MoveChild, 10,
/*37547*/         OPC_RecordNode, // #9 = $da
/*37548*/         OPC_MoveParent,
/*37549*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37594
/*37552*/           OPC_EmitMergeInputChains1_0,
/*37553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37565*/           OPC_EmitInteger, MVT::i1, 0, 
/*37568*/           OPC_EmitInteger, MVT::i1, 0, 
/*37571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37594*/         /*SwitchType*/ 42, MVT::v2f32,// ->37638
/*37596*/           OPC_EmitMergeInputChains1_0,
/*37597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37609*/           OPC_EmitInteger, MVT::i1, 0, 
/*37612*/           OPC_EmitInteger, MVT::i1, 0, 
/*37615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37638*/         /*SwitchType*/ 42, MVT::v4f32,// ->37682
/*37640*/           OPC_EmitMergeInputChains1_0,
/*37641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37653*/           OPC_EmitInteger, MVT::i1, 0, 
/*37656*/           OPC_EmitInteger, MVT::i1, 0, 
/*37659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37682*/         0, // EndSwitchType
/*37683*/       /*Scope*/ 27|128,1/*155*/, /*->37840*/
/*37685*/         OPC_CheckChild2Type, MVT::v16f32,
/*37687*/         OPC_RecordChild3, // #2 = $rsrc
/*37688*/         OPC_CheckChild3Type, MVT::v8i32,
/*37690*/         OPC_RecordChild4, // #3 = $sampler
/*37691*/         OPC_RecordChild5, // #4 = $dmask
/*37692*/         OPC_RecordChild6, // #5 = $unorm
/*37693*/         OPC_RecordChild7, // #6 = $glc
/*37694*/         OPC_MoveChild, 8,
/*37696*/         OPC_RecordNode, // #7 = $slc
/*37697*/         OPC_MoveParent,
/*37698*/         OPC_MoveChild, 9,
/*37700*/         OPC_RecordNode, // #8 = $lwe
/*37701*/         OPC_MoveParent,
/*37702*/         OPC_MoveChild, 10,
/*37704*/         OPC_RecordNode, // #9 = $da
/*37705*/         OPC_MoveParent,
/*37706*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37751
/*37709*/           OPC_EmitMergeInputChains1_0,
/*37710*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37713*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37716*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37722*/           OPC_EmitInteger, MVT::i1, 0, 
/*37725*/           OPC_EmitInteger, MVT::i1, 0, 
/*37728*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37731*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37751*/         /*SwitchType*/ 42, MVT::v2f32,// ->37795
/*37753*/           OPC_EmitMergeInputChains1_0,
/*37754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37766*/           OPC_EmitInteger, MVT::i1, 0, 
/*37769*/           OPC_EmitInteger, MVT::i1, 0, 
/*37772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37795*/         /*SwitchType*/ 42, MVT::v4f32,// ->37839
/*37797*/           OPC_EmitMergeInputChains1_0,
/*37798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37810*/           OPC_EmitInteger, MVT::i1, 0, 
/*37813*/           OPC_EmitInteger, MVT::i1, 0, 
/*37816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37839*/         0, // EndSwitchType
/*37840*/       0, /*End of Scope*/
/*37841*/     /*Scope*/ 23|128,6/*791*/, /*->38634*/
/*37843*/       OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*37846*/       OPC_RecordChild2, // #1 = $addr
/*37847*/       OPC_Scope, 27|128,1/*155*/, /*->38005*/ // 5 children in Scope
/*37850*/         OPC_CheckChild2Type, MVT::f32,
/*37852*/         OPC_RecordChild3, // #2 = $rsrc
/*37853*/         OPC_CheckChild3Type, MVT::v8i32,
/*37855*/         OPC_RecordChild4, // #3 = $sampler
/*37856*/         OPC_RecordChild5, // #4 = $dmask
/*37857*/         OPC_RecordChild6, // #5 = $unorm
/*37858*/         OPC_RecordChild7, // #6 = $glc
/*37859*/         OPC_MoveChild, 8,
/*37861*/         OPC_RecordNode, // #7 = $slc
/*37862*/         OPC_MoveParent,
/*37863*/         OPC_MoveChild, 9,
/*37865*/         OPC_RecordNode, // #8 = $lwe
/*37866*/         OPC_MoveParent,
/*37867*/         OPC_MoveChild, 10,
/*37869*/         OPC_RecordNode, // #9 = $da
/*37870*/         OPC_MoveParent,
/*37871*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37916
/*37874*/           OPC_EmitMergeInputChains1_0,
/*37875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37887*/           OPC_EmitInteger, MVT::i1, 0, 
/*37890*/           OPC_EmitInteger, MVT::i1, 0, 
/*37893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37916*/         /*SwitchType*/ 42, MVT::v2f32,// ->37960
/*37918*/           OPC_EmitMergeInputChains1_0,
/*37919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37931*/           OPC_EmitInteger, MVT::i1, 0, 
/*37934*/           OPC_EmitInteger, MVT::i1, 0, 
/*37937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37960*/         /*SwitchType*/ 42, MVT::v4f32,// ->38004
/*37962*/           OPC_EmitMergeInputChains1_0,
/*37963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37975*/           OPC_EmitInteger, MVT::i1, 0, 
/*37978*/           OPC_EmitInteger, MVT::i1, 0, 
/*37981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38004*/         0, // EndSwitchType
/*38005*/       /*Scope*/ 27|128,1/*155*/, /*->38162*/
/*38007*/         OPC_CheckChild2Type, MVT::v2f32,
/*38009*/         OPC_RecordChild3, // #2 = $rsrc
/*38010*/         OPC_CheckChild3Type, MVT::v8i32,
/*38012*/         OPC_RecordChild4, // #3 = $sampler
/*38013*/         OPC_RecordChild5, // #4 = $dmask
/*38014*/         OPC_RecordChild6, // #5 = $unorm
/*38015*/         OPC_RecordChild7, // #6 = $glc
/*38016*/         OPC_MoveChild, 8,
/*38018*/         OPC_RecordNode, // #7 = $slc
/*38019*/         OPC_MoveParent,
/*38020*/         OPC_MoveChild, 9,
/*38022*/         OPC_RecordNode, // #8 = $lwe
/*38023*/         OPC_MoveParent,
/*38024*/         OPC_MoveChild, 10,
/*38026*/         OPC_RecordNode, // #9 = $da
/*38027*/         OPC_MoveParent,
/*38028*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38073
/*38031*/           OPC_EmitMergeInputChains1_0,
/*38032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38044*/           OPC_EmitInteger, MVT::i1, 0, 
/*38047*/           OPC_EmitInteger, MVT::i1, 0, 
/*38050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38073*/         /*SwitchType*/ 42, MVT::v2f32,// ->38117
/*38075*/           OPC_EmitMergeInputChains1_0,
/*38076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38088*/           OPC_EmitInteger, MVT::i1, 0, 
/*38091*/           OPC_EmitInteger, MVT::i1, 0, 
/*38094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38117*/         /*SwitchType*/ 42, MVT::v4f32,// ->38161
/*38119*/           OPC_EmitMergeInputChains1_0,
/*38120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38132*/           OPC_EmitInteger, MVT::i1, 0, 
/*38135*/           OPC_EmitInteger, MVT::i1, 0, 
/*38138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38161*/         0, // EndSwitchType
/*38162*/       /*Scope*/ 27|128,1/*155*/, /*->38319*/
/*38164*/         OPC_CheckChild2Type, MVT::v4f32,
/*38166*/         OPC_RecordChild3, // #2 = $rsrc
/*38167*/         OPC_CheckChild3Type, MVT::v8i32,
/*38169*/         OPC_RecordChild4, // #3 = $sampler
/*38170*/         OPC_RecordChild5, // #4 = $dmask
/*38171*/         OPC_RecordChild6, // #5 = $unorm
/*38172*/         OPC_RecordChild7, // #6 = $glc
/*38173*/         OPC_MoveChild, 8,
/*38175*/         OPC_RecordNode, // #7 = $slc
/*38176*/         OPC_MoveParent,
/*38177*/         OPC_MoveChild, 9,
/*38179*/         OPC_RecordNode, // #8 = $lwe
/*38180*/         OPC_MoveParent,
/*38181*/         OPC_MoveChild, 10,
/*38183*/         OPC_RecordNode, // #9 = $da
/*38184*/         OPC_MoveParent,
/*38185*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38230
/*38188*/           OPC_EmitMergeInputChains1_0,
/*38189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38201*/           OPC_EmitInteger, MVT::i1, 0, 
/*38204*/           OPC_EmitInteger, MVT::i1, 0, 
/*38207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38230*/         /*SwitchType*/ 42, MVT::v2f32,// ->38274
/*38232*/           OPC_EmitMergeInputChains1_0,
/*38233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38245*/           OPC_EmitInteger, MVT::i1, 0, 
/*38248*/           OPC_EmitInteger, MVT::i1, 0, 
/*38251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38274*/         /*SwitchType*/ 42, MVT::v4f32,// ->38318
/*38276*/           OPC_EmitMergeInputChains1_0,
/*38277*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38280*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38283*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38286*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38289*/           OPC_EmitInteger, MVT::i1, 0, 
/*38292*/           OPC_EmitInteger, MVT::i1, 0, 
/*38295*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38298*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38318*/         0, // EndSwitchType
/*38319*/       /*Scope*/ 27|128,1/*155*/, /*->38476*/
/*38321*/         OPC_CheckChild2Type, MVT::v8f32,
/*38323*/         OPC_RecordChild3, // #2 = $rsrc
/*38324*/         OPC_CheckChild3Type, MVT::v8i32,
/*38326*/         OPC_RecordChild4, // #3 = $sampler
/*38327*/         OPC_RecordChild5, // #4 = $dmask
/*38328*/         OPC_RecordChild6, // #5 = $unorm
/*38329*/         OPC_RecordChild7, // #6 = $glc
/*38330*/         OPC_MoveChild, 8,
/*38332*/         OPC_RecordNode, // #7 = $slc
/*38333*/         OPC_MoveParent,
/*38334*/         OPC_MoveChild, 9,
/*38336*/         OPC_RecordNode, // #8 = $lwe
/*38337*/         OPC_MoveParent,
/*38338*/         OPC_MoveChild, 10,
/*38340*/         OPC_RecordNode, // #9 = $da
/*38341*/         OPC_MoveParent,
/*38342*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38387
/*38345*/           OPC_EmitMergeInputChains1_0,
/*38346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38358*/           OPC_EmitInteger, MVT::i1, 0, 
/*38361*/           OPC_EmitInteger, MVT::i1, 0, 
/*38364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38387*/         /*SwitchType*/ 42, MVT::v2f32,// ->38431
/*38389*/           OPC_EmitMergeInputChains1_0,
/*38390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38402*/           OPC_EmitInteger, MVT::i1, 0, 
/*38405*/           OPC_EmitInteger, MVT::i1, 0, 
/*38408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38431*/         /*SwitchType*/ 42, MVT::v4f32,// ->38475
/*38433*/           OPC_EmitMergeInputChains1_0,
/*38434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38446*/           OPC_EmitInteger, MVT::i1, 0, 
/*38449*/           OPC_EmitInteger, MVT::i1, 0, 
/*38452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38475*/         0, // EndSwitchType
/*38476*/       /*Scope*/ 27|128,1/*155*/, /*->38633*/
/*38478*/         OPC_CheckChild2Type, MVT::v16f32,
/*38480*/         OPC_RecordChild3, // #2 = $rsrc
/*38481*/         OPC_CheckChild3Type, MVT::v8i32,
/*38483*/         OPC_RecordChild4, // #3 = $sampler
/*38484*/         OPC_RecordChild5, // #4 = $dmask
/*38485*/         OPC_RecordChild6, // #5 = $unorm
/*38486*/         OPC_RecordChild7, // #6 = $glc
/*38487*/         OPC_MoveChild, 8,
/*38489*/         OPC_RecordNode, // #7 = $slc
/*38490*/         OPC_MoveParent,
/*38491*/         OPC_MoveChild, 9,
/*38493*/         OPC_RecordNode, // #8 = $lwe
/*38494*/         OPC_MoveParent,
/*38495*/         OPC_MoveChild, 10,
/*38497*/         OPC_RecordNode, // #9 = $da
/*38498*/         OPC_MoveParent,
/*38499*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38544
/*38502*/           OPC_EmitMergeInputChains1_0,
/*38503*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38506*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38515*/           OPC_EmitInteger, MVT::i1, 0, 
/*38518*/           OPC_EmitInteger, MVT::i1, 0, 
/*38521*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38524*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38544*/         /*SwitchType*/ 42, MVT::v2f32,// ->38588
/*38546*/           OPC_EmitMergeInputChains1_0,
/*38547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38559*/           OPC_EmitInteger, MVT::i1, 0, 
/*38562*/           OPC_EmitInteger, MVT::i1, 0, 
/*38565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38588*/         /*SwitchType*/ 42, MVT::v4f32,// ->38632
/*38590*/           OPC_EmitMergeInputChains1_0,
/*38591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38603*/           OPC_EmitInteger, MVT::i1, 0, 
/*38606*/           OPC_EmitInteger, MVT::i1, 0, 
/*38609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38632*/         0, // EndSwitchType
/*38633*/       0, /*End of Scope*/
/*38634*/     /*Scope*/ 23|128,6/*791*/, /*->39427*/
/*38636*/       OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*38639*/       OPC_RecordChild2, // #1 = $addr
/*38640*/       OPC_Scope, 27|128,1/*155*/, /*->38798*/ // 5 children in Scope
/*38643*/         OPC_CheckChild2Type, MVT::f32,
/*38645*/         OPC_RecordChild3, // #2 = $rsrc
/*38646*/         OPC_CheckChild3Type, MVT::v8i32,
/*38648*/         OPC_RecordChild4, // #3 = $sampler
/*38649*/         OPC_RecordChild5, // #4 = $dmask
/*38650*/         OPC_RecordChild6, // #5 = $unorm
/*38651*/         OPC_RecordChild7, // #6 = $glc
/*38652*/         OPC_MoveChild, 8,
/*38654*/         OPC_RecordNode, // #7 = $slc
/*38655*/         OPC_MoveParent,
/*38656*/         OPC_MoveChild, 9,
/*38658*/         OPC_RecordNode, // #8 = $lwe
/*38659*/         OPC_MoveParent,
/*38660*/         OPC_MoveChild, 10,
/*38662*/         OPC_RecordNode, // #9 = $da
/*38663*/         OPC_MoveParent,
/*38664*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38709
/*38667*/           OPC_EmitMergeInputChains1_0,
/*38668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38680*/           OPC_EmitInteger, MVT::i1, 0, 
/*38683*/           OPC_EmitInteger, MVT::i1, 0, 
/*38686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38709*/         /*SwitchType*/ 42, MVT::v2f32,// ->38753
/*38711*/           OPC_EmitMergeInputChains1_0,
/*38712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38724*/           OPC_EmitInteger, MVT::i1, 0, 
/*38727*/           OPC_EmitInteger, MVT::i1, 0, 
/*38730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38753*/         /*SwitchType*/ 42, MVT::v4f32,// ->38797
/*38755*/           OPC_EmitMergeInputChains1_0,
/*38756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38768*/           OPC_EmitInteger, MVT::i1, 0, 
/*38771*/           OPC_EmitInteger, MVT::i1, 0, 
/*38774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38797*/         0, // EndSwitchType
/*38798*/       /*Scope*/ 27|128,1/*155*/, /*->38955*/
/*38800*/         OPC_CheckChild2Type, MVT::v2f32,
/*38802*/         OPC_RecordChild3, // #2 = $rsrc
/*38803*/         OPC_CheckChild3Type, MVT::v8i32,
/*38805*/         OPC_RecordChild4, // #3 = $sampler
/*38806*/         OPC_RecordChild5, // #4 = $dmask
/*38807*/         OPC_RecordChild6, // #5 = $unorm
/*38808*/         OPC_RecordChild7, // #6 = $glc
/*38809*/         OPC_MoveChild, 8,
/*38811*/         OPC_RecordNode, // #7 = $slc
/*38812*/         OPC_MoveParent,
/*38813*/         OPC_MoveChild, 9,
/*38815*/         OPC_RecordNode, // #8 = $lwe
/*38816*/         OPC_MoveParent,
/*38817*/         OPC_MoveChild, 10,
/*38819*/         OPC_RecordNode, // #9 = $da
/*38820*/         OPC_MoveParent,
/*38821*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38866
/*38824*/           OPC_EmitMergeInputChains1_0,
/*38825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38837*/           OPC_EmitInteger, MVT::i1, 0, 
/*38840*/           OPC_EmitInteger, MVT::i1, 0, 
/*38843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38866*/         /*SwitchType*/ 42, MVT::v2f32,// ->38910
/*38868*/           OPC_EmitMergeInputChains1_0,
/*38869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38881*/           OPC_EmitInteger, MVT::i1, 0, 
/*38884*/           OPC_EmitInteger, MVT::i1, 0, 
/*38887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38910*/         /*SwitchType*/ 42, MVT::v4f32,// ->38954
/*38912*/           OPC_EmitMergeInputChains1_0,
/*38913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38925*/           OPC_EmitInteger, MVT::i1, 0, 
/*38928*/           OPC_EmitInteger, MVT::i1, 0, 
/*38931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38954*/         0, // EndSwitchType
/*38955*/       /*Scope*/ 27|128,1/*155*/, /*->39112*/
/*38957*/         OPC_CheckChild2Type, MVT::v4f32,
/*38959*/         OPC_RecordChild3, // #2 = $rsrc
/*38960*/         OPC_CheckChild3Type, MVT::v8i32,
/*38962*/         OPC_RecordChild4, // #3 = $sampler
/*38963*/         OPC_RecordChild5, // #4 = $dmask
/*38964*/         OPC_RecordChild6, // #5 = $unorm
/*38965*/         OPC_RecordChild7, // #6 = $glc
/*38966*/         OPC_MoveChild, 8,
/*38968*/         OPC_RecordNode, // #7 = $slc
/*38969*/         OPC_MoveParent,
/*38970*/         OPC_MoveChild, 9,
/*38972*/         OPC_RecordNode, // #8 = $lwe
/*38973*/         OPC_MoveParent,
/*38974*/         OPC_MoveChild, 10,
/*38976*/         OPC_RecordNode, // #9 = $da
/*38977*/         OPC_MoveParent,
/*38978*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39023
/*38981*/           OPC_EmitMergeInputChains1_0,
/*38982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38994*/           OPC_EmitInteger, MVT::i1, 0, 
/*38997*/           OPC_EmitInteger, MVT::i1, 0, 
/*39000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39023*/         /*SwitchType*/ 42, MVT::v2f32,// ->39067
/*39025*/           OPC_EmitMergeInputChains1_0,
/*39026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39038*/           OPC_EmitInteger, MVT::i1, 0, 
/*39041*/           OPC_EmitInteger, MVT::i1, 0, 
/*39044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39067*/         /*SwitchType*/ 42, MVT::v4f32,// ->39111
/*39069*/           OPC_EmitMergeInputChains1_0,
/*39070*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39073*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39076*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39079*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39082*/           OPC_EmitInteger, MVT::i1, 0, 
/*39085*/           OPC_EmitInteger, MVT::i1, 0, 
/*39088*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39091*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39111*/         0, // EndSwitchType
/*39112*/       /*Scope*/ 27|128,1/*155*/, /*->39269*/
/*39114*/         OPC_CheckChild2Type, MVT::v8f32,
/*39116*/         OPC_RecordChild3, // #2 = $rsrc
/*39117*/         OPC_CheckChild3Type, MVT::v8i32,
/*39119*/         OPC_RecordChild4, // #3 = $sampler
/*39120*/         OPC_RecordChild5, // #4 = $dmask
/*39121*/         OPC_RecordChild6, // #5 = $unorm
/*39122*/         OPC_RecordChild7, // #6 = $glc
/*39123*/         OPC_MoveChild, 8,
/*39125*/         OPC_RecordNode, // #7 = $slc
/*39126*/         OPC_MoveParent,
/*39127*/         OPC_MoveChild, 9,
/*39129*/         OPC_RecordNode, // #8 = $lwe
/*39130*/         OPC_MoveParent,
/*39131*/         OPC_MoveChild, 10,
/*39133*/         OPC_RecordNode, // #9 = $da
/*39134*/         OPC_MoveParent,
/*39135*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39180
/*39138*/           OPC_EmitMergeInputChains1_0,
/*39139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39151*/           OPC_EmitInteger, MVT::i1, 0, 
/*39154*/           OPC_EmitInteger, MVT::i1, 0, 
/*39157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39180*/         /*SwitchType*/ 42, MVT::v2f32,// ->39224
/*39182*/           OPC_EmitMergeInputChains1_0,
/*39183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39195*/           OPC_EmitInteger, MVT::i1, 0, 
/*39198*/           OPC_EmitInteger, MVT::i1, 0, 
/*39201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39224*/         /*SwitchType*/ 42, MVT::v4f32,// ->39268
/*39226*/           OPC_EmitMergeInputChains1_0,
/*39227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39239*/           OPC_EmitInteger, MVT::i1, 0, 
/*39242*/           OPC_EmitInteger, MVT::i1, 0, 
/*39245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39268*/         0, // EndSwitchType
/*39269*/       /*Scope*/ 27|128,1/*155*/, /*->39426*/
/*39271*/         OPC_CheckChild2Type, MVT::v16f32,
/*39273*/         OPC_RecordChild3, // #2 = $rsrc
/*39274*/         OPC_CheckChild3Type, MVT::v8i32,
/*39276*/         OPC_RecordChild4, // #3 = $sampler
/*39277*/         OPC_RecordChild5, // #4 = $dmask
/*39278*/         OPC_RecordChild6, // #5 = $unorm
/*39279*/         OPC_RecordChild7, // #6 = $glc
/*39280*/         OPC_MoveChild, 8,
/*39282*/         OPC_RecordNode, // #7 = $slc
/*39283*/         OPC_MoveParent,
/*39284*/         OPC_MoveChild, 9,
/*39286*/         OPC_RecordNode, // #8 = $lwe
/*39287*/         OPC_MoveParent,
/*39288*/         OPC_MoveChild, 10,
/*39290*/         OPC_RecordNode, // #9 = $da
/*39291*/         OPC_MoveParent,
/*39292*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39337
/*39295*/           OPC_EmitMergeInputChains1_0,
/*39296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39299*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39302*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39305*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39308*/           OPC_EmitInteger, MVT::i1, 0, 
/*39311*/           OPC_EmitInteger, MVT::i1, 0, 
/*39314*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39317*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39337*/         /*SwitchType*/ 42, MVT::v2f32,// ->39381
/*39339*/           OPC_EmitMergeInputChains1_0,
/*39340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39352*/           OPC_EmitInteger, MVT::i1, 0, 
/*39355*/           OPC_EmitInteger, MVT::i1, 0, 
/*39358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39381*/         /*SwitchType*/ 42, MVT::v4f32,// ->39425
/*39383*/           OPC_EmitMergeInputChains1_0,
/*39384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39396*/           OPC_EmitInteger, MVT::i1, 0, 
/*39399*/           OPC_EmitInteger, MVT::i1, 0, 
/*39402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39425*/         0, // EndSwitchType
/*39426*/       0, /*End of Scope*/
/*39427*/     /*Scope*/ 23|128,6/*791*/, /*->40220*/
/*39429*/       OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*39432*/       OPC_RecordChild2, // #1 = $addr
/*39433*/       OPC_Scope, 27|128,1/*155*/, /*->39591*/ // 5 children in Scope
/*39436*/         OPC_CheckChild2Type, MVT::f32,
/*39438*/         OPC_RecordChild3, // #2 = $rsrc
/*39439*/         OPC_CheckChild3Type, MVT::v8i32,
/*39441*/         OPC_RecordChild4, // #3 = $sampler
/*39442*/         OPC_RecordChild5, // #4 = $dmask
/*39443*/         OPC_RecordChild6, // #5 = $unorm
/*39444*/         OPC_RecordChild7, // #6 = $glc
/*39445*/         OPC_MoveChild, 8,
/*39447*/         OPC_RecordNode, // #7 = $slc
/*39448*/         OPC_MoveParent,
/*39449*/         OPC_MoveChild, 9,
/*39451*/         OPC_RecordNode, // #8 = $lwe
/*39452*/         OPC_MoveParent,
/*39453*/         OPC_MoveChild, 10,
/*39455*/         OPC_RecordNode, // #9 = $da
/*39456*/         OPC_MoveParent,
/*39457*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39502
/*39460*/           OPC_EmitMergeInputChains1_0,
/*39461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39473*/           OPC_EmitInteger, MVT::i1, 0, 
/*39476*/           OPC_EmitInteger, MVT::i1, 0, 
/*39479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39502*/         /*SwitchType*/ 42, MVT::v2f32,// ->39546
/*39504*/           OPC_EmitMergeInputChains1_0,
/*39505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39517*/           OPC_EmitInteger, MVT::i1, 0, 
/*39520*/           OPC_EmitInteger, MVT::i1, 0, 
/*39523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39546*/         /*SwitchType*/ 42, MVT::v4f32,// ->39590
/*39548*/           OPC_EmitMergeInputChains1_0,
/*39549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39561*/           OPC_EmitInteger, MVT::i1, 0, 
/*39564*/           OPC_EmitInteger, MVT::i1, 0, 
/*39567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39590*/         0, // EndSwitchType
/*39591*/       /*Scope*/ 27|128,1/*155*/, /*->39748*/
/*39593*/         OPC_CheckChild2Type, MVT::v2f32,
/*39595*/         OPC_RecordChild3, // #2 = $rsrc
/*39596*/         OPC_CheckChild3Type, MVT::v8i32,
/*39598*/         OPC_RecordChild4, // #3 = $sampler
/*39599*/         OPC_RecordChild5, // #4 = $dmask
/*39600*/         OPC_RecordChild6, // #5 = $unorm
/*39601*/         OPC_RecordChild7, // #6 = $glc
/*39602*/         OPC_MoveChild, 8,
/*39604*/         OPC_RecordNode, // #7 = $slc
/*39605*/         OPC_MoveParent,
/*39606*/         OPC_MoveChild, 9,
/*39608*/         OPC_RecordNode, // #8 = $lwe
/*39609*/         OPC_MoveParent,
/*39610*/         OPC_MoveChild, 10,
/*39612*/         OPC_RecordNode, // #9 = $da
/*39613*/         OPC_MoveParent,
/*39614*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39659
/*39617*/           OPC_EmitMergeInputChains1_0,
/*39618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39630*/           OPC_EmitInteger, MVT::i1, 0, 
/*39633*/           OPC_EmitInteger, MVT::i1, 0, 
/*39636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39659*/         /*SwitchType*/ 42, MVT::v2f32,// ->39703
/*39661*/           OPC_EmitMergeInputChains1_0,
/*39662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39674*/           OPC_EmitInteger, MVT::i1, 0, 
/*39677*/           OPC_EmitInteger, MVT::i1, 0, 
/*39680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39703*/         /*SwitchType*/ 42, MVT::v4f32,// ->39747
/*39705*/           OPC_EmitMergeInputChains1_0,
/*39706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39718*/           OPC_EmitInteger, MVT::i1, 0, 
/*39721*/           OPC_EmitInteger, MVT::i1, 0, 
/*39724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39747*/         0, // EndSwitchType
/*39748*/       /*Scope*/ 27|128,1/*155*/, /*->39905*/
/*39750*/         OPC_CheckChild2Type, MVT::v4f32,
/*39752*/         OPC_RecordChild3, // #2 = $rsrc
/*39753*/         OPC_CheckChild3Type, MVT::v8i32,
/*39755*/         OPC_RecordChild4, // #3 = $sampler
/*39756*/         OPC_RecordChild5, // #4 = $dmask
/*39757*/         OPC_RecordChild6, // #5 = $unorm
/*39758*/         OPC_RecordChild7, // #6 = $glc
/*39759*/         OPC_MoveChild, 8,
/*39761*/         OPC_RecordNode, // #7 = $slc
/*39762*/         OPC_MoveParent,
/*39763*/         OPC_MoveChild, 9,
/*39765*/         OPC_RecordNode, // #8 = $lwe
/*39766*/         OPC_MoveParent,
/*39767*/         OPC_MoveChild, 10,
/*39769*/         OPC_RecordNode, // #9 = $da
/*39770*/         OPC_MoveParent,
/*39771*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39816
/*39774*/           OPC_EmitMergeInputChains1_0,
/*39775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39787*/           OPC_EmitInteger, MVT::i1, 0, 
/*39790*/           OPC_EmitInteger, MVT::i1, 0, 
/*39793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39816*/         /*SwitchType*/ 42, MVT::v2f32,// ->39860
/*39818*/           OPC_EmitMergeInputChains1_0,
/*39819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39831*/           OPC_EmitInteger, MVT::i1, 0, 
/*39834*/           OPC_EmitInteger, MVT::i1, 0, 
/*39837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39860*/         /*SwitchType*/ 42, MVT::v4f32,// ->39904
/*39862*/           OPC_EmitMergeInputChains1_0,
/*39863*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39866*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39869*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39872*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39875*/           OPC_EmitInteger, MVT::i1, 0, 
/*39878*/           OPC_EmitInteger, MVT::i1, 0, 
/*39881*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39884*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39904*/         0, // EndSwitchType
/*39905*/       /*Scope*/ 27|128,1/*155*/, /*->40062*/
/*39907*/         OPC_CheckChild2Type, MVT::v8f32,
/*39909*/         OPC_RecordChild3, // #2 = $rsrc
/*39910*/         OPC_CheckChild3Type, MVT::v8i32,
/*39912*/         OPC_RecordChild4, // #3 = $sampler
/*39913*/         OPC_RecordChild5, // #4 = $dmask
/*39914*/         OPC_RecordChild6, // #5 = $unorm
/*39915*/         OPC_RecordChild7, // #6 = $glc
/*39916*/         OPC_MoveChild, 8,
/*39918*/         OPC_RecordNode, // #7 = $slc
/*39919*/         OPC_MoveParent,
/*39920*/         OPC_MoveChild, 9,
/*39922*/         OPC_RecordNode, // #8 = $lwe
/*39923*/         OPC_MoveParent,
/*39924*/         OPC_MoveChild, 10,
/*39926*/         OPC_RecordNode, // #9 = $da
/*39927*/         OPC_MoveParent,
/*39928*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39973
/*39931*/           OPC_EmitMergeInputChains1_0,
/*39932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39944*/           OPC_EmitInteger, MVT::i1, 0, 
/*39947*/           OPC_EmitInteger, MVT::i1, 0, 
/*39950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39973*/         /*SwitchType*/ 42, MVT::v2f32,// ->40017
/*39975*/           OPC_EmitMergeInputChains1_0,
/*39976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39988*/           OPC_EmitInteger, MVT::i1, 0, 
/*39991*/           OPC_EmitInteger, MVT::i1, 0, 
/*39994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40017*/         /*SwitchType*/ 42, MVT::v4f32,// ->40061
/*40019*/           OPC_EmitMergeInputChains1_0,
/*40020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40032*/           OPC_EmitInteger, MVT::i1, 0, 
/*40035*/           OPC_EmitInteger, MVT::i1, 0, 
/*40038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40061*/         0, // EndSwitchType
/*40062*/       /*Scope*/ 27|128,1/*155*/, /*->40219*/
/*40064*/         OPC_CheckChild2Type, MVT::v16f32,
/*40066*/         OPC_RecordChild3, // #2 = $rsrc
/*40067*/         OPC_CheckChild3Type, MVT::v8i32,
/*40069*/         OPC_RecordChild4, // #3 = $sampler
/*40070*/         OPC_RecordChild5, // #4 = $dmask
/*40071*/         OPC_RecordChild6, // #5 = $unorm
/*40072*/         OPC_RecordChild7, // #6 = $glc
/*40073*/         OPC_MoveChild, 8,
/*40075*/         OPC_RecordNode, // #7 = $slc
/*40076*/         OPC_MoveParent,
/*40077*/         OPC_MoveChild, 9,
/*40079*/         OPC_RecordNode, // #8 = $lwe
/*40080*/         OPC_MoveParent,
/*40081*/         OPC_MoveChild, 10,
/*40083*/         OPC_RecordNode, // #9 = $da
/*40084*/         OPC_MoveParent,
/*40085*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40130
/*40088*/           OPC_EmitMergeInputChains1_0,
/*40089*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40095*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40098*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40101*/           OPC_EmitInteger, MVT::i1, 0, 
/*40104*/           OPC_EmitInteger, MVT::i1, 0, 
/*40107*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40110*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40130*/         /*SwitchType*/ 42, MVT::v2f32,// ->40174
/*40132*/           OPC_EmitMergeInputChains1_0,
/*40133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40145*/           OPC_EmitInteger, MVT::i1, 0, 
/*40148*/           OPC_EmitInteger, MVT::i1, 0, 
/*40151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40174*/         /*SwitchType*/ 42, MVT::v4f32,// ->40218
/*40176*/           OPC_EmitMergeInputChains1_0,
/*40177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40189*/           OPC_EmitInteger, MVT::i1, 0, 
/*40192*/           OPC_EmitInteger, MVT::i1, 0, 
/*40195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40218*/         0, // EndSwitchType
/*40219*/       0, /*End of Scope*/
/*40220*/     /*Scope*/ 23|128,6/*791*/, /*->41013*/
/*40222*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*40225*/       OPC_RecordChild2, // #1 = $addr
/*40226*/       OPC_Scope, 27|128,1/*155*/, /*->40384*/ // 5 children in Scope
/*40229*/         OPC_CheckChild2Type, MVT::f32,
/*40231*/         OPC_RecordChild3, // #2 = $rsrc
/*40232*/         OPC_CheckChild3Type, MVT::v8i32,
/*40234*/         OPC_RecordChild4, // #3 = $sampler
/*40235*/         OPC_RecordChild5, // #4 = $dmask
/*40236*/         OPC_RecordChild6, // #5 = $unorm
/*40237*/         OPC_RecordChild7, // #6 = $glc
/*40238*/         OPC_MoveChild, 8,
/*40240*/         OPC_RecordNode, // #7 = $slc
/*40241*/         OPC_MoveParent,
/*40242*/         OPC_MoveChild, 9,
/*40244*/         OPC_RecordNode, // #8 = $lwe
/*40245*/         OPC_MoveParent,
/*40246*/         OPC_MoveChild, 10,
/*40248*/         OPC_RecordNode, // #9 = $da
/*40249*/         OPC_MoveParent,
/*40250*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40295
/*40253*/           OPC_EmitMergeInputChains1_0,
/*40254*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40257*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40260*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40263*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40266*/           OPC_EmitInteger, MVT::i1, 0, 
/*40269*/           OPC_EmitInteger, MVT::i1, 0, 
/*40272*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40275*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40295*/         /*SwitchType*/ 42, MVT::v2f32,// ->40339
/*40297*/           OPC_EmitMergeInputChains1_0,
/*40298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40310*/           OPC_EmitInteger, MVT::i1, 0, 
/*40313*/           OPC_EmitInteger, MVT::i1, 0, 
/*40316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40339*/         /*SwitchType*/ 42, MVT::v4f32,// ->40383
/*40341*/           OPC_EmitMergeInputChains1_0,
/*40342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40354*/           OPC_EmitInteger, MVT::i1, 0, 
/*40357*/           OPC_EmitInteger, MVT::i1, 0, 
/*40360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40383*/         0, // EndSwitchType
/*40384*/       /*Scope*/ 27|128,1/*155*/, /*->40541*/
/*40386*/         OPC_CheckChild2Type, MVT::v2f32,
/*40388*/         OPC_RecordChild3, // #2 = $rsrc
/*40389*/         OPC_CheckChild3Type, MVT::v8i32,
/*40391*/         OPC_RecordChild4, // #3 = $sampler
/*40392*/         OPC_RecordChild5, // #4 = $dmask
/*40393*/         OPC_RecordChild6, // #5 = $unorm
/*40394*/         OPC_RecordChild7, // #6 = $glc
/*40395*/         OPC_MoveChild, 8,
/*40397*/         OPC_RecordNode, // #7 = $slc
/*40398*/         OPC_MoveParent,
/*40399*/         OPC_MoveChild, 9,
/*40401*/         OPC_RecordNode, // #8 = $lwe
/*40402*/         OPC_MoveParent,
/*40403*/         OPC_MoveChild, 10,
/*40405*/         OPC_RecordNode, // #9 = $da
/*40406*/         OPC_MoveParent,
/*40407*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40452
/*40410*/           OPC_EmitMergeInputChains1_0,
/*40411*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40414*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40417*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40420*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40423*/           OPC_EmitInteger, MVT::i1, 0, 
/*40426*/           OPC_EmitInteger, MVT::i1, 0, 
/*40429*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40432*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40452*/         /*SwitchType*/ 42, MVT::v2f32,// ->40496
/*40454*/           OPC_EmitMergeInputChains1_0,
/*40455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40467*/           OPC_EmitInteger, MVT::i1, 0, 
/*40470*/           OPC_EmitInteger, MVT::i1, 0, 
/*40473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40496*/         /*SwitchType*/ 42, MVT::v4f32,// ->40540
/*40498*/           OPC_EmitMergeInputChains1_0,
/*40499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40511*/           OPC_EmitInteger, MVT::i1, 0, 
/*40514*/           OPC_EmitInteger, MVT::i1, 0, 
/*40517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40540*/         0, // EndSwitchType
/*40541*/       /*Scope*/ 27|128,1/*155*/, /*->40698*/
/*40543*/         OPC_CheckChild2Type, MVT::v4f32,
/*40545*/         OPC_RecordChild3, // #2 = $rsrc
/*40546*/         OPC_CheckChild3Type, MVT::v8i32,
/*40548*/         OPC_RecordChild4, // #3 = $sampler
/*40549*/         OPC_RecordChild5, // #4 = $dmask
/*40550*/         OPC_RecordChild6, // #5 = $unorm
/*40551*/         OPC_RecordChild7, // #6 = $glc
/*40552*/         OPC_MoveChild, 8,
/*40554*/         OPC_RecordNode, // #7 = $slc
/*40555*/         OPC_MoveParent,
/*40556*/         OPC_MoveChild, 9,
/*40558*/         OPC_RecordNode, // #8 = $lwe
/*40559*/         OPC_MoveParent,
/*40560*/         OPC_MoveChild, 10,
/*40562*/         OPC_RecordNode, // #9 = $da
/*40563*/         OPC_MoveParent,
/*40564*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40609
/*40567*/           OPC_EmitMergeInputChains1_0,
/*40568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40580*/           OPC_EmitInteger, MVT::i1, 0, 
/*40583*/           OPC_EmitInteger, MVT::i1, 0, 
/*40586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40609*/         /*SwitchType*/ 42, MVT::v2f32,// ->40653
/*40611*/           OPC_EmitMergeInputChains1_0,
/*40612*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40615*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40618*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40621*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40624*/           OPC_EmitInteger, MVT::i1, 0, 
/*40627*/           OPC_EmitInteger, MVT::i1, 0, 
/*40630*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40633*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40636*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40653*/         /*SwitchType*/ 42, MVT::v4f32,// ->40697
/*40655*/           OPC_EmitMergeInputChains1_0,
/*40656*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40659*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40662*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40665*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40668*/           OPC_EmitInteger, MVT::i1, 0, 
/*40671*/           OPC_EmitInteger, MVT::i1, 0, 
/*40674*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40677*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40697*/         0, // EndSwitchType
/*40698*/       /*Scope*/ 27|128,1/*155*/, /*->40855*/
/*40700*/         OPC_CheckChild2Type, MVT::v8f32,
/*40702*/         OPC_RecordChild3, // #2 = $rsrc
/*40703*/         OPC_CheckChild3Type, MVT::v8i32,
/*40705*/         OPC_RecordChild4, // #3 = $sampler
/*40706*/         OPC_RecordChild5, // #4 = $dmask
/*40707*/         OPC_RecordChild6, // #5 = $unorm
/*40708*/         OPC_RecordChild7, // #6 = $glc
/*40709*/         OPC_MoveChild, 8,
/*40711*/         OPC_RecordNode, // #7 = $slc
/*40712*/         OPC_MoveParent,
/*40713*/         OPC_MoveChild, 9,
/*40715*/         OPC_RecordNode, // #8 = $lwe
/*40716*/         OPC_MoveParent,
/*40717*/         OPC_MoveChild, 10,
/*40719*/         OPC_RecordNode, // #9 = $da
/*40720*/         OPC_MoveParent,
/*40721*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40766
/*40724*/           OPC_EmitMergeInputChains1_0,
/*40725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40737*/           OPC_EmitInteger, MVT::i1, 0, 
/*40740*/           OPC_EmitInteger, MVT::i1, 0, 
/*40743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40766*/         /*SwitchType*/ 42, MVT::v2f32,// ->40810
/*40768*/           OPC_EmitMergeInputChains1_0,
/*40769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40781*/           OPC_EmitInteger, MVT::i1, 0, 
/*40784*/           OPC_EmitInteger, MVT::i1, 0, 
/*40787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40810*/         /*SwitchType*/ 42, MVT::v4f32,// ->40854
/*40812*/           OPC_EmitMergeInputChains1_0,
/*40813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40825*/           OPC_EmitInteger, MVT::i1, 0, 
/*40828*/           OPC_EmitInteger, MVT::i1, 0, 
/*40831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40854*/         0, // EndSwitchType
/*40855*/       /*Scope*/ 27|128,1/*155*/, /*->41012*/
/*40857*/         OPC_CheckChild2Type, MVT::v16f32,
/*40859*/         OPC_RecordChild3, // #2 = $rsrc
/*40860*/         OPC_CheckChild3Type, MVT::v8i32,
/*40862*/         OPC_RecordChild4, // #3 = $sampler
/*40863*/         OPC_RecordChild5, // #4 = $dmask
/*40864*/         OPC_RecordChild6, // #5 = $unorm
/*40865*/         OPC_RecordChild7, // #6 = $glc
/*40866*/         OPC_MoveChild, 8,
/*40868*/         OPC_RecordNode, // #7 = $slc
/*40869*/         OPC_MoveParent,
/*40870*/         OPC_MoveChild, 9,
/*40872*/         OPC_RecordNode, // #8 = $lwe
/*40873*/         OPC_MoveParent,
/*40874*/         OPC_MoveChild, 10,
/*40876*/         OPC_RecordNode, // #9 = $da
/*40877*/         OPC_MoveParent,
/*40878*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40923
/*40881*/           OPC_EmitMergeInputChains1_0,
/*40882*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40885*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40888*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40891*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40894*/           OPC_EmitInteger, MVT::i1, 0, 
/*40897*/           OPC_EmitInteger, MVT::i1, 0, 
/*40900*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40903*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40923*/         /*SwitchType*/ 42, MVT::v2f32,// ->40967
/*40925*/           OPC_EmitMergeInputChains1_0,
/*40926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40938*/           OPC_EmitInteger, MVT::i1, 0, 
/*40941*/           OPC_EmitInteger, MVT::i1, 0, 
/*40944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40967*/         /*SwitchType*/ 42, MVT::v4f32,// ->41011
/*40969*/           OPC_EmitMergeInputChains1_0,
/*40970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40982*/           OPC_EmitInteger, MVT::i1, 0, 
/*40985*/           OPC_EmitInteger, MVT::i1, 0, 
/*40988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41011*/         0, // EndSwitchType
/*41012*/       0, /*End of Scope*/
/*41013*/     /*Scope*/ 23|128,6/*791*/, /*->41806*/
/*41015*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*41018*/       OPC_RecordChild2, // #1 = $addr
/*41019*/       OPC_Scope, 27|128,1/*155*/, /*->41177*/ // 5 children in Scope
/*41022*/         OPC_CheckChild2Type, MVT::f32,
/*41024*/         OPC_RecordChild3, // #2 = $rsrc
/*41025*/         OPC_CheckChild3Type, MVT::v8i32,
/*41027*/         OPC_RecordChild4, // #3 = $sampler
/*41028*/         OPC_RecordChild5, // #4 = $dmask
/*41029*/         OPC_RecordChild6, // #5 = $unorm
/*41030*/         OPC_RecordChild7, // #6 = $glc
/*41031*/         OPC_MoveChild, 8,
/*41033*/         OPC_RecordNode, // #7 = $slc
/*41034*/         OPC_MoveParent,
/*41035*/         OPC_MoveChild, 9,
/*41037*/         OPC_RecordNode, // #8 = $lwe
/*41038*/         OPC_MoveParent,
/*41039*/         OPC_MoveChild, 10,
/*41041*/         OPC_RecordNode, // #9 = $da
/*41042*/         OPC_MoveParent,
/*41043*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41088
/*41046*/           OPC_EmitMergeInputChains1_0,
/*41047*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41050*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41053*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41056*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41059*/           OPC_EmitInteger, MVT::i1, 0, 
/*41062*/           OPC_EmitInteger, MVT::i1, 0, 
/*41065*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41068*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41088*/         /*SwitchType*/ 42, MVT::v2f32,// ->41132
/*41090*/           OPC_EmitMergeInputChains1_0,
/*41091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41103*/           OPC_EmitInteger, MVT::i1, 0, 
/*41106*/           OPC_EmitInteger, MVT::i1, 0, 
/*41109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41132*/         /*SwitchType*/ 42, MVT::v4f32,// ->41176
/*41134*/           OPC_EmitMergeInputChains1_0,
/*41135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41147*/           OPC_EmitInteger, MVT::i1, 0, 
/*41150*/           OPC_EmitInteger, MVT::i1, 0, 
/*41153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41176*/         0, // EndSwitchType
/*41177*/       /*Scope*/ 27|128,1/*155*/, /*->41334*/
/*41179*/         OPC_CheckChild2Type, MVT::v2f32,
/*41181*/         OPC_RecordChild3, // #2 = $rsrc
/*41182*/         OPC_CheckChild3Type, MVT::v8i32,
/*41184*/         OPC_RecordChild4, // #3 = $sampler
/*41185*/         OPC_RecordChild5, // #4 = $dmask
/*41186*/         OPC_RecordChild6, // #5 = $unorm
/*41187*/         OPC_RecordChild7, // #6 = $glc
/*41188*/         OPC_MoveChild, 8,
/*41190*/         OPC_RecordNode, // #7 = $slc
/*41191*/         OPC_MoveParent,
/*41192*/         OPC_MoveChild, 9,
/*41194*/         OPC_RecordNode, // #8 = $lwe
/*41195*/         OPC_MoveParent,
/*41196*/         OPC_MoveChild, 10,
/*41198*/         OPC_RecordNode, // #9 = $da
/*41199*/         OPC_MoveParent,
/*41200*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41245
/*41203*/           OPC_EmitMergeInputChains1_0,
/*41204*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41207*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41210*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41213*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41216*/           OPC_EmitInteger, MVT::i1, 0, 
/*41219*/           OPC_EmitInteger, MVT::i1, 0, 
/*41222*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41225*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41245*/         /*SwitchType*/ 42, MVT::v2f32,// ->41289
/*41247*/           OPC_EmitMergeInputChains1_0,
/*41248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41260*/           OPC_EmitInteger, MVT::i1, 0, 
/*41263*/           OPC_EmitInteger, MVT::i1, 0, 
/*41266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41289*/         /*SwitchType*/ 42, MVT::v4f32,// ->41333
/*41291*/           OPC_EmitMergeInputChains1_0,
/*41292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41304*/           OPC_EmitInteger, MVT::i1, 0, 
/*41307*/           OPC_EmitInteger, MVT::i1, 0, 
/*41310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41333*/         0, // EndSwitchType
/*41334*/       /*Scope*/ 27|128,1/*155*/, /*->41491*/
/*41336*/         OPC_CheckChild2Type, MVT::v4f32,
/*41338*/         OPC_RecordChild3, // #2 = $rsrc
/*41339*/         OPC_CheckChild3Type, MVT::v8i32,
/*41341*/         OPC_RecordChild4, // #3 = $sampler
/*41342*/         OPC_RecordChild5, // #4 = $dmask
/*41343*/         OPC_RecordChild6, // #5 = $unorm
/*41344*/         OPC_RecordChild7, // #6 = $glc
/*41345*/         OPC_MoveChild, 8,
/*41347*/         OPC_RecordNode, // #7 = $slc
/*41348*/         OPC_MoveParent,
/*41349*/         OPC_MoveChild, 9,
/*41351*/         OPC_RecordNode, // #8 = $lwe
/*41352*/         OPC_MoveParent,
/*41353*/         OPC_MoveChild, 10,
/*41355*/         OPC_RecordNode, // #9 = $da
/*41356*/         OPC_MoveParent,
/*41357*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41402
/*41360*/           OPC_EmitMergeInputChains1_0,
/*41361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41373*/           OPC_EmitInteger, MVT::i1, 0, 
/*41376*/           OPC_EmitInteger, MVT::i1, 0, 
/*41379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41402*/         /*SwitchType*/ 42, MVT::v2f32,// ->41446
/*41404*/           OPC_EmitMergeInputChains1_0,
/*41405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41408*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41411*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41417*/           OPC_EmitInteger, MVT::i1, 0, 
/*41420*/           OPC_EmitInteger, MVT::i1, 0, 
/*41423*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41426*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41429*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41446*/         /*SwitchType*/ 42, MVT::v4f32,// ->41490
/*41448*/           OPC_EmitMergeInputChains1_0,
/*41449*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41455*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41458*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41461*/           OPC_EmitInteger, MVT::i1, 0, 
/*41464*/           OPC_EmitInteger, MVT::i1, 0, 
/*41467*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41470*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41490*/         0, // EndSwitchType
/*41491*/       /*Scope*/ 27|128,1/*155*/, /*->41648*/
/*41493*/         OPC_CheckChild2Type, MVT::v8f32,
/*41495*/         OPC_RecordChild3, // #2 = $rsrc
/*41496*/         OPC_CheckChild3Type, MVT::v8i32,
/*41498*/         OPC_RecordChild4, // #3 = $sampler
/*41499*/         OPC_RecordChild5, // #4 = $dmask
/*41500*/         OPC_RecordChild6, // #5 = $unorm
/*41501*/         OPC_RecordChild7, // #6 = $glc
/*41502*/         OPC_MoveChild, 8,
/*41504*/         OPC_RecordNode, // #7 = $slc
/*41505*/         OPC_MoveParent,
/*41506*/         OPC_MoveChild, 9,
/*41508*/         OPC_RecordNode, // #8 = $lwe
/*41509*/         OPC_MoveParent,
/*41510*/         OPC_MoveChild, 10,
/*41512*/         OPC_RecordNode, // #9 = $da
/*41513*/         OPC_MoveParent,
/*41514*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41559
/*41517*/           OPC_EmitMergeInputChains1_0,
/*41518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41530*/           OPC_EmitInteger, MVT::i1, 0, 
/*41533*/           OPC_EmitInteger, MVT::i1, 0, 
/*41536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41559*/         /*SwitchType*/ 42, MVT::v2f32,// ->41603
/*41561*/           OPC_EmitMergeInputChains1_0,
/*41562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41574*/           OPC_EmitInteger, MVT::i1, 0, 
/*41577*/           OPC_EmitInteger, MVT::i1, 0, 
/*41580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41603*/         /*SwitchType*/ 42, MVT::v4f32,// ->41647
/*41605*/           OPC_EmitMergeInputChains1_0,
/*41606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41618*/           OPC_EmitInteger, MVT::i1, 0, 
/*41621*/           OPC_EmitInteger, MVT::i1, 0, 
/*41624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41647*/         0, // EndSwitchType
/*41648*/       /*Scope*/ 27|128,1/*155*/, /*->41805*/
/*41650*/         OPC_CheckChild2Type, MVT::v16f32,
/*41652*/         OPC_RecordChild3, // #2 = $rsrc
/*41653*/         OPC_CheckChild3Type, MVT::v8i32,
/*41655*/         OPC_RecordChild4, // #3 = $sampler
/*41656*/         OPC_RecordChild5, // #4 = $dmask
/*41657*/         OPC_RecordChild6, // #5 = $unorm
/*41658*/         OPC_RecordChild7, // #6 = $glc
/*41659*/         OPC_MoveChild, 8,
/*41661*/         OPC_RecordNode, // #7 = $slc
/*41662*/         OPC_MoveParent,
/*41663*/         OPC_MoveChild, 9,
/*41665*/         OPC_RecordNode, // #8 = $lwe
/*41666*/         OPC_MoveParent,
/*41667*/         OPC_MoveChild, 10,
/*41669*/         OPC_RecordNode, // #9 = $da
/*41670*/         OPC_MoveParent,
/*41671*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41716
/*41674*/           OPC_EmitMergeInputChains1_0,
/*41675*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41678*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41681*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41684*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41687*/           OPC_EmitInteger, MVT::i1, 0, 
/*41690*/           OPC_EmitInteger, MVT::i1, 0, 
/*41693*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41696*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41716*/         /*SwitchType*/ 42, MVT::v2f32,// ->41760
/*41718*/           OPC_EmitMergeInputChains1_0,
/*41719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41731*/           OPC_EmitInteger, MVT::i1, 0, 
/*41734*/           OPC_EmitInteger, MVT::i1, 0, 
/*41737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41760*/         /*SwitchType*/ 42, MVT::v4f32,// ->41804
/*41762*/           OPC_EmitMergeInputChains1_0,
/*41763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41775*/           OPC_EmitInteger, MVT::i1, 0, 
/*41778*/           OPC_EmitInteger, MVT::i1, 0, 
/*41781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41804*/         0, // EndSwitchType
/*41805*/       0, /*End of Scope*/
/*41806*/     /*Scope*/ 23|128,6/*791*/, /*->42599*/
/*41808*/       OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*41811*/       OPC_RecordChild2, // #1 = $addr
/*41812*/       OPC_Scope, 27|128,1/*155*/, /*->41970*/ // 5 children in Scope
/*41815*/         OPC_CheckChild2Type, MVT::f32,
/*41817*/         OPC_RecordChild3, // #2 = $rsrc
/*41818*/         OPC_CheckChild3Type, MVT::v8i32,
/*41820*/         OPC_RecordChild4, // #3 = $sampler
/*41821*/         OPC_RecordChild5, // #4 = $dmask
/*41822*/         OPC_RecordChild6, // #5 = $unorm
/*41823*/         OPC_RecordChild7, // #6 = $glc
/*41824*/         OPC_MoveChild, 8,
/*41826*/         OPC_RecordNode, // #7 = $slc
/*41827*/         OPC_MoveParent,
/*41828*/         OPC_MoveChild, 9,
/*41830*/         OPC_RecordNode, // #8 = $lwe
/*41831*/         OPC_MoveParent,
/*41832*/         OPC_MoveChild, 10,
/*41834*/         OPC_RecordNode, // #9 = $da
/*41835*/         OPC_MoveParent,
/*41836*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41881
/*41839*/           OPC_EmitMergeInputChains1_0,
/*41840*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41843*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41846*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41849*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41852*/           OPC_EmitInteger, MVT::i1, 0, 
/*41855*/           OPC_EmitInteger, MVT::i1, 0, 
/*41858*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41861*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41881*/         /*SwitchType*/ 42, MVT::v2f32,// ->41925
/*41883*/           OPC_EmitMergeInputChains1_0,
/*41884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41896*/           OPC_EmitInteger, MVT::i1, 0, 
/*41899*/           OPC_EmitInteger, MVT::i1, 0, 
/*41902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41925*/         /*SwitchType*/ 42, MVT::v4f32,// ->41969
/*41927*/           OPC_EmitMergeInputChains1_0,
/*41928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41940*/           OPC_EmitInteger, MVT::i1, 0, 
/*41943*/           OPC_EmitInteger, MVT::i1, 0, 
/*41946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41969*/         0, // EndSwitchType
/*41970*/       /*Scope*/ 27|128,1/*155*/, /*->42127*/
/*41972*/         OPC_CheckChild2Type, MVT::v2f32,
/*41974*/         OPC_RecordChild3, // #2 = $rsrc
/*41975*/         OPC_CheckChild3Type, MVT::v8i32,
/*41977*/         OPC_RecordChild4, // #3 = $sampler
/*41978*/         OPC_RecordChild5, // #4 = $dmask
/*41979*/         OPC_RecordChild6, // #5 = $unorm
/*41980*/         OPC_RecordChild7, // #6 = $glc
/*41981*/         OPC_MoveChild, 8,
/*41983*/         OPC_RecordNode, // #7 = $slc
/*41984*/         OPC_MoveParent,
/*41985*/         OPC_MoveChild, 9,
/*41987*/         OPC_RecordNode, // #8 = $lwe
/*41988*/         OPC_MoveParent,
/*41989*/         OPC_MoveChild, 10,
/*41991*/         OPC_RecordNode, // #9 = $da
/*41992*/         OPC_MoveParent,
/*41993*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42038
/*41996*/           OPC_EmitMergeInputChains1_0,
/*41997*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42000*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42003*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42006*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42009*/           OPC_EmitInteger, MVT::i1, 0, 
/*42012*/           OPC_EmitInteger, MVT::i1, 0, 
/*42015*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42018*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42038*/         /*SwitchType*/ 42, MVT::v2f32,// ->42082
/*42040*/           OPC_EmitMergeInputChains1_0,
/*42041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42053*/           OPC_EmitInteger, MVT::i1, 0, 
/*42056*/           OPC_EmitInteger, MVT::i1, 0, 
/*42059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42082*/         /*SwitchType*/ 42, MVT::v4f32,// ->42126
/*42084*/           OPC_EmitMergeInputChains1_0,
/*42085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42097*/           OPC_EmitInteger, MVT::i1, 0, 
/*42100*/           OPC_EmitInteger, MVT::i1, 0, 
/*42103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42126*/         0, // EndSwitchType
/*42127*/       /*Scope*/ 27|128,1/*155*/, /*->42284*/
/*42129*/         OPC_CheckChild2Type, MVT::v4f32,
/*42131*/         OPC_RecordChild3, // #2 = $rsrc
/*42132*/         OPC_CheckChild3Type, MVT::v8i32,
/*42134*/         OPC_RecordChild4, // #3 = $sampler
/*42135*/         OPC_RecordChild5, // #4 = $dmask
/*42136*/         OPC_RecordChild6, // #5 = $unorm
/*42137*/         OPC_RecordChild7, // #6 = $glc
/*42138*/         OPC_MoveChild, 8,
/*42140*/         OPC_RecordNode, // #7 = $slc
/*42141*/         OPC_MoveParent,
/*42142*/         OPC_MoveChild, 9,
/*42144*/         OPC_RecordNode, // #8 = $lwe
/*42145*/         OPC_MoveParent,
/*42146*/         OPC_MoveChild, 10,
/*42148*/         OPC_RecordNode, // #9 = $da
/*42149*/         OPC_MoveParent,
/*42150*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42195
/*42153*/           OPC_EmitMergeInputChains1_0,
/*42154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42166*/           OPC_EmitInteger, MVT::i1, 0, 
/*42169*/           OPC_EmitInteger, MVT::i1, 0, 
/*42172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42195*/         /*SwitchType*/ 42, MVT::v2f32,// ->42239
/*42197*/           OPC_EmitMergeInputChains1_0,
/*42198*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42210*/           OPC_EmitInteger, MVT::i1, 0, 
/*42213*/           OPC_EmitInteger, MVT::i1, 0, 
/*42216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42219*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42239*/         /*SwitchType*/ 42, MVT::v4f32,// ->42283
/*42241*/           OPC_EmitMergeInputChains1_0,
/*42242*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42245*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42254*/           OPC_EmitInteger, MVT::i1, 0, 
/*42257*/           OPC_EmitInteger, MVT::i1, 0, 
/*42260*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42263*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42283*/         0, // EndSwitchType
/*42284*/       /*Scope*/ 27|128,1/*155*/, /*->42441*/
/*42286*/         OPC_CheckChild2Type, MVT::v8f32,
/*42288*/         OPC_RecordChild3, // #2 = $rsrc
/*42289*/         OPC_CheckChild3Type, MVT::v8i32,
/*42291*/         OPC_RecordChild4, // #3 = $sampler
/*42292*/         OPC_RecordChild5, // #4 = $dmask
/*42293*/         OPC_RecordChild6, // #5 = $unorm
/*42294*/         OPC_RecordChild7, // #6 = $glc
/*42295*/         OPC_MoveChild, 8,
/*42297*/         OPC_RecordNode, // #7 = $slc
/*42298*/         OPC_MoveParent,
/*42299*/         OPC_MoveChild, 9,
/*42301*/         OPC_RecordNode, // #8 = $lwe
/*42302*/         OPC_MoveParent,
/*42303*/         OPC_MoveChild, 10,
/*42305*/         OPC_RecordNode, // #9 = $da
/*42306*/         OPC_MoveParent,
/*42307*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42352
/*42310*/           OPC_EmitMergeInputChains1_0,
/*42311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42323*/           OPC_EmitInteger, MVT::i1, 0, 
/*42326*/           OPC_EmitInteger, MVT::i1, 0, 
/*42329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42352*/         /*SwitchType*/ 42, MVT::v2f32,// ->42396
/*42354*/           OPC_EmitMergeInputChains1_0,
/*42355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42367*/           OPC_EmitInteger, MVT::i1, 0, 
/*42370*/           OPC_EmitInteger, MVT::i1, 0, 
/*42373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42396*/         /*SwitchType*/ 42, MVT::v4f32,// ->42440
/*42398*/           OPC_EmitMergeInputChains1_0,
/*42399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42411*/           OPC_EmitInteger, MVT::i1, 0, 
/*42414*/           OPC_EmitInteger, MVT::i1, 0, 
/*42417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42440*/         0, // EndSwitchType
/*42441*/       /*Scope*/ 27|128,1/*155*/, /*->42598*/
/*42443*/         OPC_CheckChild2Type, MVT::v16f32,
/*42445*/         OPC_RecordChild3, // #2 = $rsrc
/*42446*/         OPC_CheckChild3Type, MVT::v8i32,
/*42448*/         OPC_RecordChild4, // #3 = $sampler
/*42449*/         OPC_RecordChild5, // #4 = $dmask
/*42450*/         OPC_RecordChild6, // #5 = $unorm
/*42451*/         OPC_RecordChild7, // #6 = $glc
/*42452*/         OPC_MoveChild, 8,
/*42454*/         OPC_RecordNode, // #7 = $slc
/*42455*/         OPC_MoveParent,
/*42456*/         OPC_MoveChild, 9,
/*42458*/         OPC_RecordNode, // #8 = $lwe
/*42459*/         OPC_MoveParent,
/*42460*/         OPC_MoveChild, 10,
/*42462*/         OPC_RecordNode, // #9 = $da
/*42463*/         OPC_MoveParent,
/*42464*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42509
/*42467*/           OPC_EmitMergeInputChains1_0,
/*42468*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42471*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42474*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42477*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42480*/           OPC_EmitInteger, MVT::i1, 0, 
/*42483*/           OPC_EmitInteger, MVT::i1, 0, 
/*42486*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42489*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42492*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42509*/         /*SwitchType*/ 42, MVT::v2f32,// ->42553
/*42511*/           OPC_EmitMergeInputChains1_0,
/*42512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42524*/           OPC_EmitInteger, MVT::i1, 0, 
/*42527*/           OPC_EmitInteger, MVT::i1, 0, 
/*42530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42553*/         /*SwitchType*/ 42, MVT::v4f32,// ->42597
/*42555*/           OPC_EmitMergeInputChains1_0,
/*42556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42568*/           OPC_EmitInteger, MVT::i1, 0, 
/*42571*/           OPC_EmitInteger, MVT::i1, 0, 
/*42574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42597*/         0, // EndSwitchType
/*42598*/       0, /*End of Scope*/
/*42599*/     /*Scope*/ 23|128,6/*791*/, /*->43392*/
/*42601*/       OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*42604*/       OPC_RecordChild2, // #1 = $addr
/*42605*/       OPC_Scope, 27|128,1/*155*/, /*->42763*/ // 5 children in Scope
/*42608*/         OPC_CheckChild2Type, MVT::f32,
/*42610*/         OPC_RecordChild3, // #2 = $rsrc
/*42611*/         OPC_CheckChild3Type, MVT::v8i32,
/*42613*/         OPC_RecordChild4, // #3 = $sampler
/*42614*/         OPC_RecordChild5, // #4 = $dmask
/*42615*/         OPC_RecordChild6, // #5 = $unorm
/*42616*/         OPC_RecordChild7, // #6 = $glc
/*42617*/         OPC_MoveChild, 8,
/*42619*/         OPC_RecordNode, // #7 = $slc
/*42620*/         OPC_MoveParent,
/*42621*/         OPC_MoveChild, 9,
/*42623*/         OPC_RecordNode, // #8 = $lwe
/*42624*/         OPC_MoveParent,
/*42625*/         OPC_MoveChild, 10,
/*42627*/         OPC_RecordNode, // #9 = $da
/*42628*/         OPC_MoveParent,
/*42629*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42674
/*42632*/           OPC_EmitMergeInputChains1_0,
/*42633*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42636*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42639*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42642*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42645*/           OPC_EmitInteger, MVT::i1, 0, 
/*42648*/           OPC_EmitInteger, MVT::i1, 0, 
/*42651*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42654*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42674*/         /*SwitchType*/ 42, MVT::v2f32,// ->42718
/*42676*/           OPC_EmitMergeInputChains1_0,
/*42677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42689*/           OPC_EmitInteger, MVT::i1, 0, 
/*42692*/           OPC_EmitInteger, MVT::i1, 0, 
/*42695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42718*/         /*SwitchType*/ 42, MVT::v4f32,// ->42762
/*42720*/           OPC_EmitMergeInputChains1_0,
/*42721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42733*/           OPC_EmitInteger, MVT::i1, 0, 
/*42736*/           OPC_EmitInteger, MVT::i1, 0, 
/*42739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42762*/         0, // EndSwitchType
/*42763*/       /*Scope*/ 27|128,1/*155*/, /*->42920*/
/*42765*/         OPC_CheckChild2Type, MVT::v2f32,
/*42767*/         OPC_RecordChild3, // #2 = $rsrc
/*42768*/         OPC_CheckChild3Type, MVT::v8i32,
/*42770*/         OPC_RecordChild4, // #3 = $sampler
/*42771*/         OPC_RecordChild5, // #4 = $dmask
/*42772*/         OPC_RecordChild6, // #5 = $unorm
/*42773*/         OPC_RecordChild7, // #6 = $glc
/*42774*/         OPC_MoveChild, 8,
/*42776*/         OPC_RecordNode, // #7 = $slc
/*42777*/         OPC_MoveParent,
/*42778*/         OPC_MoveChild, 9,
/*42780*/         OPC_RecordNode, // #8 = $lwe
/*42781*/         OPC_MoveParent,
/*42782*/         OPC_MoveChild, 10,
/*42784*/         OPC_RecordNode, // #9 = $da
/*42785*/         OPC_MoveParent,
/*42786*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42831
/*42789*/           OPC_EmitMergeInputChains1_0,
/*42790*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42799*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42802*/           OPC_EmitInteger, MVT::i1, 0, 
/*42805*/           OPC_EmitInteger, MVT::i1, 0, 
/*42808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42811*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42831*/         /*SwitchType*/ 42, MVT::v2f32,// ->42875
/*42833*/           OPC_EmitMergeInputChains1_0,
/*42834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42846*/           OPC_EmitInteger, MVT::i1, 0, 
/*42849*/           OPC_EmitInteger, MVT::i1, 0, 
/*42852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42875*/         /*SwitchType*/ 42, MVT::v4f32,// ->42919
/*42877*/           OPC_EmitMergeInputChains1_0,
/*42878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42890*/           OPC_EmitInteger, MVT::i1, 0, 
/*42893*/           OPC_EmitInteger, MVT::i1, 0, 
/*42896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42919*/         0, // EndSwitchType
/*42920*/       /*Scope*/ 27|128,1/*155*/, /*->43077*/
/*42922*/         OPC_CheckChild2Type, MVT::v4f32,
/*42924*/         OPC_RecordChild3, // #2 = $rsrc
/*42925*/         OPC_CheckChild3Type, MVT::v8i32,
/*42927*/         OPC_RecordChild4, // #3 = $sampler
/*42928*/         OPC_RecordChild5, // #4 = $dmask
/*42929*/         OPC_RecordChild6, // #5 = $unorm
/*42930*/         OPC_RecordChild7, // #6 = $glc
/*42931*/         OPC_MoveChild, 8,
/*42933*/         OPC_RecordNode, // #7 = $slc
/*42934*/         OPC_MoveParent,
/*42935*/         OPC_MoveChild, 9,
/*42937*/         OPC_RecordNode, // #8 = $lwe
/*42938*/         OPC_MoveParent,
/*42939*/         OPC_MoveChild, 10,
/*42941*/         OPC_RecordNode, // #9 = $da
/*42942*/         OPC_MoveParent,
/*42943*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42988
/*42946*/           OPC_EmitMergeInputChains1_0,
/*42947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42959*/           OPC_EmitInteger, MVT::i1, 0, 
/*42962*/           OPC_EmitInteger, MVT::i1, 0, 
/*42965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42988*/         /*SwitchType*/ 42, MVT::v2f32,// ->43032
/*42990*/           OPC_EmitMergeInputChains1_0,
/*42991*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42994*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42997*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43000*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43003*/           OPC_EmitInteger, MVT::i1, 0, 
/*43006*/           OPC_EmitInteger, MVT::i1, 0, 
/*43009*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43012*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43032*/         /*SwitchType*/ 42, MVT::v4f32,// ->43076
/*43034*/           OPC_EmitMergeInputChains1_0,
/*43035*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43038*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43047*/           OPC_EmitInteger, MVT::i1, 0, 
/*43050*/           OPC_EmitInteger, MVT::i1, 0, 
/*43053*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43056*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43076*/         0, // EndSwitchType
/*43077*/       /*Scope*/ 27|128,1/*155*/, /*->43234*/
/*43079*/         OPC_CheckChild2Type, MVT::v8f32,
/*43081*/         OPC_RecordChild3, // #2 = $rsrc
/*43082*/         OPC_CheckChild3Type, MVT::v8i32,
/*43084*/         OPC_RecordChild4, // #3 = $sampler
/*43085*/         OPC_RecordChild5, // #4 = $dmask
/*43086*/         OPC_RecordChild6, // #5 = $unorm
/*43087*/         OPC_RecordChild7, // #6 = $glc
/*43088*/         OPC_MoveChild, 8,
/*43090*/         OPC_RecordNode, // #7 = $slc
/*43091*/         OPC_MoveParent,
/*43092*/         OPC_MoveChild, 9,
/*43094*/         OPC_RecordNode, // #8 = $lwe
/*43095*/         OPC_MoveParent,
/*43096*/         OPC_MoveChild, 10,
/*43098*/         OPC_RecordNode, // #9 = $da
/*43099*/         OPC_MoveParent,
/*43100*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43145
/*43103*/           OPC_EmitMergeInputChains1_0,
/*43104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43116*/           OPC_EmitInteger, MVT::i1, 0, 
/*43119*/           OPC_EmitInteger, MVT::i1, 0, 
/*43122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43145*/         /*SwitchType*/ 42, MVT::v2f32,// ->43189
/*43147*/           OPC_EmitMergeInputChains1_0,
/*43148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43160*/           OPC_EmitInteger, MVT::i1, 0, 
/*43163*/           OPC_EmitInteger, MVT::i1, 0, 
/*43166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43189*/         /*SwitchType*/ 42, MVT::v4f32,// ->43233
/*43191*/           OPC_EmitMergeInputChains1_0,
/*43192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43204*/           OPC_EmitInteger, MVT::i1, 0, 
/*43207*/           OPC_EmitInteger, MVT::i1, 0, 
/*43210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43233*/         0, // EndSwitchType
/*43234*/       /*Scope*/ 27|128,1/*155*/, /*->43391*/
/*43236*/         OPC_CheckChild2Type, MVT::v16f32,
/*43238*/         OPC_RecordChild3, // #2 = $rsrc
/*43239*/         OPC_CheckChild3Type, MVT::v8i32,
/*43241*/         OPC_RecordChild4, // #3 = $sampler
/*43242*/         OPC_RecordChild5, // #4 = $dmask
/*43243*/         OPC_RecordChild6, // #5 = $unorm
/*43244*/         OPC_RecordChild7, // #6 = $glc
/*43245*/         OPC_MoveChild, 8,
/*43247*/         OPC_RecordNode, // #7 = $slc
/*43248*/         OPC_MoveParent,
/*43249*/         OPC_MoveChild, 9,
/*43251*/         OPC_RecordNode, // #8 = $lwe
/*43252*/         OPC_MoveParent,
/*43253*/         OPC_MoveChild, 10,
/*43255*/         OPC_RecordNode, // #9 = $da
/*43256*/         OPC_MoveParent,
/*43257*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43302
/*43260*/           OPC_EmitMergeInputChains1_0,
/*43261*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43264*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43267*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43270*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43273*/           OPC_EmitInteger, MVT::i1, 0, 
/*43276*/           OPC_EmitInteger, MVT::i1, 0, 
/*43279*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43282*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43302*/         /*SwitchType*/ 42, MVT::v2f32,// ->43346
/*43304*/           OPC_EmitMergeInputChains1_0,
/*43305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43317*/           OPC_EmitInteger, MVT::i1, 0, 
/*43320*/           OPC_EmitInteger, MVT::i1, 0, 
/*43323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43346*/         /*SwitchType*/ 42, MVT::v4f32,// ->43390
/*43348*/           OPC_EmitMergeInputChains1_0,
/*43349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43361*/           OPC_EmitInteger, MVT::i1, 0, 
/*43364*/           OPC_EmitInteger, MVT::i1, 0, 
/*43367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43390*/         0, // EndSwitchType
/*43391*/       0, /*End of Scope*/
/*43392*/     /*Scope*/ 23|128,6/*791*/, /*->44185*/
/*43394*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*43397*/       OPC_RecordChild2, // #1 = $addr
/*43398*/       OPC_Scope, 27|128,1/*155*/, /*->43556*/ // 5 children in Scope
/*43401*/         OPC_CheckChild2Type, MVT::f32,
/*43403*/         OPC_RecordChild3, // #2 = $rsrc
/*43404*/         OPC_CheckChild3Type, MVT::v8i32,
/*43406*/         OPC_RecordChild4, // #3 = $sampler
/*43407*/         OPC_RecordChild5, // #4 = $dmask
/*43408*/         OPC_RecordChild6, // #5 = $unorm
/*43409*/         OPC_RecordChild7, // #6 = $glc
/*43410*/         OPC_MoveChild, 8,
/*43412*/         OPC_RecordNode, // #7 = $slc
/*43413*/         OPC_MoveParent,
/*43414*/         OPC_MoveChild, 9,
/*43416*/         OPC_RecordNode, // #8 = $lwe
/*43417*/         OPC_MoveParent,
/*43418*/         OPC_MoveChild, 10,
/*43420*/         OPC_RecordNode, // #9 = $da
/*43421*/         OPC_MoveParent,
/*43422*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43467
/*43425*/           OPC_EmitMergeInputChains1_0,
/*43426*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43429*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43432*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43435*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43438*/           OPC_EmitInteger, MVT::i1, 0, 
/*43441*/           OPC_EmitInteger, MVT::i1, 0, 
/*43444*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43447*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43467*/         /*SwitchType*/ 42, MVT::v2f32,// ->43511
/*43469*/           OPC_EmitMergeInputChains1_0,
/*43470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43482*/           OPC_EmitInteger, MVT::i1, 0, 
/*43485*/           OPC_EmitInteger, MVT::i1, 0, 
/*43488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43511*/         /*SwitchType*/ 42, MVT::v4f32,// ->43555
/*43513*/           OPC_EmitMergeInputChains1_0,
/*43514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43526*/           OPC_EmitInteger, MVT::i1, 0, 
/*43529*/           OPC_EmitInteger, MVT::i1, 0, 
/*43532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43555*/         0, // EndSwitchType
/*43556*/       /*Scope*/ 27|128,1/*155*/, /*->43713*/
/*43558*/         OPC_CheckChild2Type, MVT::v2f32,
/*43560*/         OPC_RecordChild3, // #2 = $rsrc
/*43561*/         OPC_CheckChild3Type, MVT::v8i32,
/*43563*/         OPC_RecordChild4, // #3 = $sampler
/*43564*/         OPC_RecordChild5, // #4 = $dmask
/*43565*/         OPC_RecordChild6, // #5 = $unorm
/*43566*/         OPC_RecordChild7, // #6 = $glc
/*43567*/         OPC_MoveChild, 8,
/*43569*/         OPC_RecordNode, // #7 = $slc
/*43570*/         OPC_MoveParent,
/*43571*/         OPC_MoveChild, 9,
/*43573*/         OPC_RecordNode, // #8 = $lwe
/*43574*/         OPC_MoveParent,
/*43575*/         OPC_MoveChild, 10,
/*43577*/         OPC_RecordNode, // #9 = $da
/*43578*/         OPC_MoveParent,
/*43579*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43624
/*43582*/           OPC_EmitMergeInputChains1_0,
/*43583*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43589*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43592*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43595*/           OPC_EmitInteger, MVT::i1, 0, 
/*43598*/           OPC_EmitInteger, MVT::i1, 0, 
/*43601*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43604*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43624*/         /*SwitchType*/ 42, MVT::v2f32,// ->43668
/*43626*/           OPC_EmitMergeInputChains1_0,
/*43627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43639*/           OPC_EmitInteger, MVT::i1, 0, 
/*43642*/           OPC_EmitInteger, MVT::i1, 0, 
/*43645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43668*/         /*SwitchType*/ 42, MVT::v4f32,// ->43712
/*43670*/           OPC_EmitMergeInputChains1_0,
/*43671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43683*/           OPC_EmitInteger, MVT::i1, 0, 
/*43686*/           OPC_EmitInteger, MVT::i1, 0, 
/*43689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43712*/         0, // EndSwitchType
/*43713*/       /*Scope*/ 27|128,1/*155*/, /*->43870*/
/*43715*/         OPC_CheckChild2Type, MVT::v4f32,
/*43717*/         OPC_RecordChild3, // #2 = $rsrc
/*43718*/         OPC_CheckChild3Type, MVT::v8i32,
/*43720*/         OPC_RecordChild4, // #3 = $sampler
/*43721*/         OPC_RecordChild5, // #4 = $dmask
/*43722*/         OPC_RecordChild6, // #5 = $unorm
/*43723*/         OPC_RecordChild7, // #6 = $glc
/*43724*/         OPC_MoveChild, 8,
/*43726*/         OPC_RecordNode, // #7 = $slc
/*43727*/         OPC_MoveParent,
/*43728*/         OPC_MoveChild, 9,
/*43730*/         OPC_RecordNode, // #8 = $lwe
/*43731*/         OPC_MoveParent,
/*43732*/         OPC_MoveChild, 10,
/*43734*/         OPC_RecordNode, // #9 = $da
/*43735*/         OPC_MoveParent,
/*43736*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43781
/*43739*/           OPC_EmitMergeInputChains1_0,
/*43740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43752*/           OPC_EmitInteger, MVT::i1, 0, 
/*43755*/           OPC_EmitInteger, MVT::i1, 0, 
/*43758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43781*/         /*SwitchType*/ 42, MVT::v2f32,// ->43825
/*43783*/           OPC_EmitMergeInputChains1_0,
/*43784*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43790*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43796*/           OPC_EmitInteger, MVT::i1, 0, 
/*43799*/           OPC_EmitInteger, MVT::i1, 0, 
/*43802*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43805*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43825*/         /*SwitchType*/ 42, MVT::v4f32,// ->43869
/*43827*/           OPC_EmitMergeInputChains1_0,
/*43828*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43831*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43834*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43837*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43840*/           OPC_EmitInteger, MVT::i1, 0, 
/*43843*/           OPC_EmitInteger, MVT::i1, 0, 
/*43846*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43849*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43869*/         0, // EndSwitchType
/*43870*/       /*Scope*/ 27|128,1/*155*/, /*->44027*/
/*43872*/         OPC_CheckChild2Type, MVT::v8f32,
/*43874*/         OPC_RecordChild3, // #2 = $rsrc
/*43875*/         OPC_CheckChild3Type, MVT::v8i32,
/*43877*/         OPC_RecordChild4, // #3 = $sampler
/*43878*/         OPC_RecordChild5, // #4 = $dmask
/*43879*/         OPC_RecordChild6, // #5 = $unorm
/*43880*/         OPC_RecordChild7, // #6 = $glc
/*43881*/         OPC_MoveChild, 8,
/*43883*/         OPC_RecordNode, // #7 = $slc
/*43884*/         OPC_MoveParent,
/*43885*/         OPC_MoveChild, 9,
/*43887*/         OPC_RecordNode, // #8 = $lwe
/*43888*/         OPC_MoveParent,
/*43889*/         OPC_MoveChild, 10,
/*43891*/         OPC_RecordNode, // #9 = $da
/*43892*/         OPC_MoveParent,
/*43893*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43938
/*43896*/           OPC_EmitMergeInputChains1_0,
/*43897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43909*/           OPC_EmitInteger, MVT::i1, 0, 
/*43912*/           OPC_EmitInteger, MVT::i1, 0, 
/*43915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43938*/         /*SwitchType*/ 42, MVT::v2f32,// ->43982
/*43940*/           OPC_EmitMergeInputChains1_0,
/*43941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43953*/           OPC_EmitInteger, MVT::i1, 0, 
/*43956*/           OPC_EmitInteger, MVT::i1, 0, 
/*43959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43982*/         /*SwitchType*/ 42, MVT::v4f32,// ->44026
/*43984*/           OPC_EmitMergeInputChains1_0,
/*43985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43997*/           OPC_EmitInteger, MVT::i1, 0, 
/*44000*/           OPC_EmitInteger, MVT::i1, 0, 
/*44003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44026*/         0, // EndSwitchType
/*44027*/       /*Scope*/ 27|128,1/*155*/, /*->44184*/
/*44029*/         OPC_CheckChild2Type, MVT::v16f32,
/*44031*/         OPC_RecordChild3, // #2 = $rsrc
/*44032*/         OPC_CheckChild3Type, MVT::v8i32,
/*44034*/         OPC_RecordChild4, // #3 = $sampler
/*44035*/         OPC_RecordChild5, // #4 = $dmask
/*44036*/         OPC_RecordChild6, // #5 = $unorm
/*44037*/         OPC_RecordChild7, // #6 = $glc
/*44038*/         OPC_MoveChild, 8,
/*44040*/         OPC_RecordNode, // #7 = $slc
/*44041*/         OPC_MoveParent,
/*44042*/         OPC_MoveChild, 9,
/*44044*/         OPC_RecordNode, // #8 = $lwe
/*44045*/         OPC_MoveParent,
/*44046*/         OPC_MoveChild, 10,
/*44048*/         OPC_RecordNode, // #9 = $da
/*44049*/         OPC_MoveParent,
/*44050*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44095
/*44053*/           OPC_EmitMergeInputChains1_0,
/*44054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44066*/           OPC_EmitInteger, MVT::i1, 0, 
/*44069*/           OPC_EmitInteger, MVT::i1, 0, 
/*44072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44095*/         /*SwitchType*/ 42, MVT::v2f32,// ->44139
/*44097*/           OPC_EmitMergeInputChains1_0,
/*44098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44110*/           OPC_EmitInteger, MVT::i1, 0, 
/*44113*/           OPC_EmitInteger, MVT::i1, 0, 
/*44116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44139*/         /*SwitchType*/ 42, MVT::v4f32,// ->44183
/*44141*/           OPC_EmitMergeInputChains1_0,
/*44142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44154*/           OPC_EmitInteger, MVT::i1, 0, 
/*44157*/           OPC_EmitInteger, MVT::i1, 0, 
/*44160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44183*/         0, // EndSwitchType
/*44184*/       0, /*End of Scope*/
/*44185*/     /*Scope*/ 23|128,6/*791*/, /*->44978*/
/*44187*/       OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*44190*/       OPC_RecordChild2, // #1 = $addr
/*44191*/       OPC_Scope, 27|128,1/*155*/, /*->44349*/ // 5 children in Scope
/*44194*/         OPC_CheckChild2Type, MVT::f32,
/*44196*/         OPC_RecordChild3, // #2 = $rsrc
/*44197*/         OPC_CheckChild3Type, MVT::v8i32,
/*44199*/         OPC_RecordChild4, // #3 = $sampler
/*44200*/         OPC_RecordChild5, // #4 = $dmask
/*44201*/         OPC_RecordChild6, // #5 = $unorm
/*44202*/         OPC_RecordChild7, // #6 = $glc
/*44203*/         OPC_MoveChild, 8,
/*44205*/         OPC_RecordNode, // #7 = $slc
/*44206*/         OPC_MoveParent,
/*44207*/         OPC_MoveChild, 9,
/*44209*/         OPC_RecordNode, // #8 = $lwe
/*44210*/         OPC_MoveParent,
/*44211*/         OPC_MoveChild, 10,
/*44213*/         OPC_RecordNode, // #9 = $da
/*44214*/         OPC_MoveParent,
/*44215*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44260
/*44218*/           OPC_EmitMergeInputChains1_0,
/*44219*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44222*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44225*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44228*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44231*/           OPC_EmitInteger, MVT::i1, 0, 
/*44234*/           OPC_EmitInteger, MVT::i1, 0, 
/*44237*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44240*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44243*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44260*/         /*SwitchType*/ 42, MVT::v2f32,// ->44304
/*44262*/           OPC_EmitMergeInputChains1_0,
/*44263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44275*/           OPC_EmitInteger, MVT::i1, 0, 
/*44278*/           OPC_EmitInteger, MVT::i1, 0, 
/*44281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44304*/         /*SwitchType*/ 42, MVT::v4f32,// ->44348
/*44306*/           OPC_EmitMergeInputChains1_0,
/*44307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44319*/           OPC_EmitInteger, MVT::i1, 0, 
/*44322*/           OPC_EmitInteger, MVT::i1, 0, 
/*44325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44348*/         0, // EndSwitchType
/*44349*/       /*Scope*/ 27|128,1/*155*/, /*->44506*/
/*44351*/         OPC_CheckChild2Type, MVT::v2f32,
/*44353*/         OPC_RecordChild3, // #2 = $rsrc
/*44354*/         OPC_CheckChild3Type, MVT::v8i32,
/*44356*/         OPC_RecordChild4, // #3 = $sampler
/*44357*/         OPC_RecordChild5, // #4 = $dmask
/*44358*/         OPC_RecordChild6, // #5 = $unorm
/*44359*/         OPC_RecordChild7, // #6 = $glc
/*44360*/         OPC_MoveChild, 8,
/*44362*/         OPC_RecordNode, // #7 = $slc
/*44363*/         OPC_MoveParent,
/*44364*/         OPC_MoveChild, 9,
/*44366*/         OPC_RecordNode, // #8 = $lwe
/*44367*/         OPC_MoveParent,
/*44368*/         OPC_MoveChild, 10,
/*44370*/         OPC_RecordNode, // #9 = $da
/*44371*/         OPC_MoveParent,
/*44372*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44417
/*44375*/           OPC_EmitMergeInputChains1_0,
/*44376*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44379*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44382*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44385*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44388*/           OPC_EmitInteger, MVT::i1, 0, 
/*44391*/           OPC_EmitInteger, MVT::i1, 0, 
/*44394*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44397*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44417*/         /*SwitchType*/ 42, MVT::v2f32,// ->44461
/*44419*/           OPC_EmitMergeInputChains1_0,
/*44420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44432*/           OPC_EmitInteger, MVT::i1, 0, 
/*44435*/           OPC_EmitInteger, MVT::i1, 0, 
/*44438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44461*/         /*SwitchType*/ 42, MVT::v4f32,// ->44505
/*44463*/           OPC_EmitMergeInputChains1_0,
/*44464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44476*/           OPC_EmitInteger, MVT::i1, 0, 
/*44479*/           OPC_EmitInteger, MVT::i1, 0, 
/*44482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44505*/         0, // EndSwitchType
/*44506*/       /*Scope*/ 27|128,1/*155*/, /*->44663*/
/*44508*/         OPC_CheckChild2Type, MVT::v4f32,
/*44510*/         OPC_RecordChild3, // #2 = $rsrc
/*44511*/         OPC_CheckChild3Type, MVT::v8i32,
/*44513*/         OPC_RecordChild4, // #3 = $sampler
/*44514*/         OPC_RecordChild5, // #4 = $dmask
/*44515*/         OPC_RecordChild6, // #5 = $unorm
/*44516*/         OPC_RecordChild7, // #6 = $glc
/*44517*/         OPC_MoveChild, 8,
/*44519*/         OPC_RecordNode, // #7 = $slc
/*44520*/         OPC_MoveParent,
/*44521*/         OPC_MoveChild, 9,
/*44523*/         OPC_RecordNode, // #8 = $lwe
/*44524*/         OPC_MoveParent,
/*44525*/         OPC_MoveChild, 10,
/*44527*/         OPC_RecordNode, // #9 = $da
/*44528*/         OPC_MoveParent,
/*44529*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44574
/*44532*/           OPC_EmitMergeInputChains1_0,
/*44533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44545*/           OPC_EmitInteger, MVT::i1, 0, 
/*44548*/           OPC_EmitInteger, MVT::i1, 0, 
/*44551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44574*/         /*SwitchType*/ 42, MVT::v2f32,// ->44618
/*44576*/           OPC_EmitMergeInputChains1_0,
/*44577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44580*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44583*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44586*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44589*/           OPC_EmitInteger, MVT::i1, 0, 
/*44592*/           OPC_EmitInteger, MVT::i1, 0, 
/*44595*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44598*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44618*/         /*SwitchType*/ 42, MVT::v4f32,// ->44662
/*44620*/           OPC_EmitMergeInputChains1_0,
/*44621*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44627*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44630*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44633*/           OPC_EmitInteger, MVT::i1, 0, 
/*44636*/           OPC_EmitInteger, MVT::i1, 0, 
/*44639*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44642*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44662*/         0, // EndSwitchType
/*44663*/       /*Scope*/ 27|128,1/*155*/, /*->44820*/
/*44665*/         OPC_CheckChild2Type, MVT::v8f32,
/*44667*/         OPC_RecordChild3, // #2 = $rsrc
/*44668*/         OPC_CheckChild3Type, MVT::v8i32,
/*44670*/         OPC_RecordChild4, // #3 = $sampler
/*44671*/         OPC_RecordChild5, // #4 = $dmask
/*44672*/         OPC_RecordChild6, // #5 = $unorm
/*44673*/         OPC_RecordChild7, // #6 = $glc
/*44674*/         OPC_MoveChild, 8,
/*44676*/         OPC_RecordNode, // #7 = $slc
/*44677*/         OPC_MoveParent,
/*44678*/         OPC_MoveChild, 9,
/*44680*/         OPC_RecordNode, // #8 = $lwe
/*44681*/         OPC_MoveParent,
/*44682*/         OPC_MoveChild, 10,
/*44684*/         OPC_RecordNode, // #9 = $da
/*44685*/         OPC_MoveParent,
/*44686*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44731
/*44689*/           OPC_EmitMergeInputChains1_0,
/*44690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44702*/           OPC_EmitInteger, MVT::i1, 0, 
/*44705*/           OPC_EmitInteger, MVT::i1, 0, 
/*44708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44731*/         /*SwitchType*/ 42, MVT::v2f32,// ->44775
/*44733*/           OPC_EmitMergeInputChains1_0,
/*44734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44746*/           OPC_EmitInteger, MVT::i1, 0, 
/*44749*/           OPC_EmitInteger, MVT::i1, 0, 
/*44752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44775*/         /*SwitchType*/ 42, MVT::v4f32,// ->44819
/*44777*/           OPC_EmitMergeInputChains1_0,
/*44778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44790*/           OPC_EmitInteger, MVT::i1, 0, 
/*44793*/           OPC_EmitInteger, MVT::i1, 0, 
/*44796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44819*/         0, // EndSwitchType
/*44820*/       /*Scope*/ 27|128,1/*155*/, /*->44977*/
/*44822*/         OPC_CheckChild2Type, MVT::v16f32,
/*44824*/         OPC_RecordChild3, // #2 = $rsrc
/*44825*/         OPC_CheckChild3Type, MVT::v8i32,
/*44827*/         OPC_RecordChild4, // #3 = $sampler
/*44828*/         OPC_RecordChild5, // #4 = $dmask
/*44829*/         OPC_RecordChild6, // #5 = $unorm
/*44830*/         OPC_RecordChild7, // #6 = $glc
/*44831*/         OPC_MoveChild, 8,
/*44833*/         OPC_RecordNode, // #7 = $slc
/*44834*/         OPC_MoveParent,
/*44835*/         OPC_MoveChild, 9,
/*44837*/         OPC_RecordNode, // #8 = $lwe
/*44838*/         OPC_MoveParent,
/*44839*/         OPC_MoveChild, 10,
/*44841*/         OPC_RecordNode, // #9 = $da
/*44842*/         OPC_MoveParent,
/*44843*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44888
/*44846*/           OPC_EmitMergeInputChains1_0,
/*44847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44859*/           OPC_EmitInteger, MVT::i1, 0, 
/*44862*/           OPC_EmitInteger, MVT::i1, 0, 
/*44865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44888*/         /*SwitchType*/ 42, MVT::v2f32,// ->44932
/*44890*/           OPC_EmitMergeInputChains1_0,
/*44891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44903*/           OPC_EmitInteger, MVT::i1, 0, 
/*44906*/           OPC_EmitInteger, MVT::i1, 0, 
/*44909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44932*/         /*SwitchType*/ 42, MVT::v4f32,// ->44976
/*44934*/           OPC_EmitMergeInputChains1_0,
/*44935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44947*/           OPC_EmitInteger, MVT::i1, 0, 
/*44950*/           OPC_EmitInteger, MVT::i1, 0, 
/*44953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44976*/         0, // EndSwitchType
/*44977*/       0, /*End of Scope*/
/*44978*/     /*Scope*/ 23|128,6/*791*/, /*->45771*/
/*44980*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*44983*/       OPC_RecordChild2, // #1 = $addr
/*44984*/       OPC_Scope, 27|128,1/*155*/, /*->45142*/ // 5 children in Scope
/*44987*/         OPC_CheckChild2Type, MVT::f32,
/*44989*/         OPC_RecordChild3, // #2 = $rsrc
/*44990*/         OPC_CheckChild3Type, MVT::v8i32,
/*44992*/         OPC_RecordChild4, // #3 = $sampler
/*44993*/         OPC_RecordChild5, // #4 = $dmask
/*44994*/         OPC_RecordChild6, // #5 = $unorm
/*44995*/         OPC_RecordChild7, // #6 = $glc
/*44996*/         OPC_MoveChild, 8,
/*44998*/         OPC_RecordNode, // #7 = $slc
/*44999*/         OPC_MoveParent,
/*45000*/         OPC_MoveChild, 9,
/*45002*/         OPC_RecordNode, // #8 = $lwe
/*45003*/         OPC_MoveParent,
/*45004*/         OPC_MoveChild, 10,
/*45006*/         OPC_RecordNode, // #9 = $da
/*45007*/         OPC_MoveParent,
/*45008*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45053
/*45011*/           OPC_EmitMergeInputChains1_0,
/*45012*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45015*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45018*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45021*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45024*/           OPC_EmitInteger, MVT::i1, 0, 
/*45027*/           OPC_EmitInteger, MVT::i1, 0, 
/*45030*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45033*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45053*/         /*SwitchType*/ 42, MVT::v2f32,// ->45097
/*45055*/           OPC_EmitMergeInputChains1_0,
/*45056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45068*/           OPC_EmitInteger, MVT::i1, 0, 
/*45071*/           OPC_EmitInteger, MVT::i1, 0, 
/*45074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45097*/         /*SwitchType*/ 42, MVT::v4f32,// ->45141
/*45099*/           OPC_EmitMergeInputChains1_0,
/*45100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45112*/           OPC_EmitInteger, MVT::i1, 0, 
/*45115*/           OPC_EmitInteger, MVT::i1, 0, 
/*45118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45141*/         0, // EndSwitchType
/*45142*/       /*Scope*/ 27|128,1/*155*/, /*->45299*/
/*45144*/         OPC_CheckChild2Type, MVT::v2f32,
/*45146*/         OPC_RecordChild3, // #2 = $rsrc
/*45147*/         OPC_CheckChild3Type, MVT::v8i32,
/*45149*/         OPC_RecordChild4, // #3 = $sampler
/*45150*/         OPC_RecordChild5, // #4 = $dmask
/*45151*/         OPC_RecordChild6, // #5 = $unorm
/*45152*/         OPC_RecordChild7, // #6 = $glc
/*45153*/         OPC_MoveChild, 8,
/*45155*/         OPC_RecordNode, // #7 = $slc
/*45156*/         OPC_MoveParent,
/*45157*/         OPC_MoveChild, 9,
/*45159*/         OPC_RecordNode, // #8 = $lwe
/*45160*/         OPC_MoveParent,
/*45161*/         OPC_MoveChild, 10,
/*45163*/         OPC_RecordNode, // #9 = $da
/*45164*/         OPC_MoveParent,
/*45165*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45210
/*45168*/           OPC_EmitMergeInputChains1_0,
/*45169*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45172*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45175*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45178*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45181*/           OPC_EmitInteger, MVT::i1, 0, 
/*45184*/           OPC_EmitInteger, MVT::i1, 0, 
/*45187*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45190*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45210*/         /*SwitchType*/ 42, MVT::v2f32,// ->45254
/*45212*/           OPC_EmitMergeInputChains1_0,
/*45213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45225*/           OPC_EmitInteger, MVT::i1, 0, 
/*45228*/           OPC_EmitInteger, MVT::i1, 0, 
/*45231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45254*/         /*SwitchType*/ 42, MVT::v4f32,// ->45298
/*45256*/           OPC_EmitMergeInputChains1_0,
/*45257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45269*/           OPC_EmitInteger, MVT::i1, 0, 
/*45272*/           OPC_EmitInteger, MVT::i1, 0, 
/*45275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45298*/         0, // EndSwitchType
/*45299*/       /*Scope*/ 27|128,1/*155*/, /*->45456*/
/*45301*/         OPC_CheckChild2Type, MVT::v4f32,
/*45303*/         OPC_RecordChild3, // #2 = $rsrc
/*45304*/         OPC_CheckChild3Type, MVT::v8i32,
/*45306*/         OPC_RecordChild4, // #3 = $sampler
/*45307*/         OPC_RecordChild5, // #4 = $dmask
/*45308*/         OPC_RecordChild6, // #5 = $unorm
/*45309*/         OPC_RecordChild7, // #6 = $glc
/*45310*/         OPC_MoveChild, 8,
/*45312*/         OPC_RecordNode, // #7 = $slc
/*45313*/         OPC_MoveParent,
/*45314*/         OPC_MoveChild, 9,
/*45316*/         OPC_RecordNode, // #8 = $lwe
/*45317*/         OPC_MoveParent,
/*45318*/         OPC_MoveChild, 10,
/*45320*/         OPC_RecordNode, // #9 = $da
/*45321*/         OPC_MoveParent,
/*45322*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45367
/*45325*/           OPC_EmitMergeInputChains1_0,
/*45326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45338*/           OPC_EmitInteger, MVT::i1, 0, 
/*45341*/           OPC_EmitInteger, MVT::i1, 0, 
/*45344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45367*/         /*SwitchType*/ 42, MVT::v2f32,// ->45411
/*45369*/           OPC_EmitMergeInputChains1_0,
/*45370*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45373*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45376*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45382*/           OPC_EmitInteger, MVT::i1, 0, 
/*45385*/           OPC_EmitInteger, MVT::i1, 0, 
/*45388*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45391*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45411*/         /*SwitchType*/ 42, MVT::v4f32,// ->45455
/*45413*/           OPC_EmitMergeInputChains1_0,
/*45414*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45417*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45420*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45426*/           OPC_EmitInteger, MVT::i1, 0, 
/*45429*/           OPC_EmitInteger, MVT::i1, 0, 
/*45432*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45435*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45455*/         0, // EndSwitchType
/*45456*/       /*Scope*/ 27|128,1/*155*/, /*->45613*/
/*45458*/         OPC_CheckChild2Type, MVT::v8f32,
/*45460*/         OPC_RecordChild3, // #2 = $rsrc
/*45461*/         OPC_CheckChild3Type, MVT::v8i32,
/*45463*/         OPC_RecordChild4, // #3 = $sampler
/*45464*/         OPC_RecordChild5, // #4 = $dmask
/*45465*/         OPC_RecordChild6, // #5 = $unorm
/*45466*/         OPC_RecordChild7, // #6 = $glc
/*45467*/         OPC_MoveChild, 8,
/*45469*/         OPC_RecordNode, // #7 = $slc
/*45470*/         OPC_MoveParent,
/*45471*/         OPC_MoveChild, 9,
/*45473*/         OPC_RecordNode, // #8 = $lwe
/*45474*/         OPC_MoveParent,
/*45475*/         OPC_MoveChild, 10,
/*45477*/         OPC_RecordNode, // #9 = $da
/*45478*/         OPC_MoveParent,
/*45479*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45524
/*45482*/           OPC_EmitMergeInputChains1_0,
/*45483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45495*/           OPC_EmitInteger, MVT::i1, 0, 
/*45498*/           OPC_EmitInteger, MVT::i1, 0, 
/*45501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45524*/         /*SwitchType*/ 42, MVT::v2f32,// ->45568
/*45526*/           OPC_EmitMergeInputChains1_0,
/*45527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45539*/           OPC_EmitInteger, MVT::i1, 0, 
/*45542*/           OPC_EmitInteger, MVT::i1, 0, 
/*45545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45568*/         /*SwitchType*/ 42, MVT::v4f32,// ->45612
/*45570*/           OPC_EmitMergeInputChains1_0,
/*45571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45583*/           OPC_EmitInteger, MVT::i1, 0, 
/*45586*/           OPC_EmitInteger, MVT::i1, 0, 
/*45589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45612*/         0, // EndSwitchType
/*45613*/       /*Scope*/ 27|128,1/*155*/, /*->45770*/
/*45615*/         OPC_CheckChild2Type, MVT::v16f32,
/*45617*/         OPC_RecordChild3, // #2 = $rsrc
/*45618*/         OPC_CheckChild3Type, MVT::v8i32,
/*45620*/         OPC_RecordChild4, // #3 = $sampler
/*45621*/         OPC_RecordChild5, // #4 = $dmask
/*45622*/         OPC_RecordChild6, // #5 = $unorm
/*45623*/         OPC_RecordChild7, // #6 = $glc
/*45624*/         OPC_MoveChild, 8,
/*45626*/         OPC_RecordNode, // #7 = $slc
/*45627*/         OPC_MoveParent,
/*45628*/         OPC_MoveChild, 9,
/*45630*/         OPC_RecordNode, // #8 = $lwe
/*45631*/         OPC_MoveParent,
/*45632*/         OPC_MoveChild, 10,
/*45634*/         OPC_RecordNode, // #9 = $da
/*45635*/         OPC_MoveParent,
/*45636*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45681
/*45639*/           OPC_EmitMergeInputChains1_0,
/*45640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45652*/           OPC_EmitInteger, MVT::i1, 0, 
/*45655*/           OPC_EmitInteger, MVT::i1, 0, 
/*45658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45681*/         /*SwitchType*/ 42, MVT::v2f32,// ->45725
/*45683*/           OPC_EmitMergeInputChains1_0,
/*45684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45696*/           OPC_EmitInteger, MVT::i1, 0, 
/*45699*/           OPC_EmitInteger, MVT::i1, 0, 
/*45702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45725*/         /*SwitchType*/ 42, MVT::v4f32,// ->45769
/*45727*/           OPC_EmitMergeInputChains1_0,
/*45728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45740*/           OPC_EmitInteger, MVT::i1, 0, 
/*45743*/           OPC_EmitInteger, MVT::i1, 0, 
/*45746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45769*/         0, // EndSwitchType
/*45770*/       0, /*End of Scope*/
/*45771*/     /*Scope*/ 23|128,6/*791*/, /*->46564*/
/*45773*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*45776*/       OPC_RecordChild2, // #1 = $addr
/*45777*/       OPC_Scope, 27|128,1/*155*/, /*->45935*/ // 5 children in Scope
/*45780*/         OPC_CheckChild2Type, MVT::f32,
/*45782*/         OPC_RecordChild3, // #2 = $rsrc
/*45783*/         OPC_CheckChild3Type, MVT::v8i32,
/*45785*/         OPC_RecordChild4, // #3 = $sampler
/*45786*/         OPC_RecordChild5, // #4 = $dmask
/*45787*/         OPC_RecordChild6, // #5 = $unorm
/*45788*/         OPC_RecordChild7, // #6 = $glc
/*45789*/         OPC_MoveChild, 8,
/*45791*/         OPC_RecordNode, // #7 = $slc
/*45792*/         OPC_MoveParent,
/*45793*/         OPC_MoveChild, 9,
/*45795*/         OPC_RecordNode, // #8 = $lwe
/*45796*/         OPC_MoveParent,
/*45797*/         OPC_MoveChild, 10,
/*45799*/         OPC_RecordNode, // #9 = $da
/*45800*/         OPC_MoveParent,
/*45801*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45846
/*45804*/           OPC_EmitMergeInputChains1_0,
/*45805*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45808*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45811*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45814*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45817*/           OPC_EmitInteger, MVT::i1, 0, 
/*45820*/           OPC_EmitInteger, MVT::i1, 0, 
/*45823*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45826*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45846*/         /*SwitchType*/ 42, MVT::v2f32,// ->45890
/*45848*/           OPC_EmitMergeInputChains1_0,
/*45849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45861*/           OPC_EmitInteger, MVT::i1, 0, 
/*45864*/           OPC_EmitInteger, MVT::i1, 0, 
/*45867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45890*/         /*SwitchType*/ 42, MVT::v4f32,// ->45934
/*45892*/           OPC_EmitMergeInputChains1_0,
/*45893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45905*/           OPC_EmitInteger, MVT::i1, 0, 
/*45908*/           OPC_EmitInteger, MVT::i1, 0, 
/*45911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45934*/         0, // EndSwitchType
/*45935*/       /*Scope*/ 27|128,1/*155*/, /*->46092*/
/*45937*/         OPC_CheckChild2Type, MVT::v2f32,
/*45939*/         OPC_RecordChild3, // #2 = $rsrc
/*45940*/         OPC_CheckChild3Type, MVT::v8i32,
/*45942*/         OPC_RecordChild4, // #3 = $sampler
/*45943*/         OPC_RecordChild5, // #4 = $dmask
/*45944*/         OPC_RecordChild6, // #5 = $unorm
/*45945*/         OPC_RecordChild7, // #6 = $glc
/*45946*/         OPC_MoveChild, 8,
/*45948*/         OPC_RecordNode, // #7 = $slc
/*45949*/         OPC_MoveParent,
/*45950*/         OPC_MoveChild, 9,
/*45952*/         OPC_RecordNode, // #8 = $lwe
/*45953*/         OPC_MoveParent,
/*45954*/         OPC_MoveChild, 10,
/*45956*/         OPC_RecordNode, // #9 = $da
/*45957*/         OPC_MoveParent,
/*45958*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46003
/*45961*/           OPC_EmitMergeInputChains1_0,
/*45962*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45965*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45974*/           OPC_EmitInteger, MVT::i1, 0, 
/*45977*/           OPC_EmitInteger, MVT::i1, 0, 
/*45980*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45983*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46003*/         /*SwitchType*/ 42, MVT::v2f32,// ->46047
/*46005*/           OPC_EmitMergeInputChains1_0,
/*46006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46018*/           OPC_EmitInteger, MVT::i1, 0, 
/*46021*/           OPC_EmitInteger, MVT::i1, 0, 
/*46024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46047*/         /*SwitchType*/ 42, MVT::v4f32,// ->46091
/*46049*/           OPC_EmitMergeInputChains1_0,
/*46050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46062*/           OPC_EmitInteger, MVT::i1, 0, 
/*46065*/           OPC_EmitInteger, MVT::i1, 0, 
/*46068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46091*/         0, // EndSwitchType
/*46092*/       /*Scope*/ 27|128,1/*155*/, /*->46249*/
/*46094*/         OPC_CheckChild2Type, MVT::v4f32,
/*46096*/         OPC_RecordChild3, // #2 = $rsrc
/*46097*/         OPC_CheckChild3Type, MVT::v8i32,
/*46099*/         OPC_RecordChild4, // #3 = $sampler
/*46100*/         OPC_RecordChild5, // #4 = $dmask
/*46101*/         OPC_RecordChild6, // #5 = $unorm
/*46102*/         OPC_RecordChild7, // #6 = $glc
/*46103*/         OPC_MoveChild, 8,
/*46105*/         OPC_RecordNode, // #7 = $slc
/*46106*/         OPC_MoveParent,
/*46107*/         OPC_MoveChild, 9,
/*46109*/         OPC_RecordNode, // #8 = $lwe
/*46110*/         OPC_MoveParent,
/*46111*/         OPC_MoveChild, 10,
/*46113*/         OPC_RecordNode, // #9 = $da
/*46114*/         OPC_MoveParent,
/*46115*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46160
/*46118*/           OPC_EmitMergeInputChains1_0,
/*46119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46131*/           OPC_EmitInteger, MVT::i1, 0, 
/*46134*/           OPC_EmitInteger, MVT::i1, 0, 
/*46137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46160*/         /*SwitchType*/ 42, MVT::v2f32,// ->46204
/*46162*/           OPC_EmitMergeInputChains1_0,
/*46163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46175*/           OPC_EmitInteger, MVT::i1, 0, 
/*46178*/           OPC_EmitInteger, MVT::i1, 0, 
/*46181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46204*/         /*SwitchType*/ 42, MVT::v4f32,// ->46248
/*46206*/           OPC_EmitMergeInputChains1_0,
/*46207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46210*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46213*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46216*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46219*/           OPC_EmitInteger, MVT::i1, 0, 
/*46222*/           OPC_EmitInteger, MVT::i1, 0, 
/*46225*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46228*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46248*/         0, // EndSwitchType
/*46249*/       /*Scope*/ 27|128,1/*155*/, /*->46406*/
/*46251*/         OPC_CheckChild2Type, MVT::v8f32,
/*46253*/         OPC_RecordChild3, // #2 = $rsrc
/*46254*/         OPC_CheckChild3Type, MVT::v8i32,
/*46256*/         OPC_RecordChild4, // #3 = $sampler
/*46257*/         OPC_RecordChild5, // #4 = $dmask
/*46258*/         OPC_RecordChild6, // #5 = $unorm
/*46259*/         OPC_RecordChild7, // #6 = $glc
/*46260*/         OPC_MoveChild, 8,
/*46262*/         OPC_RecordNode, // #7 = $slc
/*46263*/         OPC_MoveParent,
/*46264*/         OPC_MoveChild, 9,
/*46266*/         OPC_RecordNode, // #8 = $lwe
/*46267*/         OPC_MoveParent,
/*46268*/         OPC_MoveChild, 10,
/*46270*/         OPC_RecordNode, // #9 = $da
/*46271*/         OPC_MoveParent,
/*46272*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46317
/*46275*/           OPC_EmitMergeInputChains1_0,
/*46276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46288*/           OPC_EmitInteger, MVT::i1, 0, 
/*46291*/           OPC_EmitInteger, MVT::i1, 0, 
/*46294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46317*/         /*SwitchType*/ 42, MVT::v2f32,// ->46361
/*46319*/           OPC_EmitMergeInputChains1_0,
/*46320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46332*/           OPC_EmitInteger, MVT::i1, 0, 
/*46335*/           OPC_EmitInteger, MVT::i1, 0, 
/*46338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46361*/         /*SwitchType*/ 42, MVT::v4f32,// ->46405
/*46363*/           OPC_EmitMergeInputChains1_0,
/*46364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46376*/           OPC_EmitInteger, MVT::i1, 0, 
/*46379*/           OPC_EmitInteger, MVT::i1, 0, 
/*46382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46405*/         0, // EndSwitchType
/*46406*/       /*Scope*/ 27|128,1/*155*/, /*->46563*/
/*46408*/         OPC_CheckChild2Type, MVT::v16f32,
/*46410*/         OPC_RecordChild3, // #2 = $rsrc
/*46411*/         OPC_CheckChild3Type, MVT::v8i32,
/*46413*/         OPC_RecordChild4, // #3 = $sampler
/*46414*/         OPC_RecordChild5, // #4 = $dmask
/*46415*/         OPC_RecordChild6, // #5 = $unorm
/*46416*/         OPC_RecordChild7, // #6 = $glc
/*46417*/         OPC_MoveChild, 8,
/*46419*/         OPC_RecordNode, // #7 = $slc
/*46420*/         OPC_MoveParent,
/*46421*/         OPC_MoveChild, 9,
/*46423*/         OPC_RecordNode, // #8 = $lwe
/*46424*/         OPC_MoveParent,
/*46425*/         OPC_MoveChild, 10,
/*46427*/         OPC_RecordNode, // #9 = $da
/*46428*/         OPC_MoveParent,
/*46429*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46474
/*46432*/           OPC_EmitMergeInputChains1_0,
/*46433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46445*/           OPC_EmitInteger, MVT::i1, 0, 
/*46448*/           OPC_EmitInteger, MVT::i1, 0, 
/*46451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46474*/         /*SwitchType*/ 42, MVT::v2f32,// ->46518
/*46476*/           OPC_EmitMergeInputChains1_0,
/*46477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46489*/           OPC_EmitInteger, MVT::i1, 0, 
/*46492*/           OPC_EmitInteger, MVT::i1, 0, 
/*46495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46518*/         /*SwitchType*/ 42, MVT::v4f32,// ->46562
/*46520*/           OPC_EmitMergeInputChains1_0,
/*46521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46533*/           OPC_EmitInteger, MVT::i1, 0, 
/*46536*/           OPC_EmitInteger, MVT::i1, 0, 
/*46539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46562*/         0, // EndSwitchType
/*46563*/       0, /*End of Scope*/
/*46564*/     /*Scope*/ 23|128,6/*791*/, /*->47357*/
/*46566*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*46569*/       OPC_RecordChild2, // #1 = $addr
/*46570*/       OPC_Scope, 27|128,1/*155*/, /*->46728*/ // 5 children in Scope
/*46573*/         OPC_CheckChild2Type, MVT::f32,
/*46575*/         OPC_RecordChild3, // #2 = $rsrc
/*46576*/         OPC_CheckChild3Type, MVT::v8i32,
/*46578*/         OPC_RecordChild4, // #3 = $sampler
/*46579*/         OPC_RecordChild5, // #4 = $dmask
/*46580*/         OPC_RecordChild6, // #5 = $unorm
/*46581*/         OPC_RecordChild7, // #6 = $glc
/*46582*/         OPC_MoveChild, 8,
/*46584*/         OPC_RecordNode, // #7 = $slc
/*46585*/         OPC_MoveParent,
/*46586*/         OPC_MoveChild, 9,
/*46588*/         OPC_RecordNode, // #8 = $lwe
/*46589*/         OPC_MoveParent,
/*46590*/         OPC_MoveChild, 10,
/*46592*/         OPC_RecordNode, // #9 = $da
/*46593*/         OPC_MoveParent,
/*46594*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46639
/*46597*/           OPC_EmitMergeInputChains1_0,
/*46598*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46601*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46604*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46607*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46610*/           OPC_EmitInteger, MVT::i1, 0, 
/*46613*/           OPC_EmitInteger, MVT::i1, 0, 
/*46616*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46619*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46622*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46639*/         /*SwitchType*/ 42, MVT::v2f32,// ->46683
/*46641*/           OPC_EmitMergeInputChains1_0,
/*46642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46654*/           OPC_EmitInteger, MVT::i1, 0, 
/*46657*/           OPC_EmitInteger, MVT::i1, 0, 
/*46660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46683*/         /*SwitchType*/ 42, MVT::v4f32,// ->46727
/*46685*/           OPC_EmitMergeInputChains1_0,
/*46686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46698*/           OPC_EmitInteger, MVT::i1, 0, 
/*46701*/           OPC_EmitInteger, MVT::i1, 0, 
/*46704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46727*/         0, // EndSwitchType
/*46728*/       /*Scope*/ 27|128,1/*155*/, /*->46885*/
/*46730*/         OPC_CheckChild2Type, MVT::v2f32,
/*46732*/         OPC_RecordChild3, // #2 = $rsrc
/*46733*/         OPC_CheckChild3Type, MVT::v8i32,
/*46735*/         OPC_RecordChild4, // #3 = $sampler
/*46736*/         OPC_RecordChild5, // #4 = $dmask
/*46737*/         OPC_RecordChild6, // #5 = $unorm
/*46738*/         OPC_RecordChild7, // #6 = $glc
/*46739*/         OPC_MoveChild, 8,
/*46741*/         OPC_RecordNode, // #7 = $slc
/*46742*/         OPC_MoveParent,
/*46743*/         OPC_MoveChild, 9,
/*46745*/         OPC_RecordNode, // #8 = $lwe
/*46746*/         OPC_MoveParent,
/*46747*/         OPC_MoveChild, 10,
/*46749*/         OPC_RecordNode, // #9 = $da
/*46750*/         OPC_MoveParent,
/*46751*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46796
/*46754*/           OPC_EmitMergeInputChains1_0,
/*46755*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46758*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46761*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46764*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46767*/           OPC_EmitInteger, MVT::i1, 0, 
/*46770*/           OPC_EmitInteger, MVT::i1, 0, 
/*46773*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46776*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46779*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46796*/         /*SwitchType*/ 42, MVT::v2f32,// ->46840
/*46798*/           OPC_EmitMergeInputChains1_0,
/*46799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46811*/           OPC_EmitInteger, MVT::i1, 0, 
/*46814*/           OPC_EmitInteger, MVT::i1, 0, 
/*46817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46840*/         /*SwitchType*/ 42, MVT::v4f32,// ->46884
/*46842*/           OPC_EmitMergeInputChains1_0,
/*46843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46855*/           OPC_EmitInteger, MVT::i1, 0, 
/*46858*/           OPC_EmitInteger, MVT::i1, 0, 
/*46861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46884*/         0, // EndSwitchType
/*46885*/       /*Scope*/ 27|128,1/*155*/, /*->47042*/
/*46887*/         OPC_CheckChild2Type, MVT::v4f32,
/*46889*/         OPC_RecordChild3, // #2 = $rsrc
/*46890*/         OPC_CheckChild3Type, MVT::v8i32,
/*46892*/         OPC_RecordChild4, // #3 = $sampler
/*46893*/         OPC_RecordChild5, // #4 = $dmask
/*46894*/         OPC_RecordChild6, // #5 = $unorm
/*46895*/         OPC_RecordChild7, // #6 = $glc
/*46896*/         OPC_MoveChild, 8,
/*46898*/         OPC_RecordNode, // #7 = $slc
/*46899*/         OPC_MoveParent,
/*46900*/         OPC_MoveChild, 9,
/*46902*/         OPC_RecordNode, // #8 = $lwe
/*46903*/         OPC_MoveParent,
/*46904*/         OPC_MoveChild, 10,
/*46906*/         OPC_RecordNode, // #9 = $da
/*46907*/         OPC_MoveParent,
/*46908*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46953
/*46911*/           OPC_EmitMergeInputChains1_0,
/*46912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46924*/           OPC_EmitInteger, MVT::i1, 0, 
/*46927*/           OPC_EmitInteger, MVT::i1, 0, 
/*46930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46953*/         /*SwitchType*/ 42, MVT::v2f32,// ->46997
/*46955*/           OPC_EmitMergeInputChains1_0,
/*46956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46968*/           OPC_EmitInteger, MVT::i1, 0, 
/*46971*/           OPC_EmitInteger, MVT::i1, 0, 
/*46974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46997*/         /*SwitchType*/ 42, MVT::v4f32,// ->47041
/*46999*/           OPC_EmitMergeInputChains1_0,
/*47000*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47003*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47006*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47009*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47012*/           OPC_EmitInteger, MVT::i1, 0, 
/*47015*/           OPC_EmitInteger, MVT::i1, 0, 
/*47018*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47021*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47041*/         0, // EndSwitchType
/*47042*/       /*Scope*/ 27|128,1/*155*/, /*->47199*/
/*47044*/         OPC_CheckChild2Type, MVT::v8f32,
/*47046*/         OPC_RecordChild3, // #2 = $rsrc
/*47047*/         OPC_CheckChild3Type, MVT::v8i32,
/*47049*/         OPC_RecordChild4, // #3 = $sampler
/*47050*/         OPC_RecordChild5, // #4 = $dmask
/*47051*/         OPC_RecordChild6, // #5 = $unorm
/*47052*/         OPC_RecordChild7, // #6 = $glc
/*47053*/         OPC_MoveChild, 8,
/*47055*/         OPC_RecordNode, // #7 = $slc
/*47056*/         OPC_MoveParent,
/*47057*/         OPC_MoveChild, 9,
/*47059*/         OPC_RecordNode, // #8 = $lwe
/*47060*/         OPC_MoveParent,
/*47061*/         OPC_MoveChild, 10,
/*47063*/         OPC_RecordNode, // #9 = $da
/*47064*/         OPC_MoveParent,
/*47065*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47110
/*47068*/           OPC_EmitMergeInputChains1_0,
/*47069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47081*/           OPC_EmitInteger, MVT::i1, 0, 
/*47084*/           OPC_EmitInteger, MVT::i1, 0, 
/*47087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47110*/         /*SwitchType*/ 42, MVT::v2f32,// ->47154
/*47112*/           OPC_EmitMergeInputChains1_0,
/*47113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47125*/           OPC_EmitInteger, MVT::i1, 0, 
/*47128*/           OPC_EmitInteger, MVT::i1, 0, 
/*47131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47154*/         /*SwitchType*/ 42, MVT::v4f32,// ->47198
/*47156*/           OPC_EmitMergeInputChains1_0,
/*47157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47169*/           OPC_EmitInteger, MVT::i1, 0, 
/*47172*/           OPC_EmitInteger, MVT::i1, 0, 
/*47175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47198*/         0, // EndSwitchType
/*47199*/       /*Scope*/ 27|128,1/*155*/, /*->47356*/
/*47201*/         OPC_CheckChild2Type, MVT::v16f32,
/*47203*/         OPC_RecordChild3, // #2 = $rsrc
/*47204*/         OPC_CheckChild3Type, MVT::v8i32,
/*47206*/         OPC_RecordChild4, // #3 = $sampler
/*47207*/         OPC_RecordChild5, // #4 = $dmask
/*47208*/         OPC_RecordChild6, // #5 = $unorm
/*47209*/         OPC_RecordChild7, // #6 = $glc
/*47210*/         OPC_MoveChild, 8,
/*47212*/         OPC_RecordNode, // #7 = $slc
/*47213*/         OPC_MoveParent,
/*47214*/         OPC_MoveChild, 9,
/*47216*/         OPC_RecordNode, // #8 = $lwe
/*47217*/         OPC_MoveParent,
/*47218*/         OPC_MoveChild, 10,
/*47220*/         OPC_RecordNode, // #9 = $da
/*47221*/         OPC_MoveParent,
/*47222*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47267
/*47225*/           OPC_EmitMergeInputChains1_0,
/*47226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47238*/           OPC_EmitInteger, MVT::i1, 0, 
/*47241*/           OPC_EmitInteger, MVT::i1, 0, 
/*47244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47267*/         /*SwitchType*/ 42, MVT::v2f32,// ->47311
/*47269*/           OPC_EmitMergeInputChains1_0,
/*47270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47282*/           OPC_EmitInteger, MVT::i1, 0, 
/*47285*/           OPC_EmitInteger, MVT::i1, 0, 
/*47288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47311*/         /*SwitchType*/ 42, MVT::v4f32,// ->47355
/*47313*/           OPC_EmitMergeInputChains1_0,
/*47314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47326*/           OPC_EmitInteger, MVT::i1, 0, 
/*47329*/           OPC_EmitInteger, MVT::i1, 0, 
/*47332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47355*/         0, // EndSwitchType
/*47356*/       0, /*End of Scope*/
/*47357*/     /*Scope*/ 23|128,6/*791*/, /*->48150*/
/*47359*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*47362*/       OPC_RecordChild2, // #1 = $addr
/*47363*/       OPC_Scope, 27|128,1/*155*/, /*->47521*/ // 5 children in Scope
/*47366*/         OPC_CheckChild2Type, MVT::f32,
/*47368*/         OPC_RecordChild3, // #2 = $rsrc
/*47369*/         OPC_CheckChild3Type, MVT::v8i32,
/*47371*/         OPC_RecordChild4, // #3 = $sampler
/*47372*/         OPC_RecordChild5, // #4 = $dmask
/*47373*/         OPC_RecordChild6, // #5 = $unorm
/*47374*/         OPC_RecordChild7, // #6 = $glc
/*47375*/         OPC_MoveChild, 8,
/*47377*/         OPC_RecordNode, // #7 = $slc
/*47378*/         OPC_MoveParent,
/*47379*/         OPC_MoveChild, 9,
/*47381*/         OPC_RecordNode, // #8 = $lwe
/*47382*/         OPC_MoveParent,
/*47383*/         OPC_MoveChild, 10,
/*47385*/         OPC_RecordNode, // #9 = $da
/*47386*/         OPC_MoveParent,
/*47387*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47432
/*47390*/           OPC_EmitMergeInputChains1_0,
/*47391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47403*/           OPC_EmitInteger, MVT::i1, 0, 
/*47406*/           OPC_EmitInteger, MVT::i1, 0, 
/*47409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47432*/         /*SwitchType*/ 42, MVT::v2f32,// ->47476
/*47434*/           OPC_EmitMergeInputChains1_0,
/*47435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47447*/           OPC_EmitInteger, MVT::i1, 0, 
/*47450*/           OPC_EmitInteger, MVT::i1, 0, 
/*47453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47476*/         /*SwitchType*/ 42, MVT::v4f32,// ->47520
/*47478*/           OPC_EmitMergeInputChains1_0,
/*47479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47491*/           OPC_EmitInteger, MVT::i1, 0, 
/*47494*/           OPC_EmitInteger, MVT::i1, 0, 
/*47497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47520*/         0, // EndSwitchType
/*47521*/       /*Scope*/ 27|128,1/*155*/, /*->47678*/
/*47523*/         OPC_CheckChild2Type, MVT::v2f32,
/*47525*/         OPC_RecordChild3, // #2 = $rsrc
/*47526*/         OPC_CheckChild3Type, MVT::v8i32,
/*47528*/         OPC_RecordChild4, // #3 = $sampler
/*47529*/         OPC_RecordChild5, // #4 = $dmask
/*47530*/         OPC_RecordChild6, // #5 = $unorm
/*47531*/         OPC_RecordChild7, // #6 = $glc
/*47532*/         OPC_MoveChild, 8,
/*47534*/         OPC_RecordNode, // #7 = $slc
/*47535*/         OPC_MoveParent,
/*47536*/         OPC_MoveChild, 9,
/*47538*/         OPC_RecordNode, // #8 = $lwe
/*47539*/         OPC_MoveParent,
/*47540*/         OPC_MoveChild, 10,
/*47542*/         OPC_RecordNode, // #9 = $da
/*47543*/         OPC_MoveParent,
/*47544*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47589
/*47547*/           OPC_EmitMergeInputChains1_0,
/*47548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47560*/           OPC_EmitInteger, MVT::i1, 0, 
/*47563*/           OPC_EmitInteger, MVT::i1, 0, 
/*47566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47589*/         /*SwitchType*/ 42, MVT::v2f32,// ->47633
/*47591*/           OPC_EmitMergeInputChains1_0,
/*47592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47604*/           OPC_EmitInteger, MVT::i1, 0, 
/*47607*/           OPC_EmitInteger, MVT::i1, 0, 
/*47610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47633*/         /*SwitchType*/ 42, MVT::v4f32,// ->47677
/*47635*/           OPC_EmitMergeInputChains1_0,
/*47636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47648*/           OPC_EmitInteger, MVT::i1, 0, 
/*47651*/           OPC_EmitInteger, MVT::i1, 0, 
/*47654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47677*/         0, // EndSwitchType
/*47678*/       /*Scope*/ 27|128,1/*155*/, /*->47835*/
/*47680*/         OPC_CheckChild2Type, MVT::v4f32,
/*47682*/         OPC_RecordChild3, // #2 = $rsrc
/*47683*/         OPC_CheckChild3Type, MVT::v8i32,
/*47685*/         OPC_RecordChild4, // #3 = $sampler
/*47686*/         OPC_RecordChild5, // #4 = $dmask
/*47687*/         OPC_RecordChild6, // #5 = $unorm
/*47688*/         OPC_RecordChild7, // #6 = $glc
/*47689*/         OPC_MoveChild, 8,
/*47691*/         OPC_RecordNode, // #7 = $slc
/*47692*/         OPC_MoveParent,
/*47693*/         OPC_MoveChild, 9,
/*47695*/         OPC_RecordNode, // #8 = $lwe
/*47696*/         OPC_MoveParent,
/*47697*/         OPC_MoveChild, 10,
/*47699*/         OPC_RecordNode, // #9 = $da
/*47700*/         OPC_MoveParent,
/*47701*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47746
/*47704*/           OPC_EmitMergeInputChains1_0,
/*47705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47717*/           OPC_EmitInteger, MVT::i1, 0, 
/*47720*/           OPC_EmitInteger, MVT::i1, 0, 
/*47723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47746*/         /*SwitchType*/ 42, MVT::v2f32,// ->47790
/*47748*/           OPC_EmitMergeInputChains1_0,
/*47749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47761*/           OPC_EmitInteger, MVT::i1, 0, 
/*47764*/           OPC_EmitInteger, MVT::i1, 0, 
/*47767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47790*/         /*SwitchType*/ 42, MVT::v4f32,// ->47834
/*47792*/           OPC_EmitMergeInputChains1_0,
/*47793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47805*/           OPC_EmitInteger, MVT::i1, 0, 
/*47808*/           OPC_EmitInteger, MVT::i1, 0, 
/*47811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47834*/         0, // EndSwitchType
/*47835*/       /*Scope*/ 27|128,1/*155*/, /*->47992*/
/*47837*/         OPC_CheckChild2Type, MVT::v8f32,
/*47839*/         OPC_RecordChild3, // #2 = $rsrc
/*47840*/         OPC_CheckChild3Type, MVT::v8i32,
/*47842*/         OPC_RecordChild4, // #3 = $sampler
/*47843*/         OPC_RecordChild5, // #4 = $dmask
/*47844*/         OPC_RecordChild6, // #5 = $unorm
/*47845*/         OPC_RecordChild7, // #6 = $glc
/*47846*/         OPC_MoveChild, 8,
/*47848*/         OPC_RecordNode, // #7 = $slc
/*47849*/         OPC_MoveParent,
/*47850*/         OPC_MoveChild, 9,
/*47852*/         OPC_RecordNode, // #8 = $lwe
/*47853*/         OPC_MoveParent,
/*47854*/         OPC_MoveChild, 10,
/*47856*/         OPC_RecordNode, // #9 = $da
/*47857*/         OPC_MoveParent,
/*47858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47903
/*47861*/           OPC_EmitMergeInputChains1_0,
/*47862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47874*/           OPC_EmitInteger, MVT::i1, 0, 
/*47877*/           OPC_EmitInteger, MVT::i1, 0, 
/*47880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47903*/         /*SwitchType*/ 42, MVT::v2f32,// ->47947
/*47905*/           OPC_EmitMergeInputChains1_0,
/*47906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47918*/           OPC_EmitInteger, MVT::i1, 0, 
/*47921*/           OPC_EmitInteger, MVT::i1, 0, 
/*47924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47947*/         /*SwitchType*/ 42, MVT::v4f32,// ->47991
/*47949*/           OPC_EmitMergeInputChains1_0,
/*47950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47962*/           OPC_EmitInteger, MVT::i1, 0, 
/*47965*/           OPC_EmitInteger, MVT::i1, 0, 
/*47968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47991*/         0, // EndSwitchType
/*47992*/       /*Scope*/ 27|128,1/*155*/, /*->48149*/
/*47994*/         OPC_CheckChild2Type, MVT::v16f32,
/*47996*/         OPC_RecordChild3, // #2 = $rsrc
/*47997*/         OPC_CheckChild3Type, MVT::v8i32,
/*47999*/         OPC_RecordChild4, // #3 = $sampler
/*48000*/         OPC_RecordChild5, // #4 = $dmask
/*48001*/         OPC_RecordChild6, // #5 = $unorm
/*48002*/         OPC_RecordChild7, // #6 = $glc
/*48003*/         OPC_MoveChild, 8,
/*48005*/         OPC_RecordNode, // #7 = $slc
/*48006*/         OPC_MoveParent,
/*48007*/         OPC_MoveChild, 9,
/*48009*/         OPC_RecordNode, // #8 = $lwe
/*48010*/         OPC_MoveParent,
/*48011*/         OPC_MoveChild, 10,
/*48013*/         OPC_RecordNode, // #9 = $da
/*48014*/         OPC_MoveParent,
/*48015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48060
/*48018*/           OPC_EmitMergeInputChains1_0,
/*48019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48031*/           OPC_EmitInteger, MVT::i1, 0, 
/*48034*/           OPC_EmitInteger, MVT::i1, 0, 
/*48037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48060*/         /*SwitchType*/ 42, MVT::v2f32,// ->48104
/*48062*/           OPC_EmitMergeInputChains1_0,
/*48063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48075*/           OPC_EmitInteger, MVT::i1, 0, 
/*48078*/           OPC_EmitInteger, MVT::i1, 0, 
/*48081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48104*/         /*SwitchType*/ 42, MVT::v4f32,// ->48148
/*48106*/           OPC_EmitMergeInputChains1_0,
/*48107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48119*/           OPC_EmitInteger, MVT::i1, 0, 
/*48122*/           OPC_EmitInteger, MVT::i1, 0, 
/*48125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48148*/         0, // EndSwitchType
/*48149*/       0, /*End of Scope*/
/*48150*/     /*Scope*/ 23|128,6/*791*/, /*->48943*/
/*48152*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*48155*/       OPC_RecordChild2, // #1 = $addr
/*48156*/       OPC_Scope, 27|128,1/*155*/, /*->48314*/ // 5 children in Scope
/*48159*/         OPC_CheckChild2Type, MVT::f32,
/*48161*/         OPC_RecordChild3, // #2 = $rsrc
/*48162*/         OPC_CheckChild3Type, MVT::v8i32,
/*48164*/         OPC_RecordChild4, // #3 = $sampler
/*48165*/         OPC_RecordChild5, // #4 = $dmask
/*48166*/         OPC_RecordChild6, // #5 = $unorm
/*48167*/         OPC_RecordChild7, // #6 = $glc
/*48168*/         OPC_MoveChild, 8,
/*48170*/         OPC_RecordNode, // #7 = $slc
/*48171*/         OPC_MoveParent,
/*48172*/         OPC_MoveChild, 9,
/*48174*/         OPC_RecordNode, // #8 = $lwe
/*48175*/         OPC_MoveParent,
/*48176*/         OPC_MoveChild, 10,
/*48178*/         OPC_RecordNode, // #9 = $da
/*48179*/         OPC_MoveParent,
/*48180*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48225
/*48183*/           OPC_EmitMergeInputChains1_0,
/*48184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48196*/           OPC_EmitInteger, MVT::i1, 0, 
/*48199*/           OPC_EmitInteger, MVT::i1, 0, 
/*48202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48225*/         /*SwitchType*/ 42, MVT::v2f32,// ->48269
/*48227*/           OPC_EmitMergeInputChains1_0,
/*48228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48240*/           OPC_EmitInteger, MVT::i1, 0, 
/*48243*/           OPC_EmitInteger, MVT::i1, 0, 
/*48246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48269*/         /*SwitchType*/ 42, MVT::v4f32,// ->48313
/*48271*/           OPC_EmitMergeInputChains1_0,
/*48272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48284*/           OPC_EmitInteger, MVT::i1, 0, 
/*48287*/           OPC_EmitInteger, MVT::i1, 0, 
/*48290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48313*/         0, // EndSwitchType
/*48314*/       /*Scope*/ 27|128,1/*155*/, /*->48471*/
/*48316*/         OPC_CheckChild2Type, MVT::v2f32,
/*48318*/         OPC_RecordChild3, // #2 = $rsrc
/*48319*/         OPC_CheckChild3Type, MVT::v8i32,
/*48321*/         OPC_RecordChild4, // #3 = $sampler
/*48322*/         OPC_RecordChild5, // #4 = $dmask
/*48323*/         OPC_RecordChild6, // #5 = $unorm
/*48324*/         OPC_RecordChild7, // #6 = $glc
/*48325*/         OPC_MoveChild, 8,
/*48327*/         OPC_RecordNode, // #7 = $slc
/*48328*/         OPC_MoveParent,
/*48329*/         OPC_MoveChild, 9,
/*48331*/         OPC_RecordNode, // #8 = $lwe
/*48332*/         OPC_MoveParent,
/*48333*/         OPC_MoveChild, 10,
/*48335*/         OPC_RecordNode, // #9 = $da
/*48336*/         OPC_MoveParent,
/*48337*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48382
/*48340*/           OPC_EmitMergeInputChains1_0,
/*48341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48353*/           OPC_EmitInteger, MVT::i1, 0, 
/*48356*/           OPC_EmitInteger, MVT::i1, 0, 
/*48359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48382*/         /*SwitchType*/ 42, MVT::v2f32,// ->48426
/*48384*/           OPC_EmitMergeInputChains1_0,
/*48385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48397*/           OPC_EmitInteger, MVT::i1, 0, 
/*48400*/           OPC_EmitInteger, MVT::i1, 0, 
/*48403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48426*/         /*SwitchType*/ 42, MVT::v4f32,// ->48470
/*48428*/           OPC_EmitMergeInputChains1_0,
/*48429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48441*/           OPC_EmitInteger, MVT::i1, 0, 
/*48444*/           OPC_EmitInteger, MVT::i1, 0, 
/*48447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48470*/         0, // EndSwitchType
/*48471*/       /*Scope*/ 27|128,1/*155*/, /*->48628*/
/*48473*/         OPC_CheckChild2Type, MVT::v4f32,
/*48475*/         OPC_RecordChild3, // #2 = $rsrc
/*48476*/         OPC_CheckChild3Type, MVT::v8i32,
/*48478*/         OPC_RecordChild4, // #3 = $sampler
/*48479*/         OPC_RecordChild5, // #4 = $dmask
/*48480*/         OPC_RecordChild6, // #5 = $unorm
/*48481*/         OPC_RecordChild7, // #6 = $glc
/*48482*/         OPC_MoveChild, 8,
/*48484*/         OPC_RecordNode, // #7 = $slc
/*48485*/         OPC_MoveParent,
/*48486*/         OPC_MoveChild, 9,
/*48488*/         OPC_RecordNode, // #8 = $lwe
/*48489*/         OPC_MoveParent,
/*48490*/         OPC_MoveChild, 10,
/*48492*/         OPC_RecordNode, // #9 = $da
/*48493*/         OPC_MoveParent,
/*48494*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48539
/*48497*/           OPC_EmitMergeInputChains1_0,
/*48498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48510*/           OPC_EmitInteger, MVT::i1, 0, 
/*48513*/           OPC_EmitInteger, MVT::i1, 0, 
/*48516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48539*/         /*SwitchType*/ 42, MVT::v2f32,// ->48583
/*48541*/           OPC_EmitMergeInputChains1_0,
/*48542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48554*/           OPC_EmitInteger, MVT::i1, 0, 
/*48557*/           OPC_EmitInteger, MVT::i1, 0, 
/*48560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48583*/         /*SwitchType*/ 42, MVT::v4f32,// ->48627
/*48585*/           OPC_EmitMergeInputChains1_0,
/*48586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48598*/           OPC_EmitInteger, MVT::i1, 0, 
/*48601*/           OPC_EmitInteger, MVT::i1, 0, 
/*48604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48627*/         0, // EndSwitchType
/*48628*/       /*Scope*/ 27|128,1/*155*/, /*->48785*/
/*48630*/         OPC_CheckChild2Type, MVT::v8f32,
/*48632*/         OPC_RecordChild3, // #2 = $rsrc
/*48633*/         OPC_CheckChild3Type, MVT::v8i32,
/*48635*/         OPC_RecordChild4, // #3 = $sampler
/*48636*/         OPC_RecordChild5, // #4 = $dmask
/*48637*/         OPC_RecordChild6, // #5 = $unorm
/*48638*/         OPC_RecordChild7, // #6 = $glc
/*48639*/         OPC_MoveChild, 8,
/*48641*/         OPC_RecordNode, // #7 = $slc
/*48642*/         OPC_MoveParent,
/*48643*/         OPC_MoveChild, 9,
/*48645*/         OPC_RecordNode, // #8 = $lwe
/*48646*/         OPC_MoveParent,
/*48647*/         OPC_MoveChild, 10,
/*48649*/         OPC_RecordNode, // #9 = $da
/*48650*/         OPC_MoveParent,
/*48651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48696
/*48654*/           OPC_EmitMergeInputChains1_0,
/*48655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48667*/           OPC_EmitInteger, MVT::i1, 0, 
/*48670*/           OPC_EmitInteger, MVT::i1, 0, 
/*48673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48696*/         /*SwitchType*/ 42, MVT::v2f32,// ->48740
/*48698*/           OPC_EmitMergeInputChains1_0,
/*48699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48711*/           OPC_EmitInteger, MVT::i1, 0, 
/*48714*/           OPC_EmitInteger, MVT::i1, 0, 
/*48717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48740*/         /*SwitchType*/ 42, MVT::v4f32,// ->48784
/*48742*/           OPC_EmitMergeInputChains1_0,
/*48743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48755*/           OPC_EmitInteger, MVT::i1, 0, 
/*48758*/           OPC_EmitInteger, MVT::i1, 0, 
/*48761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48784*/         0, // EndSwitchType
/*48785*/       /*Scope*/ 27|128,1/*155*/, /*->48942*/
/*48787*/         OPC_CheckChild2Type, MVT::v16f32,
/*48789*/         OPC_RecordChild3, // #2 = $rsrc
/*48790*/         OPC_CheckChild3Type, MVT::v8i32,
/*48792*/         OPC_RecordChild4, // #3 = $sampler
/*48793*/         OPC_RecordChild5, // #4 = $dmask
/*48794*/         OPC_RecordChild6, // #5 = $unorm
/*48795*/         OPC_RecordChild7, // #6 = $glc
/*48796*/         OPC_MoveChild, 8,
/*48798*/         OPC_RecordNode, // #7 = $slc
/*48799*/         OPC_MoveParent,
/*48800*/         OPC_MoveChild, 9,
/*48802*/         OPC_RecordNode, // #8 = $lwe
/*48803*/         OPC_MoveParent,
/*48804*/         OPC_MoveChild, 10,
/*48806*/         OPC_RecordNode, // #9 = $da
/*48807*/         OPC_MoveParent,
/*48808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48853
/*48811*/           OPC_EmitMergeInputChains1_0,
/*48812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48824*/           OPC_EmitInteger, MVT::i1, 0, 
/*48827*/           OPC_EmitInteger, MVT::i1, 0, 
/*48830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48853*/         /*SwitchType*/ 42, MVT::v2f32,// ->48897
/*48855*/           OPC_EmitMergeInputChains1_0,
/*48856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48868*/           OPC_EmitInteger, MVT::i1, 0, 
/*48871*/           OPC_EmitInteger, MVT::i1, 0, 
/*48874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48897*/         /*SwitchType*/ 42, MVT::v4f32,// ->48941
/*48899*/           OPC_EmitMergeInputChains1_0,
/*48900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48912*/           OPC_EmitInteger, MVT::i1, 0, 
/*48915*/           OPC_EmitInteger, MVT::i1, 0, 
/*48918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48941*/         0, // EndSwitchType
/*48942*/       0, /*End of Scope*/
/*48943*/     /*Scope*/ 23|128,6/*791*/, /*->49736*/
/*48945*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*48948*/       OPC_RecordChild2, // #1 = $addr
/*48949*/       OPC_Scope, 27|128,1/*155*/, /*->49107*/ // 5 children in Scope
/*48952*/         OPC_CheckChild2Type, MVT::f32,
/*48954*/         OPC_RecordChild3, // #2 = $rsrc
/*48955*/         OPC_CheckChild3Type, MVT::v8i32,
/*48957*/         OPC_RecordChild4, // #3 = $sampler
/*48958*/         OPC_RecordChild5, // #4 = $dmask
/*48959*/         OPC_RecordChild6, // #5 = $unorm
/*48960*/         OPC_RecordChild7, // #6 = $glc
/*48961*/         OPC_MoveChild, 8,
/*48963*/         OPC_RecordNode, // #7 = $slc
/*48964*/         OPC_MoveParent,
/*48965*/         OPC_MoveChild, 9,
/*48967*/         OPC_RecordNode, // #8 = $lwe
/*48968*/         OPC_MoveParent,
/*48969*/         OPC_MoveChild, 10,
/*48971*/         OPC_RecordNode, // #9 = $da
/*48972*/         OPC_MoveParent,
/*48973*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49018
/*48976*/           OPC_EmitMergeInputChains1_0,
/*48977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48989*/           OPC_EmitInteger, MVT::i1, 0, 
/*48992*/           OPC_EmitInteger, MVT::i1, 0, 
/*48995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49018*/         /*SwitchType*/ 42, MVT::v2f32,// ->49062
/*49020*/           OPC_EmitMergeInputChains1_0,
/*49021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49033*/           OPC_EmitInteger, MVT::i1, 0, 
/*49036*/           OPC_EmitInteger, MVT::i1, 0, 
/*49039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49062*/         /*SwitchType*/ 42, MVT::v4f32,// ->49106
/*49064*/           OPC_EmitMergeInputChains1_0,
/*49065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49077*/           OPC_EmitInteger, MVT::i1, 0, 
/*49080*/           OPC_EmitInteger, MVT::i1, 0, 
/*49083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49106*/         0, // EndSwitchType
/*49107*/       /*Scope*/ 27|128,1/*155*/, /*->49264*/
/*49109*/         OPC_CheckChild2Type, MVT::v2f32,
/*49111*/         OPC_RecordChild3, // #2 = $rsrc
/*49112*/         OPC_CheckChild3Type, MVT::v8i32,
/*49114*/         OPC_RecordChild4, // #3 = $sampler
/*49115*/         OPC_RecordChild5, // #4 = $dmask
/*49116*/         OPC_RecordChild6, // #5 = $unorm
/*49117*/         OPC_RecordChild7, // #6 = $glc
/*49118*/         OPC_MoveChild, 8,
/*49120*/         OPC_RecordNode, // #7 = $slc
/*49121*/         OPC_MoveParent,
/*49122*/         OPC_MoveChild, 9,
/*49124*/         OPC_RecordNode, // #8 = $lwe
/*49125*/         OPC_MoveParent,
/*49126*/         OPC_MoveChild, 10,
/*49128*/         OPC_RecordNode, // #9 = $da
/*49129*/         OPC_MoveParent,
/*49130*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49175
/*49133*/           OPC_EmitMergeInputChains1_0,
/*49134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49146*/           OPC_EmitInteger, MVT::i1, 0, 
/*49149*/           OPC_EmitInteger, MVT::i1, 0, 
/*49152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49175*/         /*SwitchType*/ 42, MVT::v2f32,// ->49219
/*49177*/           OPC_EmitMergeInputChains1_0,
/*49178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49190*/           OPC_EmitInteger, MVT::i1, 0, 
/*49193*/           OPC_EmitInteger, MVT::i1, 0, 
/*49196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49219*/         /*SwitchType*/ 42, MVT::v4f32,// ->49263
/*49221*/           OPC_EmitMergeInputChains1_0,
/*49222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49234*/           OPC_EmitInteger, MVT::i1, 0, 
/*49237*/           OPC_EmitInteger, MVT::i1, 0, 
/*49240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49263*/         0, // EndSwitchType
/*49264*/       /*Scope*/ 27|128,1/*155*/, /*->49421*/
/*49266*/         OPC_CheckChild2Type, MVT::v4f32,
/*49268*/         OPC_RecordChild3, // #2 = $rsrc
/*49269*/         OPC_CheckChild3Type, MVT::v8i32,
/*49271*/         OPC_RecordChild4, // #3 = $sampler
/*49272*/         OPC_RecordChild5, // #4 = $dmask
/*49273*/         OPC_RecordChild6, // #5 = $unorm
/*49274*/         OPC_RecordChild7, // #6 = $glc
/*49275*/         OPC_MoveChild, 8,
/*49277*/         OPC_RecordNode, // #7 = $slc
/*49278*/         OPC_MoveParent,
/*49279*/         OPC_MoveChild, 9,
/*49281*/         OPC_RecordNode, // #8 = $lwe
/*49282*/         OPC_MoveParent,
/*49283*/         OPC_MoveChild, 10,
/*49285*/         OPC_RecordNode, // #9 = $da
/*49286*/         OPC_MoveParent,
/*49287*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49332
/*49290*/           OPC_EmitMergeInputChains1_0,
/*49291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49303*/           OPC_EmitInteger, MVT::i1, 0, 
/*49306*/           OPC_EmitInteger, MVT::i1, 0, 
/*49309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49332*/         /*SwitchType*/ 42, MVT::v2f32,// ->49376
/*49334*/           OPC_EmitMergeInputChains1_0,
/*49335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49347*/           OPC_EmitInteger, MVT::i1, 0, 
/*49350*/           OPC_EmitInteger, MVT::i1, 0, 
/*49353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49376*/         /*SwitchType*/ 42, MVT::v4f32,// ->49420
/*49378*/           OPC_EmitMergeInputChains1_0,
/*49379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49391*/           OPC_EmitInteger, MVT::i1, 0, 
/*49394*/           OPC_EmitInteger, MVT::i1, 0, 
/*49397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49420*/         0, // EndSwitchType
/*49421*/       /*Scope*/ 27|128,1/*155*/, /*->49578*/
/*49423*/         OPC_CheckChild2Type, MVT::v8f32,
/*49425*/         OPC_RecordChild3, // #2 = $rsrc
/*49426*/         OPC_CheckChild3Type, MVT::v8i32,
/*49428*/         OPC_RecordChild4, // #3 = $sampler
/*49429*/         OPC_RecordChild5, // #4 = $dmask
/*49430*/         OPC_RecordChild6, // #5 = $unorm
/*49431*/         OPC_RecordChild7, // #6 = $glc
/*49432*/         OPC_MoveChild, 8,
/*49434*/         OPC_RecordNode, // #7 = $slc
/*49435*/         OPC_MoveParent,
/*49436*/         OPC_MoveChild, 9,
/*49438*/         OPC_RecordNode, // #8 = $lwe
/*49439*/         OPC_MoveParent,
/*49440*/         OPC_MoveChild, 10,
/*49442*/         OPC_RecordNode, // #9 = $da
/*49443*/         OPC_MoveParent,
/*49444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49489
/*49447*/           OPC_EmitMergeInputChains1_0,
/*49448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49460*/           OPC_EmitInteger, MVT::i1, 0, 
/*49463*/           OPC_EmitInteger, MVT::i1, 0, 
/*49466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49489*/         /*SwitchType*/ 42, MVT::v2f32,// ->49533
/*49491*/           OPC_EmitMergeInputChains1_0,
/*49492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49504*/           OPC_EmitInteger, MVT::i1, 0, 
/*49507*/           OPC_EmitInteger, MVT::i1, 0, 
/*49510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49533*/         /*SwitchType*/ 42, MVT::v4f32,// ->49577
/*49535*/           OPC_EmitMergeInputChains1_0,
/*49536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49548*/           OPC_EmitInteger, MVT::i1, 0, 
/*49551*/           OPC_EmitInteger, MVT::i1, 0, 
/*49554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49577*/         0, // EndSwitchType
/*49578*/       /*Scope*/ 27|128,1/*155*/, /*->49735*/
/*49580*/         OPC_CheckChild2Type, MVT::v16f32,
/*49582*/         OPC_RecordChild3, // #2 = $rsrc
/*49583*/         OPC_CheckChild3Type, MVT::v8i32,
/*49585*/         OPC_RecordChild4, // #3 = $sampler
/*49586*/         OPC_RecordChild5, // #4 = $dmask
/*49587*/         OPC_RecordChild6, // #5 = $unorm
/*49588*/         OPC_RecordChild7, // #6 = $glc
/*49589*/         OPC_MoveChild, 8,
/*49591*/         OPC_RecordNode, // #7 = $slc
/*49592*/         OPC_MoveParent,
/*49593*/         OPC_MoveChild, 9,
/*49595*/         OPC_RecordNode, // #8 = $lwe
/*49596*/         OPC_MoveParent,
/*49597*/         OPC_MoveChild, 10,
/*49599*/         OPC_RecordNode, // #9 = $da
/*49600*/         OPC_MoveParent,
/*49601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49646
/*49604*/           OPC_EmitMergeInputChains1_0,
/*49605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49617*/           OPC_EmitInteger, MVT::i1, 0, 
/*49620*/           OPC_EmitInteger, MVT::i1, 0, 
/*49623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49646*/         /*SwitchType*/ 42, MVT::v2f32,// ->49690
/*49648*/           OPC_EmitMergeInputChains1_0,
/*49649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49661*/           OPC_EmitInteger, MVT::i1, 0, 
/*49664*/           OPC_EmitInteger, MVT::i1, 0, 
/*49667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49690*/         /*SwitchType*/ 42, MVT::v4f32,// ->49734
/*49692*/           OPC_EmitMergeInputChains1_0,
/*49693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49705*/           OPC_EmitInteger, MVT::i1, 0, 
/*49708*/           OPC_EmitInteger, MVT::i1, 0, 
/*49711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49734*/         0, // EndSwitchType
/*49735*/       0, /*End of Scope*/
/*49736*/     /*Scope*/ 23|128,6/*791*/, /*->50529*/
/*49738*/       OPC_CheckChild1Integer, 28|128,3/*412*/, 
/*49741*/       OPC_RecordChild2, // #1 = $addr
/*49742*/       OPC_Scope, 27|128,1/*155*/, /*->49900*/ // 5 children in Scope
/*49745*/         OPC_CheckChild2Type, MVT::f32,
/*49747*/         OPC_RecordChild3, // #2 = $rsrc
/*49748*/         OPC_CheckChild3Type, MVT::v8i32,
/*49750*/         OPC_RecordChild4, // #3 = $sampler
/*49751*/         OPC_RecordChild5, // #4 = $dmask
/*49752*/         OPC_RecordChild6, // #5 = $unorm
/*49753*/         OPC_RecordChild7, // #6 = $glc
/*49754*/         OPC_MoveChild, 8,
/*49756*/         OPC_RecordNode, // #7 = $slc
/*49757*/         OPC_MoveParent,
/*49758*/         OPC_MoveChild, 9,
/*49760*/         OPC_RecordNode, // #8 = $lwe
/*49761*/         OPC_MoveParent,
/*49762*/         OPC_MoveChild, 10,
/*49764*/         OPC_RecordNode, // #9 = $da
/*49765*/         OPC_MoveParent,
/*49766*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49811
/*49769*/           OPC_EmitMergeInputChains1_0,
/*49770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49782*/           OPC_EmitInteger, MVT::i1, 0, 
/*49785*/           OPC_EmitInteger, MVT::i1, 0, 
/*49788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49811*/         /*SwitchType*/ 42, MVT::v2f32,// ->49855
/*49813*/           OPC_EmitMergeInputChains1_0,
/*49814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49826*/           OPC_EmitInteger, MVT::i1, 0, 
/*49829*/           OPC_EmitInteger, MVT::i1, 0, 
/*49832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49855*/         /*SwitchType*/ 42, MVT::v4f32,// ->49899
/*49857*/           OPC_EmitMergeInputChains1_0,
/*49858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49870*/           OPC_EmitInteger, MVT::i1, 0, 
/*49873*/           OPC_EmitInteger, MVT::i1, 0, 
/*49876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49899*/         0, // EndSwitchType
/*49900*/       /*Scope*/ 27|128,1/*155*/, /*->50057*/
/*49902*/         OPC_CheckChild2Type, MVT::v2f32,
/*49904*/         OPC_RecordChild3, // #2 = $rsrc
/*49905*/         OPC_CheckChild3Type, MVT::v8i32,
/*49907*/         OPC_RecordChild4, // #3 = $sampler
/*49908*/         OPC_RecordChild5, // #4 = $dmask
/*49909*/         OPC_RecordChild6, // #5 = $unorm
/*49910*/         OPC_RecordChild7, // #6 = $glc
/*49911*/         OPC_MoveChild, 8,
/*49913*/         OPC_RecordNode, // #7 = $slc
/*49914*/         OPC_MoveParent,
/*49915*/         OPC_MoveChild, 9,
/*49917*/         OPC_RecordNode, // #8 = $lwe
/*49918*/         OPC_MoveParent,
/*49919*/         OPC_MoveChild, 10,
/*49921*/         OPC_RecordNode, // #9 = $da
/*49922*/         OPC_MoveParent,
/*49923*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49968
/*49926*/           OPC_EmitMergeInputChains1_0,
/*49927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49939*/           OPC_EmitInteger, MVT::i1, 0, 
/*49942*/           OPC_EmitInteger, MVT::i1, 0, 
/*49945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49968*/         /*SwitchType*/ 42, MVT::v2f32,// ->50012
/*49970*/           OPC_EmitMergeInputChains1_0,
/*49971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49983*/           OPC_EmitInteger, MVT::i1, 0, 
/*49986*/           OPC_EmitInteger, MVT::i1, 0, 
/*49989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50012*/         /*SwitchType*/ 42, MVT::v4f32,// ->50056
/*50014*/           OPC_EmitMergeInputChains1_0,
/*50015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50027*/           OPC_EmitInteger, MVT::i1, 0, 
/*50030*/           OPC_EmitInteger, MVT::i1, 0, 
/*50033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50056*/         0, // EndSwitchType
/*50057*/       /*Scope*/ 27|128,1/*155*/, /*->50214*/
/*50059*/         OPC_CheckChild2Type, MVT::v4f32,
/*50061*/         OPC_RecordChild3, // #2 = $rsrc
/*50062*/         OPC_CheckChild3Type, MVT::v8i32,
/*50064*/         OPC_RecordChild4, // #3 = $sampler
/*50065*/         OPC_RecordChild5, // #4 = $dmask
/*50066*/         OPC_RecordChild6, // #5 = $unorm
/*50067*/         OPC_RecordChild7, // #6 = $glc
/*50068*/         OPC_MoveChild, 8,
/*50070*/         OPC_RecordNode, // #7 = $slc
/*50071*/         OPC_MoveParent,
/*50072*/         OPC_MoveChild, 9,
/*50074*/         OPC_RecordNode, // #8 = $lwe
/*50075*/         OPC_MoveParent,
/*50076*/         OPC_MoveChild, 10,
/*50078*/         OPC_RecordNode, // #9 = $da
/*50079*/         OPC_MoveParent,
/*50080*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50125
/*50083*/           OPC_EmitMergeInputChains1_0,
/*50084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50096*/           OPC_EmitInteger, MVT::i1, 0, 
/*50099*/           OPC_EmitInteger, MVT::i1, 0, 
/*50102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50125*/         /*SwitchType*/ 42, MVT::v2f32,// ->50169
/*50127*/           OPC_EmitMergeInputChains1_0,
/*50128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50140*/           OPC_EmitInteger, MVT::i1, 0, 
/*50143*/           OPC_EmitInteger, MVT::i1, 0, 
/*50146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50169*/         /*SwitchType*/ 42, MVT::v4f32,// ->50213
/*50171*/           OPC_EmitMergeInputChains1_0,
/*50172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50184*/           OPC_EmitInteger, MVT::i1, 0, 
/*50187*/           OPC_EmitInteger, MVT::i1, 0, 
/*50190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50213*/         0, // EndSwitchType
/*50214*/       /*Scope*/ 27|128,1/*155*/, /*->50371*/
/*50216*/         OPC_CheckChild2Type, MVT::v8f32,
/*50218*/         OPC_RecordChild3, // #2 = $rsrc
/*50219*/         OPC_CheckChild3Type, MVT::v8i32,
/*50221*/         OPC_RecordChild4, // #3 = $sampler
/*50222*/         OPC_RecordChild5, // #4 = $dmask
/*50223*/         OPC_RecordChild6, // #5 = $unorm
/*50224*/         OPC_RecordChild7, // #6 = $glc
/*50225*/         OPC_MoveChild, 8,
/*50227*/         OPC_RecordNode, // #7 = $slc
/*50228*/         OPC_MoveParent,
/*50229*/         OPC_MoveChild, 9,
/*50231*/         OPC_RecordNode, // #8 = $lwe
/*50232*/         OPC_MoveParent,
/*50233*/         OPC_MoveChild, 10,
/*50235*/         OPC_RecordNode, // #9 = $da
/*50236*/         OPC_MoveParent,
/*50237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50282
/*50240*/           OPC_EmitMergeInputChains1_0,
/*50241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50253*/           OPC_EmitInteger, MVT::i1, 0, 
/*50256*/           OPC_EmitInteger, MVT::i1, 0, 
/*50259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50282*/         /*SwitchType*/ 42, MVT::v2f32,// ->50326
/*50284*/           OPC_EmitMergeInputChains1_0,
/*50285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50297*/           OPC_EmitInteger, MVT::i1, 0, 
/*50300*/           OPC_EmitInteger, MVT::i1, 0, 
/*50303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50326*/         /*SwitchType*/ 42, MVT::v4f32,// ->50370
/*50328*/           OPC_EmitMergeInputChains1_0,
/*50329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50341*/           OPC_EmitInteger, MVT::i1, 0, 
/*50344*/           OPC_EmitInteger, MVT::i1, 0, 
/*50347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50370*/         0, // EndSwitchType
/*50371*/       /*Scope*/ 27|128,1/*155*/, /*->50528*/
/*50373*/         OPC_CheckChild2Type, MVT::v16f32,
/*50375*/         OPC_RecordChild3, // #2 = $rsrc
/*50376*/         OPC_CheckChild3Type, MVT::v8i32,
/*50378*/         OPC_RecordChild4, // #3 = $sampler
/*50379*/         OPC_RecordChild5, // #4 = $dmask
/*50380*/         OPC_RecordChild6, // #5 = $unorm
/*50381*/         OPC_RecordChild7, // #6 = $glc
/*50382*/         OPC_MoveChild, 8,
/*50384*/         OPC_RecordNode, // #7 = $slc
/*50385*/         OPC_MoveParent,
/*50386*/         OPC_MoveChild, 9,
/*50388*/         OPC_RecordNode, // #8 = $lwe
/*50389*/         OPC_MoveParent,
/*50390*/         OPC_MoveChild, 10,
/*50392*/         OPC_RecordNode, // #9 = $da
/*50393*/         OPC_MoveParent,
/*50394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50439
/*50397*/           OPC_EmitMergeInputChains1_0,
/*50398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50410*/           OPC_EmitInteger, MVT::i1, 0, 
/*50413*/           OPC_EmitInteger, MVT::i1, 0, 
/*50416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50439*/         /*SwitchType*/ 42, MVT::v2f32,// ->50483
/*50441*/           OPC_EmitMergeInputChains1_0,
/*50442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50454*/           OPC_EmitInteger, MVT::i1, 0, 
/*50457*/           OPC_EmitInteger, MVT::i1, 0, 
/*50460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50483*/         /*SwitchType*/ 42, MVT::v4f32,// ->50527
/*50485*/           OPC_EmitMergeInputChains1_0,
/*50486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50498*/           OPC_EmitInteger, MVT::i1, 0, 
/*50501*/           OPC_EmitInteger, MVT::i1, 0, 
/*50504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50527*/         0, // EndSwitchType
/*50528*/       0, /*End of Scope*/
/*50529*/     /*Scope*/ 23|128,6/*791*/, /*->51322*/
/*50531*/       OPC_CheckChild1Integer, 27|128,3/*411*/, 
/*50534*/       OPC_RecordChild2, // #1 = $addr
/*50535*/       OPC_Scope, 27|128,1/*155*/, /*->50693*/ // 5 children in Scope
/*50538*/         OPC_CheckChild2Type, MVT::f32,
/*50540*/         OPC_RecordChild3, // #2 = $rsrc
/*50541*/         OPC_CheckChild3Type, MVT::v8i32,
/*50543*/         OPC_RecordChild4, // #3 = $sampler
/*50544*/         OPC_RecordChild5, // #4 = $dmask
/*50545*/         OPC_RecordChild6, // #5 = $unorm
/*50546*/         OPC_RecordChild7, // #6 = $glc
/*50547*/         OPC_MoveChild, 8,
/*50549*/         OPC_RecordNode, // #7 = $slc
/*50550*/         OPC_MoveParent,
/*50551*/         OPC_MoveChild, 9,
/*50553*/         OPC_RecordNode, // #8 = $lwe
/*50554*/         OPC_MoveParent,
/*50555*/         OPC_MoveChild, 10,
/*50557*/         OPC_RecordNode, // #9 = $da
/*50558*/         OPC_MoveParent,
/*50559*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50604
/*50562*/           OPC_EmitMergeInputChains1_0,
/*50563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50575*/           OPC_EmitInteger, MVT::i1, 0, 
/*50578*/           OPC_EmitInteger, MVT::i1, 0, 
/*50581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50604*/         /*SwitchType*/ 42, MVT::v2f32,// ->50648
/*50606*/           OPC_EmitMergeInputChains1_0,
/*50607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50619*/           OPC_EmitInteger, MVT::i1, 0, 
/*50622*/           OPC_EmitInteger, MVT::i1, 0, 
/*50625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50648*/         /*SwitchType*/ 42, MVT::v4f32,// ->50692
/*50650*/           OPC_EmitMergeInputChains1_0,
/*50651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50663*/           OPC_EmitInteger, MVT::i1, 0, 
/*50666*/           OPC_EmitInteger, MVT::i1, 0, 
/*50669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50692*/         0, // EndSwitchType
/*50693*/       /*Scope*/ 27|128,1/*155*/, /*->50850*/
/*50695*/         OPC_CheckChild2Type, MVT::v2f32,
/*50697*/         OPC_RecordChild3, // #2 = $rsrc
/*50698*/         OPC_CheckChild3Type, MVT::v8i32,
/*50700*/         OPC_RecordChild4, // #3 = $sampler
/*50701*/         OPC_RecordChild5, // #4 = $dmask
/*50702*/         OPC_RecordChild6, // #5 = $unorm
/*50703*/         OPC_RecordChild7, // #6 = $glc
/*50704*/         OPC_MoveChild, 8,
/*50706*/         OPC_RecordNode, // #7 = $slc
/*50707*/         OPC_MoveParent,
/*50708*/         OPC_MoveChild, 9,
/*50710*/         OPC_RecordNode, // #8 = $lwe
/*50711*/         OPC_MoveParent,
/*50712*/         OPC_MoveChild, 10,
/*50714*/         OPC_RecordNode, // #9 = $da
/*50715*/         OPC_MoveParent,
/*50716*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50761
/*50719*/           OPC_EmitMergeInputChains1_0,
/*50720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50732*/           OPC_EmitInteger, MVT::i1, 0, 
/*50735*/           OPC_EmitInteger, MVT::i1, 0, 
/*50738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50761*/         /*SwitchType*/ 42, MVT::v2f32,// ->50805
/*50763*/           OPC_EmitMergeInputChains1_0,
/*50764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50776*/           OPC_EmitInteger, MVT::i1, 0, 
/*50779*/           OPC_EmitInteger, MVT::i1, 0, 
/*50782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50805*/         /*SwitchType*/ 42, MVT::v4f32,// ->50849
/*50807*/           OPC_EmitMergeInputChains1_0,
/*50808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50820*/           OPC_EmitInteger, MVT::i1, 0, 
/*50823*/           OPC_EmitInteger, MVT::i1, 0, 
/*50826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50849*/         0, // EndSwitchType
/*50850*/       /*Scope*/ 27|128,1/*155*/, /*->51007*/
/*50852*/         OPC_CheckChild2Type, MVT::v4f32,
/*50854*/         OPC_RecordChild3, // #2 = $rsrc
/*50855*/         OPC_CheckChild3Type, MVT::v8i32,
/*50857*/         OPC_RecordChild4, // #3 = $sampler
/*50858*/         OPC_RecordChild5, // #4 = $dmask
/*50859*/         OPC_RecordChild6, // #5 = $unorm
/*50860*/         OPC_RecordChild7, // #6 = $glc
/*50861*/         OPC_MoveChild, 8,
/*50863*/         OPC_RecordNode, // #7 = $slc
/*50864*/         OPC_MoveParent,
/*50865*/         OPC_MoveChild, 9,
/*50867*/         OPC_RecordNode, // #8 = $lwe
/*50868*/         OPC_MoveParent,
/*50869*/         OPC_MoveChild, 10,
/*50871*/         OPC_RecordNode, // #9 = $da
/*50872*/         OPC_MoveParent,
/*50873*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50918
/*50876*/           OPC_EmitMergeInputChains1_0,
/*50877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50889*/           OPC_EmitInteger, MVT::i1, 0, 
/*50892*/           OPC_EmitInteger, MVT::i1, 0, 
/*50895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50918*/         /*SwitchType*/ 42, MVT::v2f32,// ->50962
/*50920*/           OPC_EmitMergeInputChains1_0,
/*50921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50933*/           OPC_EmitInteger, MVT::i1, 0, 
/*50936*/           OPC_EmitInteger, MVT::i1, 0, 
/*50939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50962*/         /*SwitchType*/ 42, MVT::v4f32,// ->51006
/*50964*/           OPC_EmitMergeInputChains1_0,
/*50965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50977*/           OPC_EmitInteger, MVT::i1, 0, 
/*50980*/           OPC_EmitInteger, MVT::i1, 0, 
/*50983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51006*/         0, // EndSwitchType
/*51007*/       /*Scope*/ 27|128,1/*155*/, /*->51164*/
/*51009*/         OPC_CheckChild2Type, MVT::v8f32,
/*51011*/         OPC_RecordChild3, // #2 = $rsrc
/*51012*/         OPC_CheckChild3Type, MVT::v8i32,
/*51014*/         OPC_RecordChild4, // #3 = $sampler
/*51015*/         OPC_RecordChild5, // #4 = $dmask
/*51016*/         OPC_RecordChild6, // #5 = $unorm
/*51017*/         OPC_RecordChild7, // #6 = $glc
/*51018*/         OPC_MoveChild, 8,
/*51020*/         OPC_RecordNode, // #7 = $slc
/*51021*/         OPC_MoveParent,
/*51022*/         OPC_MoveChild, 9,
/*51024*/         OPC_RecordNode, // #8 = $lwe
/*51025*/         OPC_MoveParent,
/*51026*/         OPC_MoveChild, 10,
/*51028*/         OPC_RecordNode, // #9 = $da
/*51029*/         OPC_MoveParent,
/*51030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51075
/*51033*/           OPC_EmitMergeInputChains1_0,
/*51034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51046*/           OPC_EmitInteger, MVT::i1, 0, 
/*51049*/           OPC_EmitInteger, MVT::i1, 0, 
/*51052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51075*/         /*SwitchType*/ 42, MVT::v2f32,// ->51119
/*51077*/           OPC_EmitMergeInputChains1_0,
/*51078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51090*/           OPC_EmitInteger, MVT::i1, 0, 
/*51093*/           OPC_EmitInteger, MVT::i1, 0, 
/*51096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51119*/         /*SwitchType*/ 42, MVT::v4f32,// ->51163
/*51121*/           OPC_EmitMergeInputChains1_0,
/*51122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51134*/           OPC_EmitInteger, MVT::i1, 0, 
/*51137*/           OPC_EmitInteger, MVT::i1, 0, 
/*51140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51163*/         0, // EndSwitchType
/*51164*/       /*Scope*/ 27|128,1/*155*/, /*->51321*/
/*51166*/         OPC_CheckChild2Type, MVT::v16f32,
/*51168*/         OPC_RecordChild3, // #2 = $rsrc
/*51169*/         OPC_CheckChild3Type, MVT::v8i32,
/*51171*/         OPC_RecordChild4, // #3 = $sampler
/*51172*/         OPC_RecordChild5, // #4 = $dmask
/*51173*/         OPC_RecordChild6, // #5 = $unorm
/*51174*/         OPC_RecordChild7, // #6 = $glc
/*51175*/         OPC_MoveChild, 8,
/*51177*/         OPC_RecordNode, // #7 = $slc
/*51178*/         OPC_MoveParent,
/*51179*/         OPC_MoveChild, 9,
/*51181*/         OPC_RecordNode, // #8 = $lwe
/*51182*/         OPC_MoveParent,
/*51183*/         OPC_MoveChild, 10,
/*51185*/         OPC_RecordNode, // #9 = $da
/*51186*/         OPC_MoveParent,
/*51187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51232
/*51190*/           OPC_EmitMergeInputChains1_0,
/*51191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51203*/           OPC_EmitInteger, MVT::i1, 0, 
/*51206*/           OPC_EmitInteger, MVT::i1, 0, 
/*51209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51232*/         /*SwitchType*/ 42, MVT::v2f32,// ->51276
/*51234*/           OPC_EmitMergeInputChains1_0,
/*51235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51247*/           OPC_EmitInteger, MVT::i1, 0, 
/*51250*/           OPC_EmitInteger, MVT::i1, 0, 
/*51253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51276*/         /*SwitchType*/ 42, MVT::v4f32,// ->51320
/*51278*/           OPC_EmitMergeInputChains1_0,
/*51279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51291*/           OPC_EmitInteger, MVT::i1, 0, 
/*51294*/           OPC_EmitInteger, MVT::i1, 0, 
/*51297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51320*/         0, // EndSwitchType
/*51321*/       0, /*End of Scope*/
/*51322*/     /*Scope*/ 23|128,6/*791*/, /*->52115*/
/*51324*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*51327*/       OPC_RecordChild2, // #1 = $addr
/*51328*/       OPC_Scope, 27|128,1/*155*/, /*->51486*/ // 5 children in Scope
/*51331*/         OPC_CheckChild2Type, MVT::f32,
/*51333*/         OPC_RecordChild3, // #2 = $rsrc
/*51334*/         OPC_CheckChild3Type, MVT::v8i32,
/*51336*/         OPC_RecordChild4, // #3 = $sampler
/*51337*/         OPC_RecordChild5, // #4 = $dmask
/*51338*/         OPC_RecordChild6, // #5 = $unorm
/*51339*/         OPC_RecordChild7, // #6 = $glc
/*51340*/         OPC_MoveChild, 8,
/*51342*/         OPC_RecordNode, // #7 = $slc
/*51343*/         OPC_MoveParent,
/*51344*/         OPC_MoveChild, 9,
/*51346*/         OPC_RecordNode, // #8 = $lwe
/*51347*/         OPC_MoveParent,
/*51348*/         OPC_MoveChild, 10,
/*51350*/         OPC_RecordNode, // #9 = $da
/*51351*/         OPC_MoveParent,
/*51352*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51397
/*51355*/           OPC_EmitMergeInputChains1_0,
/*51356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51368*/           OPC_EmitInteger, MVT::i1, 0, 
/*51371*/           OPC_EmitInteger, MVT::i1, 0, 
/*51374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51397*/         /*SwitchType*/ 42, MVT::v2f32,// ->51441
/*51399*/           OPC_EmitMergeInputChains1_0,
/*51400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51412*/           OPC_EmitInteger, MVT::i1, 0, 
/*51415*/           OPC_EmitInteger, MVT::i1, 0, 
/*51418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51441*/         /*SwitchType*/ 42, MVT::v4f32,// ->51485
/*51443*/           OPC_EmitMergeInputChains1_0,
/*51444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51456*/           OPC_EmitInteger, MVT::i1, 0, 
/*51459*/           OPC_EmitInteger, MVT::i1, 0, 
/*51462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51485*/         0, // EndSwitchType
/*51486*/       /*Scope*/ 27|128,1/*155*/, /*->51643*/
/*51488*/         OPC_CheckChild2Type, MVT::v2f32,
/*51490*/         OPC_RecordChild3, // #2 = $rsrc
/*51491*/         OPC_CheckChild3Type, MVT::v8i32,
/*51493*/         OPC_RecordChild4, // #3 = $sampler
/*51494*/         OPC_RecordChild5, // #4 = $dmask
/*51495*/         OPC_RecordChild6, // #5 = $unorm
/*51496*/         OPC_RecordChild7, // #6 = $glc
/*51497*/         OPC_MoveChild, 8,
/*51499*/         OPC_RecordNode, // #7 = $slc
/*51500*/         OPC_MoveParent,
/*51501*/         OPC_MoveChild, 9,
/*51503*/         OPC_RecordNode, // #8 = $lwe
/*51504*/         OPC_MoveParent,
/*51505*/         OPC_MoveChild, 10,
/*51507*/         OPC_RecordNode, // #9 = $da
/*51508*/         OPC_MoveParent,
/*51509*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51554
/*51512*/           OPC_EmitMergeInputChains1_0,
/*51513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51525*/           OPC_EmitInteger, MVT::i1, 0, 
/*51528*/           OPC_EmitInteger, MVT::i1, 0, 
/*51531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51554*/         /*SwitchType*/ 42, MVT::v2f32,// ->51598
/*51556*/           OPC_EmitMergeInputChains1_0,
/*51557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51569*/           OPC_EmitInteger, MVT::i1, 0, 
/*51572*/           OPC_EmitInteger, MVT::i1, 0, 
/*51575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51598*/         /*SwitchType*/ 42, MVT::v4f32,// ->51642
/*51600*/           OPC_EmitMergeInputChains1_0,
/*51601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51613*/           OPC_EmitInteger, MVT::i1, 0, 
/*51616*/           OPC_EmitInteger, MVT::i1, 0, 
/*51619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51642*/         0, // EndSwitchType
/*51643*/       /*Scope*/ 27|128,1/*155*/, /*->51800*/
/*51645*/         OPC_CheckChild2Type, MVT::v4f32,
/*51647*/         OPC_RecordChild3, // #2 = $rsrc
/*51648*/         OPC_CheckChild3Type, MVT::v8i32,
/*51650*/         OPC_RecordChild4, // #3 = $sampler
/*51651*/         OPC_RecordChild5, // #4 = $dmask
/*51652*/         OPC_RecordChild6, // #5 = $unorm
/*51653*/         OPC_RecordChild7, // #6 = $glc
/*51654*/         OPC_MoveChild, 8,
/*51656*/         OPC_RecordNode, // #7 = $slc
/*51657*/         OPC_MoveParent,
/*51658*/         OPC_MoveChild, 9,
/*51660*/         OPC_RecordNode, // #8 = $lwe
/*51661*/         OPC_MoveParent,
/*51662*/         OPC_MoveChild, 10,
/*51664*/         OPC_RecordNode, // #9 = $da
/*51665*/         OPC_MoveParent,
/*51666*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51711
/*51669*/           OPC_EmitMergeInputChains1_0,
/*51670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51682*/           OPC_EmitInteger, MVT::i1, 0, 
/*51685*/           OPC_EmitInteger, MVT::i1, 0, 
/*51688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51711*/         /*SwitchType*/ 42, MVT::v2f32,// ->51755
/*51713*/           OPC_EmitMergeInputChains1_0,
/*51714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51726*/           OPC_EmitInteger, MVT::i1, 0, 
/*51729*/           OPC_EmitInteger, MVT::i1, 0, 
/*51732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51755*/         /*SwitchType*/ 42, MVT::v4f32,// ->51799
/*51757*/           OPC_EmitMergeInputChains1_0,
/*51758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51770*/           OPC_EmitInteger, MVT::i1, 0, 
/*51773*/           OPC_EmitInteger, MVT::i1, 0, 
/*51776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51799*/         0, // EndSwitchType
/*51800*/       /*Scope*/ 27|128,1/*155*/, /*->51957*/
/*51802*/         OPC_CheckChild2Type, MVT::v8f32,
/*51804*/         OPC_RecordChild3, // #2 = $rsrc
/*51805*/         OPC_CheckChild3Type, MVT::v8i32,
/*51807*/         OPC_RecordChild4, // #3 = $sampler
/*51808*/         OPC_RecordChild5, // #4 = $dmask
/*51809*/         OPC_RecordChild6, // #5 = $unorm
/*51810*/         OPC_RecordChild7, // #6 = $glc
/*51811*/         OPC_MoveChild, 8,
/*51813*/         OPC_RecordNode, // #7 = $slc
/*51814*/         OPC_MoveParent,
/*51815*/         OPC_MoveChild, 9,
/*51817*/         OPC_RecordNode, // #8 = $lwe
/*51818*/         OPC_MoveParent,
/*51819*/         OPC_MoveChild, 10,
/*51821*/         OPC_RecordNode, // #9 = $da
/*51822*/         OPC_MoveParent,
/*51823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51868
/*51826*/           OPC_EmitMergeInputChains1_0,
/*51827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51839*/           OPC_EmitInteger, MVT::i1, 0, 
/*51842*/           OPC_EmitInteger, MVT::i1, 0, 
/*51845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51868*/         /*SwitchType*/ 42, MVT::v2f32,// ->51912
/*51870*/           OPC_EmitMergeInputChains1_0,
/*51871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51883*/           OPC_EmitInteger, MVT::i1, 0, 
/*51886*/           OPC_EmitInteger, MVT::i1, 0, 
/*51889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51912*/         /*SwitchType*/ 42, MVT::v4f32,// ->51956
/*51914*/           OPC_EmitMergeInputChains1_0,
/*51915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51927*/           OPC_EmitInteger, MVT::i1, 0, 
/*51930*/           OPC_EmitInteger, MVT::i1, 0, 
/*51933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51956*/         0, // EndSwitchType
/*51957*/       /*Scope*/ 27|128,1/*155*/, /*->52114*/
/*51959*/         OPC_CheckChild2Type, MVT::v16f32,
/*51961*/         OPC_RecordChild3, // #2 = $rsrc
/*51962*/         OPC_CheckChild3Type, MVT::v8i32,
/*51964*/         OPC_RecordChild4, // #3 = $sampler
/*51965*/         OPC_RecordChild5, // #4 = $dmask
/*51966*/         OPC_RecordChild6, // #5 = $unorm
/*51967*/         OPC_RecordChild7, // #6 = $glc
/*51968*/         OPC_MoveChild, 8,
/*51970*/         OPC_RecordNode, // #7 = $slc
/*51971*/         OPC_MoveParent,
/*51972*/         OPC_MoveChild, 9,
/*51974*/         OPC_RecordNode, // #8 = $lwe
/*51975*/         OPC_MoveParent,
/*51976*/         OPC_MoveChild, 10,
/*51978*/         OPC_RecordNode, // #9 = $da
/*51979*/         OPC_MoveParent,
/*51980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52025
/*51983*/           OPC_EmitMergeInputChains1_0,
/*51984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51996*/           OPC_EmitInteger, MVT::i1, 0, 
/*51999*/           OPC_EmitInteger, MVT::i1, 0, 
/*52002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52025*/         /*SwitchType*/ 42, MVT::v2f32,// ->52069
/*52027*/           OPC_EmitMergeInputChains1_0,
/*52028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52040*/           OPC_EmitInteger, MVT::i1, 0, 
/*52043*/           OPC_EmitInteger, MVT::i1, 0, 
/*52046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52069*/         /*SwitchType*/ 42, MVT::v4f32,// ->52113
/*52071*/           OPC_EmitMergeInputChains1_0,
/*52072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52084*/           OPC_EmitInteger, MVT::i1, 0, 
/*52087*/           OPC_EmitInteger, MVT::i1, 0, 
/*52090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52113*/         0, // EndSwitchType
/*52114*/       0, /*End of Scope*/
/*52115*/     /*Scope*/ 23|128,6/*791*/, /*->52908*/
/*52117*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*52120*/       OPC_RecordChild2, // #1 = $addr
/*52121*/       OPC_Scope, 27|128,1/*155*/, /*->52279*/ // 5 children in Scope
/*52124*/         OPC_CheckChild2Type, MVT::f32,
/*52126*/         OPC_RecordChild3, // #2 = $rsrc
/*52127*/         OPC_CheckChild3Type, MVT::v8i32,
/*52129*/         OPC_RecordChild4, // #3 = $sampler
/*52130*/         OPC_RecordChild5, // #4 = $dmask
/*52131*/         OPC_RecordChild6, // #5 = $unorm
/*52132*/         OPC_RecordChild7, // #6 = $glc
/*52133*/         OPC_MoveChild, 8,
/*52135*/         OPC_RecordNode, // #7 = $slc
/*52136*/         OPC_MoveParent,
/*52137*/         OPC_MoveChild, 9,
/*52139*/         OPC_RecordNode, // #8 = $lwe
/*52140*/         OPC_MoveParent,
/*52141*/         OPC_MoveChild, 10,
/*52143*/         OPC_RecordNode, // #9 = $da
/*52144*/         OPC_MoveParent,
/*52145*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52190
/*52148*/           OPC_EmitMergeInputChains1_0,
/*52149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52161*/           OPC_EmitInteger, MVT::i1, 0, 
/*52164*/           OPC_EmitInteger, MVT::i1, 0, 
/*52167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52190*/         /*SwitchType*/ 42, MVT::v2f32,// ->52234
/*52192*/           OPC_EmitMergeInputChains1_0,
/*52193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52205*/           OPC_EmitInteger, MVT::i1, 0, 
/*52208*/           OPC_EmitInteger, MVT::i1, 0, 
/*52211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52234*/         /*SwitchType*/ 42, MVT::v4f32,// ->52278
/*52236*/           OPC_EmitMergeInputChains1_0,
/*52237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52249*/           OPC_EmitInteger, MVT::i1, 0, 
/*52252*/           OPC_EmitInteger, MVT::i1, 0, 
/*52255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52278*/         0, // EndSwitchType
/*52279*/       /*Scope*/ 27|128,1/*155*/, /*->52436*/
/*52281*/         OPC_CheckChild2Type, MVT::v2f32,
/*52283*/         OPC_RecordChild3, // #2 = $rsrc
/*52284*/         OPC_CheckChild3Type, MVT::v8i32,
/*52286*/         OPC_RecordChild4, // #3 = $sampler
/*52287*/         OPC_RecordChild5, // #4 = $dmask
/*52288*/         OPC_RecordChild6, // #5 = $unorm
/*52289*/         OPC_RecordChild7, // #6 = $glc
/*52290*/         OPC_MoveChild, 8,
/*52292*/         OPC_RecordNode, // #7 = $slc
/*52293*/         OPC_MoveParent,
/*52294*/         OPC_MoveChild, 9,
/*52296*/         OPC_RecordNode, // #8 = $lwe
/*52297*/         OPC_MoveParent,
/*52298*/         OPC_MoveChild, 10,
/*52300*/         OPC_RecordNode, // #9 = $da
/*52301*/         OPC_MoveParent,
/*52302*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52347
/*52305*/           OPC_EmitMergeInputChains1_0,
/*52306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52318*/           OPC_EmitInteger, MVT::i1, 0, 
/*52321*/           OPC_EmitInteger, MVT::i1, 0, 
/*52324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52347*/         /*SwitchType*/ 42, MVT::v2f32,// ->52391
/*52349*/           OPC_EmitMergeInputChains1_0,
/*52350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52362*/           OPC_EmitInteger, MVT::i1, 0, 
/*52365*/           OPC_EmitInteger, MVT::i1, 0, 
/*52368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52391*/         /*SwitchType*/ 42, MVT::v4f32,// ->52435
/*52393*/           OPC_EmitMergeInputChains1_0,
/*52394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52406*/           OPC_EmitInteger, MVT::i1, 0, 
/*52409*/           OPC_EmitInteger, MVT::i1, 0, 
/*52412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52435*/         0, // EndSwitchType
/*52436*/       /*Scope*/ 27|128,1/*155*/, /*->52593*/
/*52438*/         OPC_CheckChild2Type, MVT::v4f32,
/*52440*/         OPC_RecordChild3, // #2 = $rsrc
/*52441*/         OPC_CheckChild3Type, MVT::v8i32,
/*52443*/         OPC_RecordChild4, // #3 = $sampler
/*52444*/         OPC_RecordChild5, // #4 = $dmask
/*52445*/         OPC_RecordChild6, // #5 = $unorm
/*52446*/         OPC_RecordChild7, // #6 = $glc
/*52447*/         OPC_MoveChild, 8,
/*52449*/         OPC_RecordNode, // #7 = $slc
/*52450*/         OPC_MoveParent,
/*52451*/         OPC_MoveChild, 9,
/*52453*/         OPC_RecordNode, // #8 = $lwe
/*52454*/         OPC_MoveParent,
/*52455*/         OPC_MoveChild, 10,
/*52457*/         OPC_RecordNode, // #9 = $da
/*52458*/         OPC_MoveParent,
/*52459*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52504
/*52462*/           OPC_EmitMergeInputChains1_0,
/*52463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52475*/           OPC_EmitInteger, MVT::i1, 0, 
/*52478*/           OPC_EmitInteger, MVT::i1, 0, 
/*52481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52504*/         /*SwitchType*/ 42, MVT::v2f32,// ->52548
/*52506*/           OPC_EmitMergeInputChains1_0,
/*52507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52519*/           OPC_EmitInteger, MVT::i1, 0, 
/*52522*/           OPC_EmitInteger, MVT::i1, 0, 
/*52525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52548*/         /*SwitchType*/ 42, MVT::v4f32,// ->52592
/*52550*/           OPC_EmitMergeInputChains1_0,
/*52551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52563*/           OPC_EmitInteger, MVT::i1, 0, 
/*52566*/           OPC_EmitInteger, MVT::i1, 0, 
/*52569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52592*/         0, // EndSwitchType
/*52593*/       /*Scope*/ 27|128,1/*155*/, /*->52750*/
/*52595*/         OPC_CheckChild2Type, MVT::v8f32,
/*52597*/         OPC_RecordChild3, // #2 = $rsrc
/*52598*/         OPC_CheckChild3Type, MVT::v8i32,
/*52600*/         OPC_RecordChild4, // #3 = $sampler
/*52601*/         OPC_RecordChild5, // #4 = $dmask
/*52602*/         OPC_RecordChild6, // #5 = $unorm
/*52603*/         OPC_RecordChild7, // #6 = $glc
/*52604*/         OPC_MoveChild, 8,
/*52606*/         OPC_RecordNode, // #7 = $slc
/*52607*/         OPC_MoveParent,
/*52608*/         OPC_MoveChild, 9,
/*52610*/         OPC_RecordNode, // #8 = $lwe
/*52611*/         OPC_MoveParent,
/*52612*/         OPC_MoveChild, 10,
/*52614*/         OPC_RecordNode, // #9 = $da
/*52615*/         OPC_MoveParent,
/*52616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52661
/*52619*/           OPC_EmitMergeInputChains1_0,
/*52620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52632*/           OPC_EmitInteger, MVT::i1, 0, 
/*52635*/           OPC_EmitInteger, MVT::i1, 0, 
/*52638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52661*/         /*SwitchType*/ 42, MVT::v2f32,// ->52705
/*52663*/           OPC_EmitMergeInputChains1_0,
/*52664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52676*/           OPC_EmitInteger, MVT::i1, 0, 
/*52679*/           OPC_EmitInteger, MVT::i1, 0, 
/*52682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52705*/         /*SwitchType*/ 42, MVT::v4f32,// ->52749
/*52707*/           OPC_EmitMergeInputChains1_0,
/*52708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52720*/           OPC_EmitInteger, MVT::i1, 0, 
/*52723*/           OPC_EmitInteger, MVT::i1, 0, 
/*52726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52749*/         0, // EndSwitchType
/*52750*/       /*Scope*/ 27|128,1/*155*/, /*->52907*/
/*52752*/         OPC_CheckChild2Type, MVT::v16f32,
/*52754*/         OPC_RecordChild3, // #2 = $rsrc
/*52755*/         OPC_CheckChild3Type, MVT::v8i32,
/*52757*/         OPC_RecordChild4, // #3 = $sampler
/*52758*/         OPC_RecordChild5, // #4 = $dmask
/*52759*/         OPC_RecordChild6, // #5 = $unorm
/*52760*/         OPC_RecordChild7, // #6 = $glc
/*52761*/         OPC_MoveChild, 8,
/*52763*/         OPC_RecordNode, // #7 = $slc
/*52764*/         OPC_MoveParent,
/*52765*/         OPC_MoveChild, 9,
/*52767*/         OPC_RecordNode, // #8 = $lwe
/*52768*/         OPC_MoveParent,
/*52769*/         OPC_MoveChild, 10,
/*52771*/         OPC_RecordNode, // #9 = $da
/*52772*/         OPC_MoveParent,
/*52773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52818
/*52776*/           OPC_EmitMergeInputChains1_0,
/*52777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52789*/           OPC_EmitInteger, MVT::i1, 0, 
/*52792*/           OPC_EmitInteger, MVT::i1, 0, 
/*52795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52818*/         /*SwitchType*/ 42, MVT::v2f32,// ->52862
/*52820*/           OPC_EmitMergeInputChains1_0,
/*52821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52833*/           OPC_EmitInteger, MVT::i1, 0, 
/*52836*/           OPC_EmitInteger, MVT::i1, 0, 
/*52839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52862*/         /*SwitchType*/ 42, MVT::v4f32,// ->52906
/*52864*/           OPC_EmitMergeInputChains1_0,
/*52865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52877*/           OPC_EmitInteger, MVT::i1, 0, 
/*52880*/           OPC_EmitInteger, MVT::i1, 0, 
/*52883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52906*/         0, // EndSwitchType
/*52907*/       0, /*End of Scope*/
/*52908*/     /*Scope*/ 23|128,6/*791*/, /*->53701*/
/*52910*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*52913*/       OPC_RecordChild2, // #1 = $addr
/*52914*/       OPC_Scope, 27|128,1/*155*/, /*->53072*/ // 5 children in Scope
/*52917*/         OPC_CheckChild2Type, MVT::f32,
/*52919*/         OPC_RecordChild3, // #2 = $rsrc
/*52920*/         OPC_CheckChild3Type, MVT::v8i32,
/*52922*/         OPC_RecordChild4, // #3 = $sampler
/*52923*/         OPC_RecordChild5, // #4 = $dmask
/*52924*/         OPC_RecordChild6, // #5 = $unorm
/*52925*/         OPC_RecordChild7, // #6 = $glc
/*52926*/         OPC_MoveChild, 8,
/*52928*/         OPC_RecordNode, // #7 = $slc
/*52929*/         OPC_MoveParent,
/*52930*/         OPC_MoveChild, 9,
/*52932*/         OPC_RecordNode, // #8 = $lwe
/*52933*/         OPC_MoveParent,
/*52934*/         OPC_MoveChild, 10,
/*52936*/         OPC_RecordNode, // #9 = $da
/*52937*/         OPC_MoveParent,
/*52938*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52983
/*52941*/           OPC_EmitMergeInputChains1_0,
/*52942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52954*/           OPC_EmitInteger, MVT::i1, 0, 
/*52957*/           OPC_EmitInteger, MVT::i1, 0, 
/*52960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52983*/         /*SwitchType*/ 42, MVT::v2f32,// ->53027
/*52985*/           OPC_EmitMergeInputChains1_0,
/*52986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52998*/           OPC_EmitInteger, MVT::i1, 0, 
/*53001*/           OPC_EmitInteger, MVT::i1, 0, 
/*53004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53027*/         /*SwitchType*/ 42, MVT::v4f32,// ->53071
/*53029*/           OPC_EmitMergeInputChains1_0,
/*53030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53042*/           OPC_EmitInteger, MVT::i1, 0, 
/*53045*/           OPC_EmitInteger, MVT::i1, 0, 
/*53048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53071*/         0, // EndSwitchType
/*53072*/       /*Scope*/ 27|128,1/*155*/, /*->53229*/
/*53074*/         OPC_CheckChild2Type, MVT::v2f32,
/*53076*/         OPC_RecordChild3, // #2 = $rsrc
/*53077*/         OPC_CheckChild3Type, MVT::v8i32,
/*53079*/         OPC_RecordChild4, // #3 = $sampler
/*53080*/         OPC_RecordChild5, // #4 = $dmask
/*53081*/         OPC_RecordChild6, // #5 = $unorm
/*53082*/         OPC_RecordChild7, // #6 = $glc
/*53083*/         OPC_MoveChild, 8,
/*53085*/         OPC_RecordNode, // #7 = $slc
/*53086*/         OPC_MoveParent,
/*53087*/         OPC_MoveChild, 9,
/*53089*/         OPC_RecordNode, // #8 = $lwe
/*53090*/         OPC_MoveParent,
/*53091*/         OPC_MoveChild, 10,
/*53093*/         OPC_RecordNode, // #9 = $da
/*53094*/         OPC_MoveParent,
/*53095*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53140
/*53098*/           OPC_EmitMergeInputChains1_0,
/*53099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53111*/           OPC_EmitInteger, MVT::i1, 0, 
/*53114*/           OPC_EmitInteger, MVT::i1, 0, 
/*53117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53140*/         /*SwitchType*/ 42, MVT::v2f32,// ->53184
/*53142*/           OPC_EmitMergeInputChains1_0,
/*53143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53155*/           OPC_EmitInteger, MVT::i1, 0, 
/*53158*/           OPC_EmitInteger, MVT::i1, 0, 
/*53161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53184*/         /*SwitchType*/ 42, MVT::v4f32,// ->53228
/*53186*/           OPC_EmitMergeInputChains1_0,
/*53187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53199*/           OPC_EmitInteger, MVT::i1, 0, 
/*53202*/           OPC_EmitInteger, MVT::i1, 0, 
/*53205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53228*/         0, // EndSwitchType
/*53229*/       /*Scope*/ 27|128,1/*155*/, /*->53386*/
/*53231*/         OPC_CheckChild2Type, MVT::v4f32,
/*53233*/         OPC_RecordChild3, // #2 = $rsrc
/*53234*/         OPC_CheckChild3Type, MVT::v8i32,
/*53236*/         OPC_RecordChild4, // #3 = $sampler
/*53237*/         OPC_RecordChild5, // #4 = $dmask
/*53238*/         OPC_RecordChild6, // #5 = $unorm
/*53239*/         OPC_RecordChild7, // #6 = $glc
/*53240*/         OPC_MoveChild, 8,
/*53242*/         OPC_RecordNode, // #7 = $slc
/*53243*/         OPC_MoveParent,
/*53244*/         OPC_MoveChild, 9,
/*53246*/         OPC_RecordNode, // #8 = $lwe
/*53247*/         OPC_MoveParent,
/*53248*/         OPC_MoveChild, 10,
/*53250*/         OPC_RecordNode, // #9 = $da
/*53251*/         OPC_MoveParent,
/*53252*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53297
/*53255*/           OPC_EmitMergeInputChains1_0,
/*53256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53268*/           OPC_EmitInteger, MVT::i1, 0, 
/*53271*/           OPC_EmitInteger, MVT::i1, 0, 
/*53274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53297*/         /*SwitchType*/ 42, MVT::v2f32,// ->53341
/*53299*/           OPC_EmitMergeInputChains1_0,
/*53300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53312*/           OPC_EmitInteger, MVT::i1, 0, 
/*53315*/           OPC_EmitInteger, MVT::i1, 0, 
/*53318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53341*/         /*SwitchType*/ 42, MVT::v4f32,// ->53385
/*53343*/           OPC_EmitMergeInputChains1_0,
/*53344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53356*/           OPC_EmitInteger, MVT::i1, 0, 
/*53359*/           OPC_EmitInteger, MVT::i1, 0, 
/*53362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53385*/         0, // EndSwitchType
/*53386*/       /*Scope*/ 27|128,1/*155*/, /*->53543*/
/*53388*/         OPC_CheckChild2Type, MVT::v8f32,
/*53390*/         OPC_RecordChild3, // #2 = $rsrc
/*53391*/         OPC_CheckChild3Type, MVT::v8i32,
/*53393*/         OPC_RecordChild4, // #3 = $sampler
/*53394*/         OPC_RecordChild5, // #4 = $dmask
/*53395*/         OPC_RecordChild6, // #5 = $unorm
/*53396*/         OPC_RecordChild7, // #6 = $glc
/*53397*/         OPC_MoveChild, 8,
/*53399*/         OPC_RecordNode, // #7 = $slc
/*53400*/         OPC_MoveParent,
/*53401*/         OPC_MoveChild, 9,
/*53403*/         OPC_RecordNode, // #8 = $lwe
/*53404*/         OPC_MoveParent,
/*53405*/         OPC_MoveChild, 10,
/*53407*/         OPC_RecordNode, // #9 = $da
/*53408*/         OPC_MoveParent,
/*53409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53454
/*53412*/           OPC_EmitMergeInputChains1_0,
/*53413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53425*/           OPC_EmitInteger, MVT::i1, 0, 
/*53428*/           OPC_EmitInteger, MVT::i1, 0, 
/*53431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53454*/         /*SwitchType*/ 42, MVT::v2f32,// ->53498
/*53456*/           OPC_EmitMergeInputChains1_0,
/*53457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53469*/           OPC_EmitInteger, MVT::i1, 0, 
/*53472*/           OPC_EmitInteger, MVT::i1, 0, 
/*53475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53498*/         /*SwitchType*/ 42, MVT::v4f32,// ->53542
/*53500*/           OPC_EmitMergeInputChains1_0,
/*53501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53513*/           OPC_EmitInteger, MVT::i1, 0, 
/*53516*/           OPC_EmitInteger, MVT::i1, 0, 
/*53519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53542*/         0, // EndSwitchType
/*53543*/       /*Scope*/ 27|128,1/*155*/, /*->53700*/
/*53545*/         OPC_CheckChild2Type, MVT::v16f32,
/*53547*/         OPC_RecordChild3, // #2 = $rsrc
/*53548*/         OPC_CheckChild3Type, MVT::v8i32,
/*53550*/         OPC_RecordChild4, // #3 = $sampler
/*53551*/         OPC_RecordChild5, // #4 = $dmask
/*53552*/         OPC_RecordChild6, // #5 = $unorm
/*53553*/         OPC_RecordChild7, // #6 = $glc
/*53554*/         OPC_MoveChild, 8,
/*53556*/         OPC_RecordNode, // #7 = $slc
/*53557*/         OPC_MoveParent,
/*53558*/         OPC_MoveChild, 9,
/*53560*/         OPC_RecordNode, // #8 = $lwe
/*53561*/         OPC_MoveParent,
/*53562*/         OPC_MoveChild, 10,
/*53564*/         OPC_RecordNode, // #9 = $da
/*53565*/         OPC_MoveParent,
/*53566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53611
/*53569*/           OPC_EmitMergeInputChains1_0,
/*53570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53582*/           OPC_EmitInteger, MVT::i1, 0, 
/*53585*/           OPC_EmitInteger, MVT::i1, 0, 
/*53588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53611*/         /*SwitchType*/ 42, MVT::v2f32,// ->53655
/*53613*/           OPC_EmitMergeInputChains1_0,
/*53614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53626*/           OPC_EmitInteger, MVT::i1, 0, 
/*53629*/           OPC_EmitInteger, MVT::i1, 0, 
/*53632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53655*/         /*SwitchType*/ 42, MVT::v4f32,// ->53699
/*53657*/           OPC_EmitMergeInputChains1_0,
/*53658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53670*/           OPC_EmitInteger, MVT::i1, 0, 
/*53673*/           OPC_EmitInteger, MVT::i1, 0, 
/*53676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53699*/         0, // EndSwitchType
/*53700*/       0, /*End of Scope*/
/*53701*/     /*Scope*/ 23|128,6/*791*/, /*->54494*/
/*53703*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*53706*/       OPC_RecordChild2, // #1 = $addr
/*53707*/       OPC_Scope, 27|128,1/*155*/, /*->53865*/ // 5 children in Scope
/*53710*/         OPC_CheckChild2Type, MVT::f32,
/*53712*/         OPC_RecordChild3, // #2 = $rsrc
/*53713*/         OPC_CheckChild3Type, MVT::v8i32,
/*53715*/         OPC_RecordChild4, // #3 = $sampler
/*53716*/         OPC_RecordChild5, // #4 = $dmask
/*53717*/         OPC_RecordChild6, // #5 = $unorm
/*53718*/         OPC_RecordChild7, // #6 = $glc
/*53719*/         OPC_MoveChild, 8,
/*53721*/         OPC_RecordNode, // #7 = $slc
/*53722*/         OPC_MoveParent,
/*53723*/         OPC_MoveChild, 9,
/*53725*/         OPC_RecordNode, // #8 = $lwe
/*53726*/         OPC_MoveParent,
/*53727*/         OPC_MoveChild, 10,
/*53729*/         OPC_RecordNode, // #9 = $da
/*53730*/         OPC_MoveParent,
/*53731*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53776
/*53734*/           OPC_EmitMergeInputChains1_0,
/*53735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53747*/           OPC_EmitInteger, MVT::i1, 0, 
/*53750*/           OPC_EmitInteger, MVT::i1, 0, 
/*53753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53776*/         /*SwitchType*/ 42, MVT::v2f32,// ->53820
/*53778*/           OPC_EmitMergeInputChains1_0,
/*53779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53791*/           OPC_EmitInteger, MVT::i1, 0, 
/*53794*/           OPC_EmitInteger, MVT::i1, 0, 
/*53797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53820*/         /*SwitchType*/ 42, MVT::v4f32,// ->53864
/*53822*/           OPC_EmitMergeInputChains1_0,
/*53823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53835*/           OPC_EmitInteger, MVT::i1, 0, 
/*53838*/           OPC_EmitInteger, MVT::i1, 0, 
/*53841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53864*/         0, // EndSwitchType
/*53865*/       /*Scope*/ 27|128,1/*155*/, /*->54022*/
/*53867*/         OPC_CheckChild2Type, MVT::v2f32,
/*53869*/         OPC_RecordChild3, // #2 = $rsrc
/*53870*/         OPC_CheckChild3Type, MVT::v8i32,
/*53872*/         OPC_RecordChild4, // #3 = $sampler
/*53873*/         OPC_RecordChild5, // #4 = $dmask
/*53874*/         OPC_RecordChild6, // #5 = $unorm
/*53875*/         OPC_RecordChild7, // #6 = $glc
/*53876*/         OPC_MoveChild, 8,
/*53878*/         OPC_RecordNode, // #7 = $slc
/*53879*/         OPC_MoveParent,
/*53880*/         OPC_MoveChild, 9,
/*53882*/         OPC_RecordNode, // #8 = $lwe
/*53883*/         OPC_MoveParent,
/*53884*/         OPC_MoveChild, 10,
/*53886*/         OPC_RecordNode, // #9 = $da
/*53887*/         OPC_MoveParent,
/*53888*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53933
/*53891*/           OPC_EmitMergeInputChains1_0,
/*53892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53904*/           OPC_EmitInteger, MVT::i1, 0, 
/*53907*/           OPC_EmitInteger, MVT::i1, 0, 
/*53910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53933*/         /*SwitchType*/ 42, MVT::v2f32,// ->53977
/*53935*/           OPC_EmitMergeInputChains1_0,
/*53936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53948*/           OPC_EmitInteger, MVT::i1, 0, 
/*53951*/           OPC_EmitInteger, MVT::i1, 0, 
/*53954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53977*/         /*SwitchType*/ 42, MVT::v4f32,// ->54021
/*53979*/           OPC_EmitMergeInputChains1_0,
/*53980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53992*/           OPC_EmitInteger, MVT::i1, 0, 
/*53995*/           OPC_EmitInteger, MVT::i1, 0, 
/*53998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54021*/         0, // EndSwitchType
/*54022*/       /*Scope*/ 27|128,1/*155*/, /*->54179*/
/*54024*/         OPC_CheckChild2Type, MVT::v4f32,
/*54026*/         OPC_RecordChild3, // #2 = $rsrc
/*54027*/         OPC_CheckChild3Type, MVT::v8i32,
/*54029*/         OPC_RecordChild4, // #3 = $sampler
/*54030*/         OPC_RecordChild5, // #4 = $dmask
/*54031*/         OPC_RecordChild6, // #5 = $unorm
/*54032*/         OPC_RecordChild7, // #6 = $glc
/*54033*/         OPC_MoveChild, 8,
/*54035*/         OPC_RecordNode, // #7 = $slc
/*54036*/         OPC_MoveParent,
/*54037*/         OPC_MoveChild, 9,
/*54039*/         OPC_RecordNode, // #8 = $lwe
/*54040*/         OPC_MoveParent,
/*54041*/         OPC_MoveChild, 10,
/*54043*/         OPC_RecordNode, // #9 = $da
/*54044*/         OPC_MoveParent,
/*54045*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54090
/*54048*/           OPC_EmitMergeInputChains1_0,
/*54049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54061*/           OPC_EmitInteger, MVT::i1, 0, 
/*54064*/           OPC_EmitInteger, MVT::i1, 0, 
/*54067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54090*/         /*SwitchType*/ 42, MVT::v2f32,// ->54134
/*54092*/           OPC_EmitMergeInputChains1_0,
/*54093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54105*/           OPC_EmitInteger, MVT::i1, 0, 
/*54108*/           OPC_EmitInteger, MVT::i1, 0, 
/*54111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54134*/         /*SwitchType*/ 42, MVT::v4f32,// ->54178
/*54136*/           OPC_EmitMergeInputChains1_0,
/*54137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54149*/           OPC_EmitInteger, MVT::i1, 0, 
/*54152*/           OPC_EmitInteger, MVT::i1, 0, 
/*54155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54178*/         0, // EndSwitchType
/*54179*/       /*Scope*/ 27|128,1/*155*/, /*->54336*/
/*54181*/         OPC_CheckChild2Type, MVT::v8f32,
/*54183*/         OPC_RecordChild3, // #2 = $rsrc
/*54184*/         OPC_CheckChild3Type, MVT::v8i32,
/*54186*/         OPC_RecordChild4, // #3 = $sampler
/*54187*/         OPC_RecordChild5, // #4 = $dmask
/*54188*/         OPC_RecordChild6, // #5 = $unorm
/*54189*/         OPC_RecordChild7, // #6 = $glc
/*54190*/         OPC_MoveChild, 8,
/*54192*/         OPC_RecordNode, // #7 = $slc
/*54193*/         OPC_MoveParent,
/*54194*/         OPC_MoveChild, 9,
/*54196*/         OPC_RecordNode, // #8 = $lwe
/*54197*/         OPC_MoveParent,
/*54198*/         OPC_MoveChild, 10,
/*54200*/         OPC_RecordNode, // #9 = $da
/*54201*/         OPC_MoveParent,
/*54202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54247
/*54205*/           OPC_EmitMergeInputChains1_0,
/*54206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54218*/           OPC_EmitInteger, MVT::i1, 0, 
/*54221*/           OPC_EmitInteger, MVT::i1, 0, 
/*54224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54247*/         /*SwitchType*/ 42, MVT::v2f32,// ->54291
/*54249*/           OPC_EmitMergeInputChains1_0,
/*54250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54262*/           OPC_EmitInteger, MVT::i1, 0, 
/*54265*/           OPC_EmitInteger, MVT::i1, 0, 
/*54268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54291*/         /*SwitchType*/ 42, MVT::v4f32,// ->54335
/*54293*/           OPC_EmitMergeInputChains1_0,
/*54294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54306*/           OPC_EmitInteger, MVT::i1, 0, 
/*54309*/           OPC_EmitInteger, MVT::i1, 0, 
/*54312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54335*/         0, // EndSwitchType
/*54336*/       /*Scope*/ 27|128,1/*155*/, /*->54493*/
/*54338*/         OPC_CheckChild2Type, MVT::v16f32,
/*54340*/         OPC_RecordChild3, // #2 = $rsrc
/*54341*/         OPC_CheckChild3Type, MVT::v8i32,
/*54343*/         OPC_RecordChild4, // #3 = $sampler
/*54344*/         OPC_RecordChild5, // #4 = $dmask
/*54345*/         OPC_RecordChild6, // #5 = $unorm
/*54346*/         OPC_RecordChild7, // #6 = $glc
/*54347*/         OPC_MoveChild, 8,
/*54349*/         OPC_RecordNode, // #7 = $slc
/*54350*/         OPC_MoveParent,
/*54351*/         OPC_MoveChild, 9,
/*54353*/         OPC_RecordNode, // #8 = $lwe
/*54354*/         OPC_MoveParent,
/*54355*/         OPC_MoveChild, 10,
/*54357*/         OPC_RecordNode, // #9 = $da
/*54358*/         OPC_MoveParent,
/*54359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54404
/*54362*/           OPC_EmitMergeInputChains1_0,
/*54363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54375*/           OPC_EmitInteger, MVT::i1, 0, 
/*54378*/           OPC_EmitInteger, MVT::i1, 0, 
/*54381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54404*/         /*SwitchType*/ 42, MVT::v2f32,// ->54448
/*54406*/           OPC_EmitMergeInputChains1_0,
/*54407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54419*/           OPC_EmitInteger, MVT::i1, 0, 
/*54422*/           OPC_EmitInteger, MVT::i1, 0, 
/*54425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54448*/         /*SwitchType*/ 42, MVT::v4f32,// ->54492
/*54450*/           OPC_EmitMergeInputChains1_0,
/*54451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54463*/           OPC_EmitInteger, MVT::i1, 0, 
/*54466*/           OPC_EmitInteger, MVT::i1, 0, 
/*54469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54492*/         0, // EndSwitchType
/*54493*/       0, /*End of Scope*/
/*54494*/     /*Scope*/ 23|128,6/*791*/, /*->55287*/
/*54496*/       OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*54499*/       OPC_RecordChild2, // #1 = $addr
/*54500*/       OPC_Scope, 27|128,1/*155*/, /*->54658*/ // 5 children in Scope
/*54503*/         OPC_CheckChild2Type, MVT::f32,
/*54505*/         OPC_RecordChild3, // #2 = $rsrc
/*54506*/         OPC_CheckChild3Type, MVT::v8i32,
/*54508*/         OPC_RecordChild4, // #3 = $sampler
/*54509*/         OPC_RecordChild5, // #4 = $dmask
/*54510*/         OPC_RecordChild6, // #5 = $unorm
/*54511*/         OPC_RecordChild7, // #6 = $glc
/*54512*/         OPC_MoveChild, 8,
/*54514*/         OPC_RecordNode, // #7 = $slc
/*54515*/         OPC_MoveParent,
/*54516*/         OPC_MoveChild, 9,
/*54518*/         OPC_RecordNode, // #8 = $lwe
/*54519*/         OPC_MoveParent,
/*54520*/         OPC_MoveChild, 10,
/*54522*/         OPC_RecordNode, // #9 = $da
/*54523*/         OPC_MoveParent,
/*54524*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54569
/*54527*/           OPC_EmitMergeInputChains1_0,
/*54528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54540*/           OPC_EmitInteger, MVT::i1, 0, 
/*54543*/           OPC_EmitInteger, MVT::i1, 0, 
/*54546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54569*/         /*SwitchType*/ 42, MVT::v2f32,// ->54613
/*54571*/           OPC_EmitMergeInputChains1_0,
/*54572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54584*/           OPC_EmitInteger, MVT::i1, 0, 
/*54587*/           OPC_EmitInteger, MVT::i1, 0, 
/*54590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54613*/         /*SwitchType*/ 42, MVT::v4f32,// ->54657
/*54615*/           OPC_EmitMergeInputChains1_0,
/*54616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54628*/           OPC_EmitInteger, MVT::i1, 0, 
/*54631*/           OPC_EmitInteger, MVT::i1, 0, 
/*54634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54657*/         0, // EndSwitchType
/*54658*/       /*Scope*/ 27|128,1/*155*/, /*->54815*/
/*54660*/         OPC_CheckChild2Type, MVT::v2f32,
/*54662*/         OPC_RecordChild3, // #2 = $rsrc
/*54663*/         OPC_CheckChild3Type, MVT::v8i32,
/*54665*/         OPC_RecordChild4, // #3 = $sampler
/*54666*/         OPC_RecordChild5, // #4 = $dmask
/*54667*/         OPC_RecordChild6, // #5 = $unorm
/*54668*/         OPC_RecordChild7, // #6 = $glc
/*54669*/         OPC_MoveChild, 8,
/*54671*/         OPC_RecordNode, // #7 = $slc
/*54672*/         OPC_MoveParent,
/*54673*/         OPC_MoveChild, 9,
/*54675*/         OPC_RecordNode, // #8 = $lwe
/*54676*/         OPC_MoveParent,
/*54677*/         OPC_MoveChild, 10,
/*54679*/         OPC_RecordNode, // #9 = $da
/*54680*/         OPC_MoveParent,
/*54681*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54726
/*54684*/           OPC_EmitMergeInputChains1_0,
/*54685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54697*/           OPC_EmitInteger, MVT::i1, 0, 
/*54700*/           OPC_EmitInteger, MVT::i1, 0, 
/*54703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54726*/         /*SwitchType*/ 42, MVT::v2f32,// ->54770
/*54728*/           OPC_EmitMergeInputChains1_0,
/*54729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54741*/           OPC_EmitInteger, MVT::i1, 0, 
/*54744*/           OPC_EmitInteger, MVT::i1, 0, 
/*54747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54770*/         /*SwitchType*/ 42, MVT::v4f32,// ->54814
/*54772*/           OPC_EmitMergeInputChains1_0,
/*54773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54785*/           OPC_EmitInteger, MVT::i1, 0, 
/*54788*/           OPC_EmitInteger, MVT::i1, 0, 
/*54791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54814*/         0, // EndSwitchType
/*54815*/       /*Scope*/ 27|128,1/*155*/, /*->54972*/
/*54817*/         OPC_CheckChild2Type, MVT::v4f32,
/*54819*/         OPC_RecordChild3, // #2 = $rsrc
/*54820*/         OPC_CheckChild3Type, MVT::v8i32,
/*54822*/         OPC_RecordChild4, // #3 = $sampler
/*54823*/         OPC_RecordChild5, // #4 = $dmask
/*54824*/         OPC_RecordChild6, // #5 = $unorm
/*54825*/         OPC_RecordChild7, // #6 = $glc
/*54826*/         OPC_MoveChild, 8,
/*54828*/         OPC_RecordNode, // #7 = $slc
/*54829*/         OPC_MoveParent,
/*54830*/         OPC_MoveChild, 9,
/*54832*/         OPC_RecordNode, // #8 = $lwe
/*54833*/         OPC_MoveParent,
/*54834*/         OPC_MoveChild, 10,
/*54836*/         OPC_RecordNode, // #9 = $da
/*54837*/         OPC_MoveParent,
/*54838*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54883
/*54841*/           OPC_EmitMergeInputChains1_0,
/*54842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54854*/           OPC_EmitInteger, MVT::i1, 0, 
/*54857*/           OPC_EmitInteger, MVT::i1, 0, 
/*54860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54883*/         /*SwitchType*/ 42, MVT::v2f32,// ->54927
/*54885*/           OPC_EmitMergeInputChains1_0,
/*54886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54898*/           OPC_EmitInteger, MVT::i1, 0, 
/*54901*/           OPC_EmitInteger, MVT::i1, 0, 
/*54904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54927*/         /*SwitchType*/ 42, MVT::v4f32,// ->54971
/*54929*/           OPC_EmitMergeInputChains1_0,
/*54930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54942*/           OPC_EmitInteger, MVT::i1, 0, 
/*54945*/           OPC_EmitInteger, MVT::i1, 0, 
/*54948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54971*/         0, // EndSwitchType
/*54972*/       /*Scope*/ 27|128,1/*155*/, /*->55129*/
/*54974*/         OPC_CheckChild2Type, MVT::v8f32,
/*54976*/         OPC_RecordChild3, // #2 = $rsrc
/*54977*/         OPC_CheckChild3Type, MVT::v8i32,
/*54979*/         OPC_RecordChild4, // #3 = $sampler
/*54980*/         OPC_RecordChild5, // #4 = $dmask
/*54981*/         OPC_RecordChild6, // #5 = $unorm
/*54982*/         OPC_RecordChild7, // #6 = $glc
/*54983*/         OPC_MoveChild, 8,
/*54985*/         OPC_RecordNode, // #7 = $slc
/*54986*/         OPC_MoveParent,
/*54987*/         OPC_MoveChild, 9,
/*54989*/         OPC_RecordNode, // #8 = $lwe
/*54990*/         OPC_MoveParent,
/*54991*/         OPC_MoveChild, 10,
/*54993*/         OPC_RecordNode, // #9 = $da
/*54994*/         OPC_MoveParent,
/*54995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55040
/*54998*/           OPC_EmitMergeInputChains1_0,
/*54999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55011*/           OPC_EmitInteger, MVT::i1, 0, 
/*55014*/           OPC_EmitInteger, MVT::i1, 0, 
/*55017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55040*/         /*SwitchType*/ 42, MVT::v2f32,// ->55084
/*55042*/           OPC_EmitMergeInputChains1_0,
/*55043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55055*/           OPC_EmitInteger, MVT::i1, 0, 
/*55058*/           OPC_EmitInteger, MVT::i1, 0, 
/*55061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55084*/         /*SwitchType*/ 42, MVT::v4f32,// ->55128
/*55086*/           OPC_EmitMergeInputChains1_0,
/*55087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55099*/           OPC_EmitInteger, MVT::i1, 0, 
/*55102*/           OPC_EmitInteger, MVT::i1, 0, 
/*55105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55128*/         0, // EndSwitchType
/*55129*/       /*Scope*/ 27|128,1/*155*/, /*->55286*/
/*55131*/         OPC_CheckChild2Type, MVT::v16f32,
/*55133*/         OPC_RecordChild3, // #2 = $rsrc
/*55134*/         OPC_CheckChild3Type, MVT::v8i32,
/*55136*/         OPC_RecordChild4, // #3 = $sampler
/*55137*/         OPC_RecordChild5, // #4 = $dmask
/*55138*/         OPC_RecordChild6, // #5 = $unorm
/*55139*/         OPC_RecordChild7, // #6 = $glc
/*55140*/         OPC_MoveChild, 8,
/*55142*/         OPC_RecordNode, // #7 = $slc
/*55143*/         OPC_MoveParent,
/*55144*/         OPC_MoveChild, 9,
/*55146*/         OPC_RecordNode, // #8 = $lwe
/*55147*/         OPC_MoveParent,
/*55148*/         OPC_MoveChild, 10,
/*55150*/         OPC_RecordNode, // #9 = $da
/*55151*/         OPC_MoveParent,
/*55152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55197
/*55155*/           OPC_EmitMergeInputChains1_0,
/*55156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55168*/           OPC_EmitInteger, MVT::i1, 0, 
/*55171*/           OPC_EmitInteger, MVT::i1, 0, 
/*55174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55197*/         /*SwitchType*/ 42, MVT::v2f32,// ->55241
/*55199*/           OPC_EmitMergeInputChains1_0,
/*55200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55212*/           OPC_EmitInteger, MVT::i1, 0, 
/*55215*/           OPC_EmitInteger, MVT::i1, 0, 
/*55218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55241*/         /*SwitchType*/ 42, MVT::v4f32,// ->55285
/*55243*/           OPC_EmitMergeInputChains1_0,
/*55244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55256*/           OPC_EmitInteger, MVT::i1, 0, 
/*55259*/           OPC_EmitInteger, MVT::i1, 0, 
/*55262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55285*/         0, // EndSwitchType
/*55286*/       0, /*End of Scope*/
/*55287*/     /*Scope*/ 23|128,6/*791*/, /*->56080*/
/*55289*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*55292*/       OPC_RecordChild2, // #1 = $addr
/*55293*/       OPC_Scope, 27|128,1/*155*/, /*->55451*/ // 5 children in Scope
/*55296*/         OPC_CheckChild2Type, MVT::f32,
/*55298*/         OPC_RecordChild3, // #2 = $rsrc
/*55299*/         OPC_CheckChild3Type, MVT::v8i32,
/*55301*/         OPC_RecordChild4, // #3 = $sampler
/*55302*/         OPC_RecordChild5, // #4 = $dmask
/*55303*/         OPC_RecordChild6, // #5 = $unorm
/*55304*/         OPC_RecordChild7, // #6 = $glc
/*55305*/         OPC_MoveChild, 8,
/*55307*/         OPC_RecordNode, // #7 = $slc
/*55308*/         OPC_MoveParent,
/*55309*/         OPC_MoveChild, 9,
/*55311*/         OPC_RecordNode, // #8 = $lwe
/*55312*/         OPC_MoveParent,
/*55313*/         OPC_MoveChild, 10,
/*55315*/         OPC_RecordNode, // #9 = $da
/*55316*/         OPC_MoveParent,
/*55317*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55362
/*55320*/           OPC_EmitMergeInputChains1_0,
/*55321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55333*/           OPC_EmitInteger, MVT::i1, 0, 
/*55336*/           OPC_EmitInteger, MVT::i1, 0, 
/*55339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55362*/         /*SwitchType*/ 42, MVT::v2f32,// ->55406
/*55364*/           OPC_EmitMergeInputChains1_0,
/*55365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55377*/           OPC_EmitInteger, MVT::i1, 0, 
/*55380*/           OPC_EmitInteger, MVT::i1, 0, 
/*55383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55406*/         /*SwitchType*/ 42, MVT::v4f32,// ->55450
/*55408*/           OPC_EmitMergeInputChains1_0,
/*55409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55421*/           OPC_EmitInteger, MVT::i1, 0, 
/*55424*/           OPC_EmitInteger, MVT::i1, 0, 
/*55427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55450*/         0, // EndSwitchType
/*55451*/       /*Scope*/ 27|128,1/*155*/, /*->55608*/
/*55453*/         OPC_CheckChild2Type, MVT::v2f32,
/*55455*/         OPC_RecordChild3, // #2 = $rsrc
/*55456*/         OPC_CheckChild3Type, MVT::v8i32,
/*55458*/         OPC_RecordChild4, // #3 = $sampler
/*55459*/         OPC_RecordChild5, // #4 = $dmask
/*55460*/         OPC_RecordChild6, // #5 = $unorm
/*55461*/         OPC_RecordChild7, // #6 = $glc
/*55462*/         OPC_MoveChild, 8,
/*55464*/         OPC_RecordNode, // #7 = $slc
/*55465*/         OPC_MoveParent,
/*55466*/         OPC_MoveChild, 9,
/*55468*/         OPC_RecordNode, // #8 = $lwe
/*55469*/         OPC_MoveParent,
/*55470*/         OPC_MoveChild, 10,
/*55472*/         OPC_RecordNode, // #9 = $da
/*55473*/         OPC_MoveParent,
/*55474*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55519
/*55477*/           OPC_EmitMergeInputChains1_0,
/*55478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55490*/           OPC_EmitInteger, MVT::i1, 0, 
/*55493*/           OPC_EmitInteger, MVT::i1, 0, 
/*55496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55519*/         /*SwitchType*/ 42, MVT::v2f32,// ->55563
/*55521*/           OPC_EmitMergeInputChains1_0,
/*55522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55534*/           OPC_EmitInteger, MVT::i1, 0, 
/*55537*/           OPC_EmitInteger, MVT::i1, 0, 
/*55540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55563*/         /*SwitchType*/ 42, MVT::v4f32,// ->55607
/*55565*/           OPC_EmitMergeInputChains1_0,
/*55566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55578*/           OPC_EmitInteger, MVT::i1, 0, 
/*55581*/           OPC_EmitInteger, MVT::i1, 0, 
/*55584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55607*/         0, // EndSwitchType
/*55608*/       /*Scope*/ 27|128,1/*155*/, /*->55765*/
/*55610*/         OPC_CheckChild2Type, MVT::v4f32,
/*55612*/         OPC_RecordChild3, // #2 = $rsrc
/*55613*/         OPC_CheckChild3Type, MVT::v8i32,
/*55615*/         OPC_RecordChild4, // #3 = $sampler
/*55616*/         OPC_RecordChild5, // #4 = $dmask
/*55617*/         OPC_RecordChild6, // #5 = $unorm
/*55618*/         OPC_RecordChild7, // #6 = $glc
/*55619*/         OPC_MoveChild, 8,
/*55621*/         OPC_RecordNode, // #7 = $slc
/*55622*/         OPC_MoveParent,
/*55623*/         OPC_MoveChild, 9,
/*55625*/         OPC_RecordNode, // #8 = $lwe
/*55626*/         OPC_MoveParent,
/*55627*/         OPC_MoveChild, 10,
/*55629*/         OPC_RecordNode, // #9 = $da
/*55630*/         OPC_MoveParent,
/*55631*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55676
/*55634*/           OPC_EmitMergeInputChains1_0,
/*55635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55647*/           OPC_EmitInteger, MVT::i1, 0, 
/*55650*/           OPC_EmitInteger, MVT::i1, 0, 
/*55653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55676*/         /*SwitchType*/ 42, MVT::v2f32,// ->55720
/*55678*/           OPC_EmitMergeInputChains1_0,
/*55679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55691*/           OPC_EmitInteger, MVT::i1, 0, 
/*55694*/           OPC_EmitInteger, MVT::i1, 0, 
/*55697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55720*/         /*SwitchType*/ 42, MVT::v4f32,// ->55764
/*55722*/           OPC_EmitMergeInputChains1_0,
/*55723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55735*/           OPC_EmitInteger, MVT::i1, 0, 
/*55738*/           OPC_EmitInteger, MVT::i1, 0, 
/*55741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55764*/         0, // EndSwitchType
/*55765*/       /*Scope*/ 27|128,1/*155*/, /*->55922*/
/*55767*/         OPC_CheckChild2Type, MVT::v8f32,
/*55769*/         OPC_RecordChild3, // #2 = $rsrc
/*55770*/         OPC_CheckChild3Type, MVT::v8i32,
/*55772*/         OPC_RecordChild4, // #3 = $sampler
/*55773*/         OPC_RecordChild5, // #4 = $dmask
/*55774*/         OPC_RecordChild6, // #5 = $unorm
/*55775*/         OPC_RecordChild7, // #6 = $glc
/*55776*/         OPC_MoveChild, 8,
/*55778*/         OPC_RecordNode, // #7 = $slc
/*55779*/         OPC_MoveParent,
/*55780*/         OPC_MoveChild, 9,
/*55782*/         OPC_RecordNode, // #8 = $lwe
/*55783*/         OPC_MoveParent,
/*55784*/         OPC_MoveChild, 10,
/*55786*/         OPC_RecordNode, // #9 = $da
/*55787*/         OPC_MoveParent,
/*55788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55833
/*55791*/           OPC_EmitMergeInputChains1_0,
/*55792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55804*/           OPC_EmitInteger, MVT::i1, 0, 
/*55807*/           OPC_EmitInteger, MVT::i1, 0, 
/*55810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55833*/         /*SwitchType*/ 42, MVT::v2f32,// ->55877
/*55835*/           OPC_EmitMergeInputChains1_0,
/*55836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55848*/           OPC_EmitInteger, MVT::i1, 0, 
/*55851*/           OPC_EmitInteger, MVT::i1, 0, 
/*55854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55877*/         /*SwitchType*/ 42, MVT::v4f32,// ->55921
/*55879*/           OPC_EmitMergeInputChains1_0,
/*55880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55892*/           OPC_EmitInteger, MVT::i1, 0, 
/*55895*/           OPC_EmitInteger, MVT::i1, 0, 
/*55898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55921*/         0, // EndSwitchType
/*55922*/       /*Scope*/ 27|128,1/*155*/, /*->56079*/
/*55924*/         OPC_CheckChild2Type, MVT::v16f32,
/*55926*/         OPC_RecordChild3, // #2 = $rsrc
/*55927*/         OPC_CheckChild3Type, MVT::v8i32,
/*55929*/         OPC_RecordChild4, // #3 = $sampler
/*55930*/         OPC_RecordChild5, // #4 = $dmask
/*55931*/         OPC_RecordChild6, // #5 = $unorm
/*55932*/         OPC_RecordChild7, // #6 = $glc
/*55933*/         OPC_MoveChild, 8,
/*55935*/         OPC_RecordNode, // #7 = $slc
/*55936*/         OPC_MoveParent,
/*55937*/         OPC_MoveChild, 9,
/*55939*/         OPC_RecordNode, // #8 = $lwe
/*55940*/         OPC_MoveParent,
/*55941*/         OPC_MoveChild, 10,
/*55943*/         OPC_RecordNode, // #9 = $da
/*55944*/         OPC_MoveParent,
/*55945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55990
/*55948*/           OPC_EmitMergeInputChains1_0,
/*55949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55961*/           OPC_EmitInteger, MVT::i1, 0, 
/*55964*/           OPC_EmitInteger, MVT::i1, 0, 
/*55967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55990*/         /*SwitchType*/ 42, MVT::v2f32,// ->56034
/*55992*/           OPC_EmitMergeInputChains1_0,
/*55993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56005*/           OPC_EmitInteger, MVT::i1, 0, 
/*56008*/           OPC_EmitInteger, MVT::i1, 0, 
/*56011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56034*/         /*SwitchType*/ 42, MVT::v4f32,// ->56078
/*56036*/           OPC_EmitMergeInputChains1_0,
/*56037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56049*/           OPC_EmitInteger, MVT::i1, 0, 
/*56052*/           OPC_EmitInteger, MVT::i1, 0, 
/*56055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56078*/         0, // EndSwitchType
/*56079*/       0, /*End of Scope*/
/*56080*/     /*Scope*/ 23|128,6/*791*/, /*->56873*/
/*56082*/       OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*56085*/       OPC_RecordChild2, // #1 = $addr
/*56086*/       OPC_Scope, 27|128,1/*155*/, /*->56244*/ // 5 children in Scope
/*56089*/         OPC_CheckChild2Type, MVT::f32,
/*56091*/         OPC_RecordChild3, // #2 = $rsrc
/*56092*/         OPC_CheckChild3Type, MVT::v8i32,
/*56094*/         OPC_RecordChild4, // #3 = $sampler
/*56095*/         OPC_RecordChild5, // #4 = $dmask
/*56096*/         OPC_RecordChild6, // #5 = $unorm
/*56097*/         OPC_RecordChild7, // #6 = $glc
/*56098*/         OPC_MoveChild, 8,
/*56100*/         OPC_RecordNode, // #7 = $slc
/*56101*/         OPC_MoveParent,
/*56102*/         OPC_MoveChild, 9,
/*56104*/         OPC_RecordNode, // #8 = $lwe
/*56105*/         OPC_MoveParent,
/*56106*/         OPC_MoveChild, 10,
/*56108*/         OPC_RecordNode, // #9 = $da
/*56109*/         OPC_MoveParent,
/*56110*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56155
/*56113*/           OPC_EmitMergeInputChains1_0,
/*56114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56126*/           OPC_EmitInteger, MVT::i1, 0, 
/*56129*/           OPC_EmitInteger, MVT::i1, 0, 
/*56132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56155*/         /*SwitchType*/ 42, MVT::v2f32,// ->56199
/*56157*/           OPC_EmitMergeInputChains1_0,
/*56158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56170*/           OPC_EmitInteger, MVT::i1, 0, 
/*56173*/           OPC_EmitInteger, MVT::i1, 0, 
/*56176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56199*/         /*SwitchType*/ 42, MVT::v4f32,// ->56243
/*56201*/           OPC_EmitMergeInputChains1_0,
/*56202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56214*/           OPC_EmitInteger, MVT::i1, 0, 
/*56217*/           OPC_EmitInteger, MVT::i1, 0, 
/*56220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56243*/         0, // EndSwitchType
/*56244*/       /*Scope*/ 27|128,1/*155*/, /*->56401*/
/*56246*/         OPC_CheckChild2Type, MVT::v2f32,
/*56248*/         OPC_RecordChild3, // #2 = $rsrc
/*56249*/         OPC_CheckChild3Type, MVT::v8i32,
/*56251*/         OPC_RecordChild4, // #3 = $sampler
/*56252*/         OPC_RecordChild5, // #4 = $dmask
/*56253*/         OPC_RecordChild6, // #5 = $unorm
/*56254*/         OPC_RecordChild7, // #6 = $glc
/*56255*/         OPC_MoveChild, 8,
/*56257*/         OPC_RecordNode, // #7 = $slc
/*56258*/         OPC_MoveParent,
/*56259*/         OPC_MoveChild, 9,
/*56261*/         OPC_RecordNode, // #8 = $lwe
/*56262*/         OPC_MoveParent,
/*56263*/         OPC_MoveChild, 10,
/*56265*/         OPC_RecordNode, // #9 = $da
/*56266*/         OPC_MoveParent,
/*56267*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56312
/*56270*/           OPC_EmitMergeInputChains1_0,
/*56271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56283*/           OPC_EmitInteger, MVT::i1, 0, 
/*56286*/           OPC_EmitInteger, MVT::i1, 0, 
/*56289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56312*/         /*SwitchType*/ 42, MVT::v2f32,// ->56356
/*56314*/           OPC_EmitMergeInputChains1_0,
/*56315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56327*/           OPC_EmitInteger, MVT::i1, 0, 
/*56330*/           OPC_EmitInteger, MVT::i1, 0, 
/*56333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56356*/         /*SwitchType*/ 42, MVT::v4f32,// ->56400
/*56358*/           OPC_EmitMergeInputChains1_0,
/*56359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56371*/           OPC_EmitInteger, MVT::i1, 0, 
/*56374*/           OPC_EmitInteger, MVT::i1, 0, 
/*56377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56400*/         0, // EndSwitchType
/*56401*/       /*Scope*/ 27|128,1/*155*/, /*->56558*/
/*56403*/         OPC_CheckChild2Type, MVT::v4f32,
/*56405*/         OPC_RecordChild3, // #2 = $rsrc
/*56406*/         OPC_CheckChild3Type, MVT::v8i32,
/*56408*/         OPC_RecordChild4, // #3 = $sampler
/*56409*/         OPC_RecordChild5, // #4 = $dmask
/*56410*/         OPC_RecordChild6, // #5 = $unorm
/*56411*/         OPC_RecordChild7, // #6 = $glc
/*56412*/         OPC_MoveChild, 8,
/*56414*/         OPC_RecordNode, // #7 = $slc
/*56415*/         OPC_MoveParent,
/*56416*/         OPC_MoveChild, 9,
/*56418*/         OPC_RecordNode, // #8 = $lwe
/*56419*/         OPC_MoveParent,
/*56420*/         OPC_MoveChild, 10,
/*56422*/         OPC_RecordNode, // #9 = $da
/*56423*/         OPC_MoveParent,
/*56424*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56469
/*56427*/           OPC_EmitMergeInputChains1_0,
/*56428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56440*/           OPC_EmitInteger, MVT::i1, 0, 
/*56443*/           OPC_EmitInteger, MVT::i1, 0, 
/*56446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56469*/         /*SwitchType*/ 42, MVT::v2f32,// ->56513
/*56471*/           OPC_EmitMergeInputChains1_0,
/*56472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56484*/           OPC_EmitInteger, MVT::i1, 0, 
/*56487*/           OPC_EmitInteger, MVT::i1, 0, 
/*56490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56513*/         /*SwitchType*/ 42, MVT::v4f32,// ->56557
/*56515*/           OPC_EmitMergeInputChains1_0,
/*56516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56528*/           OPC_EmitInteger, MVT::i1, 0, 
/*56531*/           OPC_EmitInteger, MVT::i1, 0, 
/*56534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56557*/         0, // EndSwitchType
/*56558*/       /*Scope*/ 27|128,1/*155*/, /*->56715*/
/*56560*/         OPC_CheckChild2Type, MVT::v8f32,
/*56562*/         OPC_RecordChild3, // #2 = $rsrc
/*56563*/         OPC_CheckChild3Type, MVT::v8i32,
/*56565*/         OPC_RecordChild4, // #3 = $sampler
/*56566*/         OPC_RecordChild5, // #4 = $dmask
/*56567*/         OPC_RecordChild6, // #5 = $unorm
/*56568*/         OPC_RecordChild7, // #6 = $glc
/*56569*/         OPC_MoveChild, 8,
/*56571*/         OPC_RecordNode, // #7 = $slc
/*56572*/         OPC_MoveParent,
/*56573*/         OPC_MoveChild, 9,
/*56575*/         OPC_RecordNode, // #8 = $lwe
/*56576*/         OPC_MoveParent,
/*56577*/         OPC_MoveChild, 10,
/*56579*/         OPC_RecordNode, // #9 = $da
/*56580*/         OPC_MoveParent,
/*56581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56626
/*56584*/           OPC_EmitMergeInputChains1_0,
/*56585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56597*/           OPC_EmitInteger, MVT::i1, 0, 
/*56600*/           OPC_EmitInteger, MVT::i1, 0, 
/*56603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56626*/         /*SwitchType*/ 42, MVT::v2f32,// ->56670
/*56628*/           OPC_EmitMergeInputChains1_0,
/*56629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56641*/           OPC_EmitInteger, MVT::i1, 0, 
/*56644*/           OPC_EmitInteger, MVT::i1, 0, 
/*56647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56670*/         /*SwitchType*/ 42, MVT::v4f32,// ->56714
/*56672*/           OPC_EmitMergeInputChains1_0,
/*56673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56685*/           OPC_EmitInteger, MVT::i1, 0, 
/*56688*/           OPC_EmitInteger, MVT::i1, 0, 
/*56691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56714*/         0, // EndSwitchType
/*56715*/       /*Scope*/ 27|128,1/*155*/, /*->56872*/
/*56717*/         OPC_CheckChild2Type, MVT::v16f32,
/*56719*/         OPC_RecordChild3, // #2 = $rsrc
/*56720*/         OPC_CheckChild3Type, MVT::v8i32,
/*56722*/         OPC_RecordChild4, // #3 = $sampler
/*56723*/         OPC_RecordChild5, // #4 = $dmask
/*56724*/         OPC_RecordChild6, // #5 = $unorm
/*56725*/         OPC_RecordChild7, // #6 = $glc
/*56726*/         OPC_MoveChild, 8,
/*56728*/         OPC_RecordNode, // #7 = $slc
/*56729*/         OPC_MoveParent,
/*56730*/         OPC_MoveChild, 9,
/*56732*/         OPC_RecordNode, // #8 = $lwe
/*56733*/         OPC_MoveParent,
/*56734*/         OPC_MoveChild, 10,
/*56736*/         OPC_RecordNode, // #9 = $da
/*56737*/         OPC_MoveParent,
/*56738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56783
/*56741*/           OPC_EmitMergeInputChains1_0,
/*56742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56754*/           OPC_EmitInteger, MVT::i1, 0, 
/*56757*/           OPC_EmitInteger, MVT::i1, 0, 
/*56760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56783*/         /*SwitchType*/ 42, MVT::v2f32,// ->56827
/*56785*/           OPC_EmitMergeInputChains1_0,
/*56786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56798*/           OPC_EmitInteger, MVT::i1, 0, 
/*56801*/           OPC_EmitInteger, MVT::i1, 0, 
/*56804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56827*/         /*SwitchType*/ 42, MVT::v4f32,// ->56871
/*56829*/           OPC_EmitMergeInputChains1_0,
/*56830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56842*/           OPC_EmitInteger, MVT::i1, 0, 
/*56845*/           OPC_EmitInteger, MVT::i1, 0, 
/*56848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56871*/         0, // EndSwitchType
/*56872*/       0, /*End of Scope*/
/*56873*/     /*Scope*/ 23|128,6/*791*/, /*->57666*/
/*56875*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*56878*/       OPC_RecordChild2, // #1 = $addr
/*56879*/       OPC_Scope, 27|128,1/*155*/, /*->57037*/ // 5 children in Scope
/*56882*/         OPC_CheckChild2Type, MVT::f32,
/*56884*/         OPC_RecordChild3, // #2 = $rsrc
/*56885*/         OPC_CheckChild3Type, MVT::v8i32,
/*56887*/         OPC_RecordChild4, // #3 = $sampler
/*56888*/         OPC_RecordChild5, // #4 = $dmask
/*56889*/         OPC_RecordChild6, // #5 = $unorm
/*56890*/         OPC_RecordChild7, // #6 = $glc
/*56891*/         OPC_MoveChild, 8,
/*56893*/         OPC_RecordNode, // #7 = $slc
/*56894*/         OPC_MoveParent,
/*56895*/         OPC_MoveChild, 9,
/*56897*/         OPC_RecordNode, // #8 = $lwe
/*56898*/         OPC_MoveParent,
/*56899*/         OPC_MoveChild, 10,
/*56901*/         OPC_RecordNode, // #9 = $da
/*56902*/         OPC_MoveParent,
/*56903*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56948
/*56906*/           OPC_EmitMergeInputChains1_0,
/*56907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56919*/           OPC_EmitInteger, MVT::i1, 0, 
/*56922*/           OPC_EmitInteger, MVT::i1, 0, 
/*56925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56948*/         /*SwitchType*/ 42, MVT::v2f32,// ->56992
/*56950*/           OPC_EmitMergeInputChains1_0,
/*56951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56963*/           OPC_EmitInteger, MVT::i1, 0, 
/*56966*/           OPC_EmitInteger, MVT::i1, 0, 
/*56969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56992*/         /*SwitchType*/ 42, MVT::v4f32,// ->57036
/*56994*/           OPC_EmitMergeInputChains1_0,
/*56995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57007*/           OPC_EmitInteger, MVT::i1, 0, 
/*57010*/           OPC_EmitInteger, MVT::i1, 0, 
/*57013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57036*/         0, // EndSwitchType
/*57037*/       /*Scope*/ 27|128,1/*155*/, /*->57194*/
/*57039*/         OPC_CheckChild2Type, MVT::v2f32,
/*57041*/         OPC_RecordChild3, // #2 = $rsrc
/*57042*/         OPC_CheckChild3Type, MVT::v8i32,
/*57044*/         OPC_RecordChild4, // #3 = $sampler
/*57045*/         OPC_RecordChild5, // #4 = $dmask
/*57046*/         OPC_RecordChild6, // #5 = $unorm
/*57047*/         OPC_RecordChild7, // #6 = $glc
/*57048*/         OPC_MoveChild, 8,
/*57050*/         OPC_RecordNode, // #7 = $slc
/*57051*/         OPC_MoveParent,
/*57052*/         OPC_MoveChild, 9,
/*57054*/         OPC_RecordNode, // #8 = $lwe
/*57055*/         OPC_MoveParent,
/*57056*/         OPC_MoveChild, 10,
/*57058*/         OPC_RecordNode, // #9 = $da
/*57059*/         OPC_MoveParent,
/*57060*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57105
/*57063*/           OPC_EmitMergeInputChains1_0,
/*57064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57076*/           OPC_EmitInteger, MVT::i1, 0, 
/*57079*/           OPC_EmitInteger, MVT::i1, 0, 
/*57082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57105*/         /*SwitchType*/ 42, MVT::v2f32,// ->57149
/*57107*/           OPC_EmitMergeInputChains1_0,
/*57108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57120*/           OPC_EmitInteger, MVT::i1, 0, 
/*57123*/           OPC_EmitInteger, MVT::i1, 0, 
/*57126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57149*/         /*SwitchType*/ 42, MVT::v4f32,// ->57193
/*57151*/           OPC_EmitMergeInputChains1_0,
/*57152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57164*/           OPC_EmitInteger, MVT::i1, 0, 
/*57167*/           OPC_EmitInteger, MVT::i1, 0, 
/*57170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57193*/         0, // EndSwitchType
/*57194*/       /*Scope*/ 27|128,1/*155*/, /*->57351*/
/*57196*/         OPC_CheckChild2Type, MVT::v4f32,
/*57198*/         OPC_RecordChild3, // #2 = $rsrc
/*57199*/         OPC_CheckChild3Type, MVT::v8i32,
/*57201*/         OPC_RecordChild4, // #3 = $sampler
/*57202*/         OPC_RecordChild5, // #4 = $dmask
/*57203*/         OPC_RecordChild6, // #5 = $unorm
/*57204*/         OPC_RecordChild7, // #6 = $glc
/*57205*/         OPC_MoveChild, 8,
/*57207*/         OPC_RecordNode, // #7 = $slc
/*57208*/         OPC_MoveParent,
/*57209*/         OPC_MoveChild, 9,
/*57211*/         OPC_RecordNode, // #8 = $lwe
/*57212*/         OPC_MoveParent,
/*57213*/         OPC_MoveChild, 10,
/*57215*/         OPC_RecordNode, // #9 = $da
/*57216*/         OPC_MoveParent,
/*57217*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57262
/*57220*/           OPC_EmitMergeInputChains1_0,
/*57221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57233*/           OPC_EmitInteger, MVT::i1, 0, 
/*57236*/           OPC_EmitInteger, MVT::i1, 0, 
/*57239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57262*/         /*SwitchType*/ 42, MVT::v2f32,// ->57306
/*57264*/           OPC_EmitMergeInputChains1_0,
/*57265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57277*/           OPC_EmitInteger, MVT::i1, 0, 
/*57280*/           OPC_EmitInteger, MVT::i1, 0, 
/*57283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57306*/         /*SwitchType*/ 42, MVT::v4f32,// ->57350
/*57308*/           OPC_EmitMergeInputChains1_0,
/*57309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57321*/           OPC_EmitInteger, MVT::i1, 0, 
/*57324*/           OPC_EmitInteger, MVT::i1, 0, 
/*57327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57350*/         0, // EndSwitchType
/*57351*/       /*Scope*/ 27|128,1/*155*/, /*->57508*/
/*57353*/         OPC_CheckChild2Type, MVT::v8f32,
/*57355*/         OPC_RecordChild3, // #2 = $rsrc
/*57356*/         OPC_CheckChild3Type, MVT::v8i32,
/*57358*/         OPC_RecordChild4, // #3 = $sampler
/*57359*/         OPC_RecordChild5, // #4 = $dmask
/*57360*/         OPC_RecordChild6, // #5 = $unorm
/*57361*/         OPC_RecordChild7, // #6 = $glc
/*57362*/         OPC_MoveChild, 8,
/*57364*/         OPC_RecordNode, // #7 = $slc
/*57365*/         OPC_MoveParent,
/*57366*/         OPC_MoveChild, 9,
/*57368*/         OPC_RecordNode, // #8 = $lwe
/*57369*/         OPC_MoveParent,
/*57370*/         OPC_MoveChild, 10,
/*57372*/         OPC_RecordNode, // #9 = $da
/*57373*/         OPC_MoveParent,
/*57374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57419
/*57377*/           OPC_EmitMergeInputChains1_0,
/*57378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57390*/           OPC_EmitInteger, MVT::i1, 0, 
/*57393*/           OPC_EmitInteger, MVT::i1, 0, 
/*57396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57419*/         /*SwitchType*/ 42, MVT::v2f32,// ->57463
/*57421*/           OPC_EmitMergeInputChains1_0,
/*57422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57434*/           OPC_EmitInteger, MVT::i1, 0, 
/*57437*/           OPC_EmitInteger, MVT::i1, 0, 
/*57440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57463*/         /*SwitchType*/ 42, MVT::v4f32,// ->57507
/*57465*/           OPC_EmitMergeInputChains1_0,
/*57466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57478*/           OPC_EmitInteger, MVT::i1, 0, 
/*57481*/           OPC_EmitInteger, MVT::i1, 0, 
/*57484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57507*/         0, // EndSwitchType
/*57508*/       /*Scope*/ 27|128,1/*155*/, /*->57665*/
/*57510*/         OPC_CheckChild2Type, MVT::v16f32,
/*57512*/         OPC_RecordChild3, // #2 = $rsrc
/*57513*/         OPC_CheckChild3Type, MVT::v8i32,
/*57515*/         OPC_RecordChild4, // #3 = $sampler
/*57516*/         OPC_RecordChild5, // #4 = $dmask
/*57517*/         OPC_RecordChild6, // #5 = $unorm
/*57518*/         OPC_RecordChild7, // #6 = $glc
/*57519*/         OPC_MoveChild, 8,
/*57521*/         OPC_RecordNode, // #7 = $slc
/*57522*/         OPC_MoveParent,
/*57523*/         OPC_MoveChild, 9,
/*57525*/         OPC_RecordNode, // #8 = $lwe
/*57526*/         OPC_MoveParent,
/*57527*/         OPC_MoveChild, 10,
/*57529*/         OPC_RecordNode, // #9 = $da
/*57530*/         OPC_MoveParent,
/*57531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57576
/*57534*/           OPC_EmitMergeInputChains1_0,
/*57535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57547*/           OPC_EmitInteger, MVT::i1, 0, 
/*57550*/           OPC_EmitInteger, MVT::i1, 0, 
/*57553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57576*/         /*SwitchType*/ 42, MVT::v2f32,// ->57620
/*57578*/           OPC_EmitMergeInputChains1_0,
/*57579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57591*/           OPC_EmitInteger, MVT::i1, 0, 
/*57594*/           OPC_EmitInteger, MVT::i1, 0, 
/*57597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57620*/         /*SwitchType*/ 42, MVT::v4f32,// ->57664
/*57622*/           OPC_EmitMergeInputChains1_0,
/*57623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57635*/           OPC_EmitInteger, MVT::i1, 0, 
/*57638*/           OPC_EmitInteger, MVT::i1, 0, 
/*57641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57664*/         0, // EndSwitchType
/*57665*/       0, /*End of Scope*/
/*57666*/     /*Scope*/ 23|128,6/*791*/, /*->58459*/
/*57668*/       OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*57671*/       OPC_RecordChild2, // #1 = $addr
/*57672*/       OPC_Scope, 27|128,1/*155*/, /*->57830*/ // 5 children in Scope
/*57675*/         OPC_CheckChild2Type, MVT::f32,
/*57677*/         OPC_RecordChild3, // #2 = $rsrc
/*57678*/         OPC_CheckChild3Type, MVT::v8i32,
/*57680*/         OPC_RecordChild4, // #3 = $sampler
/*57681*/         OPC_RecordChild5, // #4 = $dmask
/*57682*/         OPC_RecordChild6, // #5 = $unorm
/*57683*/         OPC_RecordChild7, // #6 = $glc
/*57684*/         OPC_MoveChild, 8,
/*57686*/         OPC_RecordNode, // #7 = $slc
/*57687*/         OPC_MoveParent,
/*57688*/         OPC_MoveChild, 9,
/*57690*/         OPC_RecordNode, // #8 = $lwe
/*57691*/         OPC_MoveParent,
/*57692*/         OPC_MoveChild, 10,
/*57694*/         OPC_RecordNode, // #9 = $da
/*57695*/         OPC_MoveParent,
/*57696*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57741
/*57699*/           OPC_EmitMergeInputChains1_0,
/*57700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57712*/           OPC_EmitInteger, MVT::i1, 0, 
/*57715*/           OPC_EmitInteger, MVT::i1, 0, 
/*57718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57741*/         /*SwitchType*/ 42, MVT::v2f32,// ->57785
/*57743*/           OPC_EmitMergeInputChains1_0,
/*57744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57756*/           OPC_EmitInteger, MVT::i1, 0, 
/*57759*/           OPC_EmitInteger, MVT::i1, 0, 
/*57762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57785*/         /*SwitchType*/ 42, MVT::v4f32,// ->57829
/*57787*/           OPC_EmitMergeInputChains1_0,
/*57788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57800*/           OPC_EmitInteger, MVT::i1, 0, 
/*57803*/           OPC_EmitInteger, MVT::i1, 0, 
/*57806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57829*/         0, // EndSwitchType
/*57830*/       /*Scope*/ 27|128,1/*155*/, /*->57987*/
/*57832*/         OPC_CheckChild2Type, MVT::v2f32,
/*57834*/         OPC_RecordChild3, // #2 = $rsrc
/*57835*/         OPC_CheckChild3Type, MVT::v8i32,
/*57837*/         OPC_RecordChild4, // #3 = $sampler
/*57838*/         OPC_RecordChild5, // #4 = $dmask
/*57839*/         OPC_RecordChild6, // #5 = $unorm
/*57840*/         OPC_RecordChild7, // #6 = $glc
/*57841*/         OPC_MoveChild, 8,
/*57843*/         OPC_RecordNode, // #7 = $slc
/*57844*/         OPC_MoveParent,
/*57845*/         OPC_MoveChild, 9,
/*57847*/         OPC_RecordNode, // #8 = $lwe
/*57848*/         OPC_MoveParent,
/*57849*/         OPC_MoveChild, 10,
/*57851*/         OPC_RecordNode, // #9 = $da
/*57852*/         OPC_MoveParent,
/*57853*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57898
/*57856*/           OPC_EmitMergeInputChains1_0,
/*57857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57869*/           OPC_EmitInteger, MVT::i1, 0, 
/*57872*/           OPC_EmitInteger, MVT::i1, 0, 
/*57875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57898*/         /*SwitchType*/ 42, MVT::v2f32,// ->57942
/*57900*/           OPC_EmitMergeInputChains1_0,
/*57901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57913*/           OPC_EmitInteger, MVT::i1, 0, 
/*57916*/           OPC_EmitInteger, MVT::i1, 0, 
/*57919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57942*/         /*SwitchType*/ 42, MVT::v4f32,// ->57986
/*57944*/           OPC_EmitMergeInputChains1_0,
/*57945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57957*/           OPC_EmitInteger, MVT::i1, 0, 
/*57960*/           OPC_EmitInteger, MVT::i1, 0, 
/*57963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57986*/         0, // EndSwitchType
/*57987*/       /*Scope*/ 27|128,1/*155*/, /*->58144*/
/*57989*/         OPC_CheckChild2Type, MVT::v4f32,
/*57991*/         OPC_RecordChild3, // #2 = $rsrc
/*57992*/         OPC_CheckChild3Type, MVT::v8i32,
/*57994*/         OPC_RecordChild4, // #3 = $sampler
/*57995*/         OPC_RecordChild5, // #4 = $dmask
/*57996*/         OPC_RecordChild6, // #5 = $unorm
/*57997*/         OPC_RecordChild7, // #6 = $glc
/*57998*/         OPC_MoveChild, 8,
/*58000*/         OPC_RecordNode, // #7 = $slc
/*58001*/         OPC_MoveParent,
/*58002*/         OPC_MoveChild, 9,
/*58004*/         OPC_RecordNode, // #8 = $lwe
/*58005*/         OPC_MoveParent,
/*58006*/         OPC_MoveChild, 10,
/*58008*/         OPC_RecordNode, // #9 = $da
/*58009*/         OPC_MoveParent,
/*58010*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58055
/*58013*/           OPC_EmitMergeInputChains1_0,
/*58014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58026*/           OPC_EmitInteger, MVT::i1, 0, 
/*58029*/           OPC_EmitInteger, MVT::i1, 0, 
/*58032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58055*/         /*SwitchType*/ 42, MVT::v2f32,// ->58099
/*58057*/           OPC_EmitMergeInputChains1_0,
/*58058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58070*/           OPC_EmitInteger, MVT::i1, 0, 
/*58073*/           OPC_EmitInteger, MVT::i1, 0, 
/*58076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58099*/         /*SwitchType*/ 42, MVT::v4f32,// ->58143
/*58101*/           OPC_EmitMergeInputChains1_0,
/*58102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58114*/           OPC_EmitInteger, MVT::i1, 0, 
/*58117*/           OPC_EmitInteger, MVT::i1, 0, 
/*58120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58143*/         0, // EndSwitchType
/*58144*/       /*Scope*/ 27|128,1/*155*/, /*->58301*/
/*58146*/         OPC_CheckChild2Type, MVT::v8f32,
/*58148*/         OPC_RecordChild3, // #2 = $rsrc
/*58149*/         OPC_CheckChild3Type, MVT::v8i32,
/*58151*/         OPC_RecordChild4, // #3 = $sampler
/*58152*/         OPC_RecordChild5, // #4 = $dmask
/*58153*/         OPC_RecordChild6, // #5 = $unorm
/*58154*/         OPC_RecordChild7, // #6 = $glc
/*58155*/         OPC_MoveChild, 8,
/*58157*/         OPC_RecordNode, // #7 = $slc
/*58158*/         OPC_MoveParent,
/*58159*/         OPC_MoveChild, 9,
/*58161*/         OPC_RecordNode, // #8 = $lwe
/*58162*/         OPC_MoveParent,
/*58163*/         OPC_MoveChild, 10,
/*58165*/         OPC_RecordNode, // #9 = $da
/*58166*/         OPC_MoveParent,
/*58167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58212
/*58170*/           OPC_EmitMergeInputChains1_0,
/*58171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58183*/           OPC_EmitInteger, MVT::i1, 0, 
/*58186*/           OPC_EmitInteger, MVT::i1, 0, 
/*58189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58212*/         /*SwitchType*/ 42, MVT::v2f32,// ->58256
/*58214*/           OPC_EmitMergeInputChains1_0,
/*58215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58227*/           OPC_EmitInteger, MVT::i1, 0, 
/*58230*/           OPC_EmitInteger, MVT::i1, 0, 
/*58233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58256*/         /*SwitchType*/ 42, MVT::v4f32,// ->58300
/*58258*/           OPC_EmitMergeInputChains1_0,
/*58259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58271*/           OPC_EmitInteger, MVT::i1, 0, 
/*58274*/           OPC_EmitInteger, MVT::i1, 0, 
/*58277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58300*/         0, // EndSwitchType
/*58301*/       /*Scope*/ 27|128,1/*155*/, /*->58458*/
/*58303*/         OPC_CheckChild2Type, MVT::v16f32,
/*58305*/         OPC_RecordChild3, // #2 = $rsrc
/*58306*/         OPC_CheckChild3Type, MVT::v8i32,
/*58308*/         OPC_RecordChild4, // #3 = $sampler
/*58309*/         OPC_RecordChild5, // #4 = $dmask
/*58310*/         OPC_RecordChild6, // #5 = $unorm
/*58311*/         OPC_RecordChild7, // #6 = $glc
/*58312*/         OPC_MoveChild, 8,
/*58314*/         OPC_RecordNode, // #7 = $slc
/*58315*/         OPC_MoveParent,
/*58316*/         OPC_MoveChild, 9,
/*58318*/         OPC_RecordNode, // #8 = $lwe
/*58319*/         OPC_MoveParent,
/*58320*/         OPC_MoveChild, 10,
/*58322*/         OPC_RecordNode, // #9 = $da
/*58323*/         OPC_MoveParent,
/*58324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58369
/*58327*/           OPC_EmitMergeInputChains1_0,
/*58328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58340*/           OPC_EmitInteger, MVT::i1, 0, 
/*58343*/           OPC_EmitInteger, MVT::i1, 0, 
/*58346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58369*/         /*SwitchType*/ 42, MVT::v2f32,// ->58413
/*58371*/           OPC_EmitMergeInputChains1_0,
/*58372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58384*/           OPC_EmitInteger, MVT::i1, 0, 
/*58387*/           OPC_EmitInteger, MVT::i1, 0, 
/*58390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58413*/         /*SwitchType*/ 42, MVT::v4f32,// ->58457
/*58415*/           OPC_EmitMergeInputChains1_0,
/*58416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58428*/           OPC_EmitInteger, MVT::i1, 0, 
/*58431*/           OPC_EmitInteger, MVT::i1, 0, 
/*58434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58457*/         0, // EndSwitchType
/*58458*/       0, /*End of Scope*/
/*58459*/     /*Scope*/ 23|128,6/*791*/, /*->59252*/
/*58461*/       OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*58464*/       OPC_RecordChild2, // #1 = $addr
/*58465*/       OPC_Scope, 27|128,1/*155*/, /*->58623*/ // 5 children in Scope
/*58468*/         OPC_CheckChild2Type, MVT::f32,
/*58470*/         OPC_RecordChild3, // #2 = $rsrc
/*58471*/         OPC_CheckChild3Type, MVT::v8i32,
/*58473*/         OPC_RecordChild4, // #3 = $sampler
/*58474*/         OPC_RecordChild5, // #4 = $dmask
/*58475*/         OPC_RecordChild6, // #5 = $unorm
/*58476*/         OPC_RecordChild7, // #6 = $glc
/*58477*/         OPC_MoveChild, 8,
/*58479*/         OPC_RecordNode, // #7 = $slc
/*58480*/         OPC_MoveParent,
/*58481*/         OPC_MoveChild, 9,
/*58483*/         OPC_RecordNode, // #8 = $lwe
/*58484*/         OPC_MoveParent,
/*58485*/         OPC_MoveChild, 10,
/*58487*/         OPC_RecordNode, // #9 = $da
/*58488*/         OPC_MoveParent,
/*58489*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58534
/*58492*/           OPC_EmitMergeInputChains1_0,
/*58493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58505*/           OPC_EmitInteger, MVT::i1, 0, 
/*58508*/           OPC_EmitInteger, MVT::i1, 0, 
/*58511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58534*/         /*SwitchType*/ 42, MVT::v2f32,// ->58578
/*58536*/           OPC_EmitMergeInputChains1_0,
/*58537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58549*/           OPC_EmitInteger, MVT::i1, 0, 
/*58552*/           OPC_EmitInteger, MVT::i1, 0, 
/*58555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58578*/         /*SwitchType*/ 42, MVT::v4f32,// ->58622
/*58580*/           OPC_EmitMergeInputChains1_0,
/*58581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58593*/           OPC_EmitInteger, MVT::i1, 0, 
/*58596*/           OPC_EmitInteger, MVT::i1, 0, 
/*58599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58622*/         0, // EndSwitchType
/*58623*/       /*Scope*/ 27|128,1/*155*/, /*->58780*/
/*58625*/         OPC_CheckChild2Type, MVT::v2f32,
/*58627*/         OPC_RecordChild3, // #2 = $rsrc
/*58628*/         OPC_CheckChild3Type, MVT::v8i32,
/*58630*/         OPC_RecordChild4, // #3 = $sampler
/*58631*/         OPC_RecordChild5, // #4 = $dmask
/*58632*/         OPC_RecordChild6, // #5 = $unorm
/*58633*/         OPC_RecordChild7, // #6 = $glc
/*58634*/         OPC_MoveChild, 8,
/*58636*/         OPC_RecordNode, // #7 = $slc
/*58637*/         OPC_MoveParent,
/*58638*/         OPC_MoveChild, 9,
/*58640*/         OPC_RecordNode, // #8 = $lwe
/*58641*/         OPC_MoveParent,
/*58642*/         OPC_MoveChild, 10,
/*58644*/         OPC_RecordNode, // #9 = $da
/*58645*/         OPC_MoveParent,
/*58646*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58691
/*58649*/           OPC_EmitMergeInputChains1_0,
/*58650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58662*/           OPC_EmitInteger, MVT::i1, 0, 
/*58665*/           OPC_EmitInteger, MVT::i1, 0, 
/*58668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58691*/         /*SwitchType*/ 42, MVT::v2f32,// ->58735
/*58693*/           OPC_EmitMergeInputChains1_0,
/*58694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58706*/           OPC_EmitInteger, MVT::i1, 0, 
/*58709*/           OPC_EmitInteger, MVT::i1, 0, 
/*58712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58735*/         /*SwitchType*/ 42, MVT::v4f32,// ->58779
/*58737*/           OPC_EmitMergeInputChains1_0,
/*58738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58750*/           OPC_EmitInteger, MVT::i1, 0, 
/*58753*/           OPC_EmitInteger, MVT::i1, 0, 
/*58756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58779*/         0, // EndSwitchType
/*58780*/       /*Scope*/ 27|128,1/*155*/, /*->58937*/
/*58782*/         OPC_CheckChild2Type, MVT::v4f32,
/*58784*/         OPC_RecordChild3, // #2 = $rsrc
/*58785*/         OPC_CheckChild3Type, MVT::v8i32,
/*58787*/         OPC_RecordChild4, // #3 = $sampler
/*58788*/         OPC_RecordChild5, // #4 = $dmask
/*58789*/         OPC_RecordChild6, // #5 = $unorm
/*58790*/         OPC_RecordChild7, // #6 = $glc
/*58791*/         OPC_MoveChild, 8,
/*58793*/         OPC_RecordNode, // #7 = $slc
/*58794*/         OPC_MoveParent,
/*58795*/         OPC_MoveChild, 9,
/*58797*/         OPC_RecordNode, // #8 = $lwe
/*58798*/         OPC_MoveParent,
/*58799*/         OPC_MoveChild, 10,
/*58801*/         OPC_RecordNode, // #9 = $da
/*58802*/         OPC_MoveParent,
/*58803*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58848
/*58806*/           OPC_EmitMergeInputChains1_0,
/*58807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58819*/           OPC_EmitInteger, MVT::i1, 0, 
/*58822*/           OPC_EmitInteger, MVT::i1, 0, 
/*58825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58848*/         /*SwitchType*/ 42, MVT::v2f32,// ->58892
/*58850*/           OPC_EmitMergeInputChains1_0,
/*58851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58863*/           OPC_EmitInteger, MVT::i1, 0, 
/*58866*/           OPC_EmitInteger, MVT::i1, 0, 
/*58869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58892*/         /*SwitchType*/ 42, MVT::v4f32,// ->58936
/*58894*/           OPC_EmitMergeInputChains1_0,
/*58895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58907*/           OPC_EmitInteger, MVT::i1, 0, 
/*58910*/           OPC_EmitInteger, MVT::i1, 0, 
/*58913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58936*/         0, // EndSwitchType
/*58937*/       /*Scope*/ 27|128,1/*155*/, /*->59094*/
/*58939*/         OPC_CheckChild2Type, MVT::v8f32,
/*58941*/         OPC_RecordChild3, // #2 = $rsrc
/*58942*/         OPC_CheckChild3Type, MVT::v8i32,
/*58944*/         OPC_RecordChild4, // #3 = $sampler
/*58945*/         OPC_RecordChild5, // #4 = $dmask
/*58946*/         OPC_RecordChild6, // #5 = $unorm
/*58947*/         OPC_RecordChild7, // #6 = $glc
/*58948*/         OPC_MoveChild, 8,
/*58950*/         OPC_RecordNode, // #7 = $slc
/*58951*/         OPC_MoveParent,
/*58952*/         OPC_MoveChild, 9,
/*58954*/         OPC_RecordNode, // #8 = $lwe
/*58955*/         OPC_MoveParent,
/*58956*/         OPC_MoveChild, 10,
/*58958*/         OPC_RecordNode, // #9 = $da
/*58959*/         OPC_MoveParent,
/*58960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59005
/*58963*/           OPC_EmitMergeInputChains1_0,
/*58964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58976*/           OPC_EmitInteger, MVT::i1, 0, 
/*58979*/           OPC_EmitInteger, MVT::i1, 0, 
/*58982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59005*/         /*SwitchType*/ 42, MVT::v2f32,// ->59049
/*59007*/           OPC_EmitMergeInputChains1_0,
/*59008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59020*/           OPC_EmitInteger, MVT::i1, 0, 
/*59023*/           OPC_EmitInteger, MVT::i1, 0, 
/*59026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59049*/         /*SwitchType*/ 42, MVT::v4f32,// ->59093
/*59051*/           OPC_EmitMergeInputChains1_0,
/*59052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59064*/           OPC_EmitInteger, MVT::i1, 0, 
/*59067*/           OPC_EmitInteger, MVT::i1, 0, 
/*59070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59093*/         0, // EndSwitchType
/*59094*/       /*Scope*/ 27|128,1/*155*/, /*->59251*/
/*59096*/         OPC_CheckChild2Type, MVT::v16f32,
/*59098*/         OPC_RecordChild3, // #2 = $rsrc
/*59099*/         OPC_CheckChild3Type, MVT::v8i32,
/*59101*/         OPC_RecordChild4, // #3 = $sampler
/*59102*/         OPC_RecordChild5, // #4 = $dmask
/*59103*/         OPC_RecordChild6, // #5 = $unorm
/*59104*/         OPC_RecordChild7, // #6 = $glc
/*59105*/         OPC_MoveChild, 8,
/*59107*/         OPC_RecordNode, // #7 = $slc
/*59108*/         OPC_MoveParent,
/*59109*/         OPC_MoveChild, 9,
/*59111*/         OPC_RecordNode, // #8 = $lwe
/*59112*/         OPC_MoveParent,
/*59113*/         OPC_MoveChild, 10,
/*59115*/         OPC_RecordNode, // #9 = $da
/*59116*/         OPC_MoveParent,
/*59117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59162
/*59120*/           OPC_EmitMergeInputChains1_0,
/*59121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59133*/           OPC_EmitInteger, MVT::i1, 0, 
/*59136*/           OPC_EmitInteger, MVT::i1, 0, 
/*59139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59162*/         /*SwitchType*/ 42, MVT::v2f32,// ->59206
/*59164*/           OPC_EmitMergeInputChains1_0,
/*59165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59177*/           OPC_EmitInteger, MVT::i1, 0, 
/*59180*/           OPC_EmitInteger, MVT::i1, 0, 
/*59183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59206*/         /*SwitchType*/ 42, MVT::v4f32,// ->59250
/*59208*/           OPC_EmitMergeInputChains1_0,
/*59209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59221*/           OPC_EmitInteger, MVT::i1, 0, 
/*59224*/           OPC_EmitInteger, MVT::i1, 0, 
/*59227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59250*/         0, // EndSwitchType
/*59251*/       0, /*End of Scope*/
/*59252*/     /*Scope*/ 23|128,6/*791*/, /*->60045*/
/*59254*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*59257*/       OPC_RecordChild2, // #1 = $addr
/*59258*/       OPC_Scope, 27|128,1/*155*/, /*->59416*/ // 5 children in Scope
/*59261*/         OPC_CheckChild2Type, MVT::f32,
/*59263*/         OPC_RecordChild3, // #2 = $rsrc
/*59264*/         OPC_CheckChild3Type, MVT::v8i32,
/*59266*/         OPC_RecordChild4, // #3 = $sampler
/*59267*/         OPC_RecordChild5, // #4 = $dmask
/*59268*/         OPC_RecordChild6, // #5 = $unorm
/*59269*/         OPC_RecordChild7, // #6 = $glc
/*59270*/         OPC_MoveChild, 8,
/*59272*/         OPC_RecordNode, // #7 = $slc
/*59273*/         OPC_MoveParent,
/*59274*/         OPC_MoveChild, 9,
/*59276*/         OPC_RecordNode, // #8 = $lwe
/*59277*/         OPC_MoveParent,
/*59278*/         OPC_MoveChild, 10,
/*59280*/         OPC_RecordNode, // #9 = $da
/*59281*/         OPC_MoveParent,
/*59282*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59327
/*59285*/           OPC_EmitMergeInputChains1_0,
/*59286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59298*/           OPC_EmitInteger, MVT::i1, 0, 
/*59301*/           OPC_EmitInteger, MVT::i1, 0, 
/*59304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59327*/         /*SwitchType*/ 42, MVT::v2f32,// ->59371
/*59329*/           OPC_EmitMergeInputChains1_0,
/*59330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59342*/           OPC_EmitInteger, MVT::i1, 0, 
/*59345*/           OPC_EmitInteger, MVT::i1, 0, 
/*59348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59371*/         /*SwitchType*/ 42, MVT::v4f32,// ->59415
/*59373*/           OPC_EmitMergeInputChains1_0,
/*59374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59386*/           OPC_EmitInteger, MVT::i1, 0, 
/*59389*/           OPC_EmitInteger, MVT::i1, 0, 
/*59392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59415*/         0, // EndSwitchType
/*59416*/       /*Scope*/ 27|128,1/*155*/, /*->59573*/
/*59418*/         OPC_CheckChild2Type, MVT::v2f32,
/*59420*/         OPC_RecordChild3, // #2 = $rsrc
/*59421*/         OPC_CheckChild3Type, MVT::v8i32,
/*59423*/         OPC_RecordChild4, // #3 = $sampler
/*59424*/         OPC_RecordChild5, // #4 = $dmask
/*59425*/         OPC_RecordChild6, // #5 = $unorm
/*59426*/         OPC_RecordChild7, // #6 = $glc
/*59427*/         OPC_MoveChild, 8,
/*59429*/         OPC_RecordNode, // #7 = $slc
/*59430*/         OPC_MoveParent,
/*59431*/         OPC_MoveChild, 9,
/*59433*/         OPC_RecordNode, // #8 = $lwe
/*59434*/         OPC_MoveParent,
/*59435*/         OPC_MoveChild, 10,
/*59437*/         OPC_RecordNode, // #9 = $da
/*59438*/         OPC_MoveParent,
/*59439*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59484
/*59442*/           OPC_EmitMergeInputChains1_0,
/*59443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59455*/           OPC_EmitInteger, MVT::i1, 0, 
/*59458*/           OPC_EmitInteger, MVT::i1, 0, 
/*59461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59484*/         /*SwitchType*/ 42, MVT::v2f32,// ->59528
/*59486*/           OPC_EmitMergeInputChains1_0,
/*59487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59499*/           OPC_EmitInteger, MVT::i1, 0, 
/*59502*/           OPC_EmitInteger, MVT::i1, 0, 
/*59505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59528*/         /*SwitchType*/ 42, MVT::v4f32,// ->59572
/*59530*/           OPC_EmitMergeInputChains1_0,
/*59531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59543*/           OPC_EmitInteger, MVT::i1, 0, 
/*59546*/           OPC_EmitInteger, MVT::i1, 0, 
/*59549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59572*/         0, // EndSwitchType
/*59573*/       /*Scope*/ 27|128,1/*155*/, /*->59730*/
/*59575*/         OPC_CheckChild2Type, MVT::v4f32,
/*59577*/         OPC_RecordChild3, // #2 = $rsrc
/*59578*/         OPC_CheckChild3Type, MVT::v8i32,
/*59580*/         OPC_RecordChild4, // #3 = $sampler
/*59581*/         OPC_RecordChild5, // #4 = $dmask
/*59582*/         OPC_RecordChild6, // #5 = $unorm
/*59583*/         OPC_RecordChild7, // #6 = $glc
/*59584*/         OPC_MoveChild, 8,
/*59586*/         OPC_RecordNode, // #7 = $slc
/*59587*/         OPC_MoveParent,
/*59588*/         OPC_MoveChild, 9,
/*59590*/         OPC_RecordNode, // #8 = $lwe
/*59591*/         OPC_MoveParent,
/*59592*/         OPC_MoveChild, 10,
/*59594*/         OPC_RecordNode, // #9 = $da
/*59595*/         OPC_MoveParent,
/*59596*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59641
/*59599*/           OPC_EmitMergeInputChains1_0,
/*59600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59612*/           OPC_EmitInteger, MVT::i1, 0, 
/*59615*/           OPC_EmitInteger, MVT::i1, 0, 
/*59618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59641*/         /*SwitchType*/ 42, MVT::v2f32,// ->59685
/*59643*/           OPC_EmitMergeInputChains1_0,
/*59644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59656*/           OPC_EmitInteger, MVT::i1, 0, 
/*59659*/           OPC_EmitInteger, MVT::i1, 0, 
/*59662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59685*/         /*SwitchType*/ 42, MVT::v4f32,// ->59729
/*59687*/           OPC_EmitMergeInputChains1_0,
/*59688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59700*/           OPC_EmitInteger, MVT::i1, 0, 
/*59703*/           OPC_EmitInteger, MVT::i1, 0, 
/*59706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59729*/         0, // EndSwitchType
/*59730*/       /*Scope*/ 27|128,1/*155*/, /*->59887*/
/*59732*/         OPC_CheckChild2Type, MVT::v8f32,
/*59734*/         OPC_RecordChild3, // #2 = $rsrc
/*59735*/         OPC_CheckChild3Type, MVT::v8i32,
/*59737*/         OPC_RecordChild4, // #3 = $sampler
/*59738*/         OPC_RecordChild5, // #4 = $dmask
/*59739*/         OPC_RecordChild6, // #5 = $unorm
/*59740*/         OPC_RecordChild7, // #6 = $glc
/*59741*/         OPC_MoveChild, 8,
/*59743*/         OPC_RecordNode, // #7 = $slc
/*59744*/         OPC_MoveParent,
/*59745*/         OPC_MoveChild, 9,
/*59747*/         OPC_RecordNode, // #8 = $lwe
/*59748*/         OPC_MoveParent,
/*59749*/         OPC_MoveChild, 10,
/*59751*/         OPC_RecordNode, // #9 = $da
/*59752*/         OPC_MoveParent,
/*59753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59798
/*59756*/           OPC_EmitMergeInputChains1_0,
/*59757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59769*/           OPC_EmitInteger, MVT::i1, 0, 
/*59772*/           OPC_EmitInteger, MVT::i1, 0, 
/*59775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59798*/         /*SwitchType*/ 42, MVT::v2f32,// ->59842
/*59800*/           OPC_EmitMergeInputChains1_0,
/*59801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59813*/           OPC_EmitInteger, MVT::i1, 0, 
/*59816*/           OPC_EmitInteger, MVT::i1, 0, 
/*59819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59842*/         /*SwitchType*/ 42, MVT::v4f32,// ->59886
/*59844*/           OPC_EmitMergeInputChains1_0,
/*59845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59857*/           OPC_EmitInteger, MVT::i1, 0, 
/*59860*/           OPC_EmitInteger, MVT::i1, 0, 
/*59863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59886*/         0, // EndSwitchType
/*59887*/       /*Scope*/ 27|128,1/*155*/, /*->60044*/
/*59889*/         OPC_CheckChild2Type, MVT::v16f32,
/*59891*/         OPC_RecordChild3, // #2 = $rsrc
/*59892*/         OPC_CheckChild3Type, MVT::v8i32,
/*59894*/         OPC_RecordChild4, // #3 = $sampler
/*59895*/         OPC_RecordChild5, // #4 = $dmask
/*59896*/         OPC_RecordChild6, // #5 = $unorm
/*59897*/         OPC_RecordChild7, // #6 = $glc
/*59898*/         OPC_MoveChild, 8,
/*59900*/         OPC_RecordNode, // #7 = $slc
/*59901*/         OPC_MoveParent,
/*59902*/         OPC_MoveChild, 9,
/*59904*/         OPC_RecordNode, // #8 = $lwe
/*59905*/         OPC_MoveParent,
/*59906*/         OPC_MoveChild, 10,
/*59908*/         OPC_RecordNode, // #9 = $da
/*59909*/         OPC_MoveParent,
/*59910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59955
/*59913*/           OPC_EmitMergeInputChains1_0,
/*59914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59926*/           OPC_EmitInteger, MVT::i1, 0, 
/*59929*/           OPC_EmitInteger, MVT::i1, 0, 
/*59932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59955*/         /*SwitchType*/ 42, MVT::v2f32,// ->59999
/*59957*/           OPC_EmitMergeInputChains1_0,
/*59958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59970*/           OPC_EmitInteger, MVT::i1, 0, 
/*59973*/           OPC_EmitInteger, MVT::i1, 0, 
/*59976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59999*/         /*SwitchType*/ 42, MVT::v4f32,// ->60043
/*60001*/           OPC_EmitMergeInputChains1_0,
/*60002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60014*/           OPC_EmitInteger, MVT::i1, 0, 
/*60017*/           OPC_EmitInteger, MVT::i1, 0, 
/*60020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60043*/         0, // EndSwitchType
/*60044*/       0, /*End of Scope*/
/*60045*/     /*Scope*/ 23|128,6/*791*/, /*->60838*/
/*60047*/       OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*60050*/       OPC_RecordChild2, // #1 = $addr
/*60051*/       OPC_Scope, 27|128,1/*155*/, /*->60209*/ // 5 children in Scope
/*60054*/         OPC_CheckChild2Type, MVT::f32,
/*60056*/         OPC_RecordChild3, // #2 = $rsrc
/*60057*/         OPC_CheckChild3Type, MVT::v8i32,
/*60059*/         OPC_RecordChild4, // #3 = $sampler
/*60060*/         OPC_RecordChild5, // #4 = $dmask
/*60061*/         OPC_RecordChild6, // #5 = $unorm
/*60062*/         OPC_RecordChild7, // #6 = $glc
/*60063*/         OPC_MoveChild, 8,
/*60065*/         OPC_RecordNode, // #7 = $slc
/*60066*/         OPC_MoveParent,
/*60067*/         OPC_MoveChild, 9,
/*60069*/         OPC_RecordNode, // #8 = $lwe
/*60070*/         OPC_MoveParent,
/*60071*/         OPC_MoveChild, 10,
/*60073*/         OPC_RecordNode, // #9 = $da
/*60074*/         OPC_MoveParent,
/*60075*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60120
/*60078*/           OPC_EmitMergeInputChains1_0,
/*60079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60091*/           OPC_EmitInteger, MVT::i1, 0, 
/*60094*/           OPC_EmitInteger, MVT::i1, 0, 
/*60097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60120*/         /*SwitchType*/ 42, MVT::v2f32,// ->60164
/*60122*/           OPC_EmitMergeInputChains1_0,
/*60123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60135*/           OPC_EmitInteger, MVT::i1, 0, 
/*60138*/           OPC_EmitInteger, MVT::i1, 0, 
/*60141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60164*/         /*SwitchType*/ 42, MVT::v4f32,// ->60208
/*60166*/           OPC_EmitMergeInputChains1_0,
/*60167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60179*/           OPC_EmitInteger, MVT::i1, 0, 
/*60182*/           OPC_EmitInteger, MVT::i1, 0, 
/*60185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60208*/         0, // EndSwitchType
/*60209*/       /*Scope*/ 27|128,1/*155*/, /*->60366*/
/*60211*/         OPC_CheckChild2Type, MVT::v2f32,
/*60213*/         OPC_RecordChild3, // #2 = $rsrc
/*60214*/         OPC_CheckChild3Type, MVT::v8i32,
/*60216*/         OPC_RecordChild4, // #3 = $sampler
/*60217*/         OPC_RecordChild5, // #4 = $dmask
/*60218*/         OPC_RecordChild6, // #5 = $unorm
/*60219*/         OPC_RecordChild7, // #6 = $glc
/*60220*/         OPC_MoveChild, 8,
/*60222*/         OPC_RecordNode, // #7 = $slc
/*60223*/         OPC_MoveParent,
/*60224*/         OPC_MoveChild, 9,
/*60226*/         OPC_RecordNode, // #8 = $lwe
/*60227*/         OPC_MoveParent,
/*60228*/         OPC_MoveChild, 10,
/*60230*/         OPC_RecordNode, // #9 = $da
/*60231*/         OPC_MoveParent,
/*60232*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60277
/*60235*/           OPC_EmitMergeInputChains1_0,
/*60236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60248*/           OPC_EmitInteger, MVT::i1, 0, 
/*60251*/           OPC_EmitInteger, MVT::i1, 0, 
/*60254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60277*/         /*SwitchType*/ 42, MVT::v2f32,// ->60321
/*60279*/           OPC_EmitMergeInputChains1_0,
/*60280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60292*/           OPC_EmitInteger, MVT::i1, 0, 
/*60295*/           OPC_EmitInteger, MVT::i1, 0, 
/*60298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60321*/         /*SwitchType*/ 42, MVT::v4f32,// ->60365
/*60323*/           OPC_EmitMergeInputChains1_0,
/*60324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60336*/           OPC_EmitInteger, MVT::i1, 0, 
/*60339*/           OPC_EmitInteger, MVT::i1, 0, 
/*60342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60365*/         0, // EndSwitchType
/*60366*/       /*Scope*/ 27|128,1/*155*/, /*->60523*/
/*60368*/         OPC_CheckChild2Type, MVT::v4f32,
/*60370*/         OPC_RecordChild3, // #2 = $rsrc
/*60371*/         OPC_CheckChild3Type, MVT::v8i32,
/*60373*/         OPC_RecordChild4, // #3 = $sampler
/*60374*/         OPC_RecordChild5, // #4 = $dmask
/*60375*/         OPC_RecordChild6, // #5 = $unorm
/*60376*/         OPC_RecordChild7, // #6 = $glc
/*60377*/         OPC_MoveChild, 8,
/*60379*/         OPC_RecordNode, // #7 = $slc
/*60380*/         OPC_MoveParent,
/*60381*/         OPC_MoveChild, 9,
/*60383*/         OPC_RecordNode, // #8 = $lwe
/*60384*/         OPC_MoveParent,
/*60385*/         OPC_MoveChild, 10,
/*60387*/         OPC_RecordNode, // #9 = $da
/*60388*/         OPC_MoveParent,
/*60389*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60434
/*60392*/           OPC_EmitMergeInputChains1_0,
/*60393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60405*/           OPC_EmitInteger, MVT::i1, 0, 
/*60408*/           OPC_EmitInteger, MVT::i1, 0, 
/*60411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60434*/         /*SwitchType*/ 42, MVT::v2f32,// ->60478
/*60436*/           OPC_EmitMergeInputChains1_0,
/*60437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60449*/           OPC_EmitInteger, MVT::i1, 0, 
/*60452*/           OPC_EmitInteger, MVT::i1, 0, 
/*60455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60478*/         /*SwitchType*/ 42, MVT::v4f32,// ->60522
/*60480*/           OPC_EmitMergeInputChains1_0,
/*60481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60493*/           OPC_EmitInteger, MVT::i1, 0, 
/*60496*/           OPC_EmitInteger, MVT::i1, 0, 
/*60499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60522*/         0, // EndSwitchType
/*60523*/       /*Scope*/ 27|128,1/*155*/, /*->60680*/
/*60525*/         OPC_CheckChild2Type, MVT::v8f32,
/*60527*/         OPC_RecordChild3, // #2 = $rsrc
/*60528*/         OPC_CheckChild3Type, MVT::v8i32,
/*60530*/         OPC_RecordChild4, // #3 = $sampler
/*60531*/         OPC_RecordChild5, // #4 = $dmask
/*60532*/         OPC_RecordChild6, // #5 = $unorm
/*60533*/         OPC_RecordChild7, // #6 = $glc
/*60534*/         OPC_MoveChild, 8,
/*60536*/         OPC_RecordNode, // #7 = $slc
/*60537*/         OPC_MoveParent,
/*60538*/         OPC_MoveChild, 9,
/*60540*/         OPC_RecordNode, // #8 = $lwe
/*60541*/         OPC_MoveParent,
/*60542*/         OPC_MoveChild, 10,
/*60544*/         OPC_RecordNode, // #9 = $da
/*60545*/         OPC_MoveParent,
/*60546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60591
/*60549*/           OPC_EmitMergeInputChains1_0,
/*60550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60562*/           OPC_EmitInteger, MVT::i1, 0, 
/*60565*/           OPC_EmitInteger, MVT::i1, 0, 
/*60568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60591*/         /*SwitchType*/ 42, MVT::v2f32,// ->60635
/*60593*/           OPC_EmitMergeInputChains1_0,
/*60594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60606*/           OPC_EmitInteger, MVT::i1, 0, 
/*60609*/           OPC_EmitInteger, MVT::i1, 0, 
/*60612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60635*/         /*SwitchType*/ 42, MVT::v4f32,// ->60679
/*60637*/           OPC_EmitMergeInputChains1_0,
/*60638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60650*/           OPC_EmitInteger, MVT::i1, 0, 
/*60653*/           OPC_EmitInteger, MVT::i1, 0, 
/*60656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60679*/         0, // EndSwitchType
/*60680*/       /*Scope*/ 27|128,1/*155*/, /*->60837*/
/*60682*/         OPC_CheckChild2Type, MVT::v16f32,
/*60684*/         OPC_RecordChild3, // #2 = $rsrc
/*60685*/         OPC_CheckChild3Type, MVT::v8i32,
/*60687*/         OPC_RecordChild4, // #3 = $sampler
/*60688*/         OPC_RecordChild5, // #4 = $dmask
/*60689*/         OPC_RecordChild6, // #5 = $unorm
/*60690*/         OPC_RecordChild7, // #6 = $glc
/*60691*/         OPC_MoveChild, 8,
/*60693*/         OPC_RecordNode, // #7 = $slc
/*60694*/         OPC_MoveParent,
/*60695*/         OPC_MoveChild, 9,
/*60697*/         OPC_RecordNode, // #8 = $lwe
/*60698*/         OPC_MoveParent,
/*60699*/         OPC_MoveChild, 10,
/*60701*/         OPC_RecordNode, // #9 = $da
/*60702*/         OPC_MoveParent,
/*60703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60748
/*60706*/           OPC_EmitMergeInputChains1_0,
/*60707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60719*/           OPC_EmitInteger, MVT::i1, 0, 
/*60722*/           OPC_EmitInteger, MVT::i1, 0, 
/*60725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60748*/         /*SwitchType*/ 42, MVT::v2f32,// ->60792
/*60750*/           OPC_EmitMergeInputChains1_0,
/*60751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60763*/           OPC_EmitInteger, MVT::i1, 0, 
/*60766*/           OPC_EmitInteger, MVT::i1, 0, 
/*60769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60792*/         /*SwitchType*/ 42, MVT::v4f32,// ->60836
/*60794*/           OPC_EmitMergeInputChains1_0,
/*60795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60807*/           OPC_EmitInteger, MVT::i1, 0, 
/*60810*/           OPC_EmitInteger, MVT::i1, 0, 
/*60813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60836*/         0, // EndSwitchType
/*60837*/       0, /*End of Scope*/
/*60838*/     /*Scope*/ 23|128,6/*791*/, /*->61631*/
/*60840*/       OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*60843*/       OPC_RecordChild2, // #1 = $addr
/*60844*/       OPC_Scope, 27|128,1/*155*/, /*->61002*/ // 5 children in Scope
/*60847*/         OPC_CheckChild2Type, MVT::f32,
/*60849*/         OPC_RecordChild3, // #2 = $rsrc
/*60850*/         OPC_CheckChild3Type, MVT::v8i32,
/*60852*/         OPC_RecordChild4, // #3 = $sampler
/*60853*/         OPC_RecordChild5, // #4 = $dmask
/*60854*/         OPC_RecordChild6, // #5 = $unorm
/*60855*/         OPC_RecordChild7, // #6 = $glc
/*60856*/         OPC_MoveChild, 8,
/*60858*/         OPC_RecordNode, // #7 = $slc
/*60859*/         OPC_MoveParent,
/*60860*/         OPC_MoveChild, 9,
/*60862*/         OPC_RecordNode, // #8 = $lwe
/*60863*/         OPC_MoveParent,
/*60864*/         OPC_MoveChild, 10,
/*60866*/         OPC_RecordNode, // #9 = $da
/*60867*/         OPC_MoveParent,
/*60868*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60913
/*60871*/           OPC_EmitMergeInputChains1_0,
/*60872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60884*/           OPC_EmitInteger, MVT::i1, 0, 
/*60887*/           OPC_EmitInteger, MVT::i1, 0, 
/*60890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60913*/         /*SwitchType*/ 42, MVT::v2f32,// ->60957
/*60915*/           OPC_EmitMergeInputChains1_0,
/*60916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60928*/           OPC_EmitInteger, MVT::i1, 0, 
/*60931*/           OPC_EmitInteger, MVT::i1, 0, 
/*60934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60957*/         /*SwitchType*/ 42, MVT::v4f32,// ->61001
/*60959*/           OPC_EmitMergeInputChains1_0,
/*60960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60972*/           OPC_EmitInteger, MVT::i1, 0, 
/*60975*/           OPC_EmitInteger, MVT::i1, 0, 
/*60978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61001*/         0, // EndSwitchType
/*61002*/       /*Scope*/ 27|128,1/*155*/, /*->61159*/
/*61004*/         OPC_CheckChild2Type, MVT::v2f32,
/*61006*/         OPC_RecordChild3, // #2 = $rsrc
/*61007*/         OPC_CheckChild3Type, MVT::v8i32,
/*61009*/         OPC_RecordChild4, // #3 = $sampler
/*61010*/         OPC_RecordChild5, // #4 = $dmask
/*61011*/         OPC_RecordChild6, // #5 = $unorm
/*61012*/         OPC_RecordChild7, // #6 = $glc
/*61013*/         OPC_MoveChild, 8,
/*61015*/         OPC_RecordNode, // #7 = $slc
/*61016*/         OPC_MoveParent,
/*61017*/         OPC_MoveChild, 9,
/*61019*/         OPC_RecordNode, // #8 = $lwe
/*61020*/         OPC_MoveParent,
/*61021*/         OPC_MoveChild, 10,
/*61023*/         OPC_RecordNode, // #9 = $da
/*61024*/         OPC_MoveParent,
/*61025*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61070
/*61028*/           OPC_EmitMergeInputChains1_0,
/*61029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61041*/           OPC_EmitInteger, MVT::i1, 0, 
/*61044*/           OPC_EmitInteger, MVT::i1, 0, 
/*61047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61070*/         /*SwitchType*/ 42, MVT::v2f32,// ->61114
/*61072*/           OPC_EmitMergeInputChains1_0,
/*61073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61085*/           OPC_EmitInteger, MVT::i1, 0, 
/*61088*/           OPC_EmitInteger, MVT::i1, 0, 
/*61091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61114*/         /*SwitchType*/ 42, MVT::v4f32,// ->61158
/*61116*/           OPC_EmitMergeInputChains1_0,
/*61117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61129*/           OPC_EmitInteger, MVT::i1, 0, 
/*61132*/           OPC_EmitInteger, MVT::i1, 0, 
/*61135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61158*/         0, // EndSwitchType
/*61159*/       /*Scope*/ 27|128,1/*155*/, /*->61316*/
/*61161*/         OPC_CheckChild2Type, MVT::v4f32,
/*61163*/         OPC_RecordChild3, // #2 = $rsrc
/*61164*/         OPC_CheckChild3Type, MVT::v8i32,
/*61166*/         OPC_RecordChild4, // #3 = $sampler
/*61167*/         OPC_RecordChild5, // #4 = $dmask
/*61168*/         OPC_RecordChild6, // #5 = $unorm
/*61169*/         OPC_RecordChild7, // #6 = $glc
/*61170*/         OPC_MoveChild, 8,
/*61172*/         OPC_RecordNode, // #7 = $slc
/*61173*/         OPC_MoveParent,
/*61174*/         OPC_MoveChild, 9,
/*61176*/         OPC_RecordNode, // #8 = $lwe
/*61177*/         OPC_MoveParent,
/*61178*/         OPC_MoveChild, 10,
/*61180*/         OPC_RecordNode, // #9 = $da
/*61181*/         OPC_MoveParent,
/*61182*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61227
/*61185*/           OPC_EmitMergeInputChains1_0,
/*61186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61198*/           OPC_EmitInteger, MVT::i1, 0, 
/*61201*/           OPC_EmitInteger, MVT::i1, 0, 
/*61204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61227*/         /*SwitchType*/ 42, MVT::v2f32,// ->61271
/*61229*/           OPC_EmitMergeInputChains1_0,
/*61230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61242*/           OPC_EmitInteger, MVT::i1, 0, 
/*61245*/           OPC_EmitInteger, MVT::i1, 0, 
/*61248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61271*/         /*SwitchType*/ 42, MVT::v4f32,// ->61315
/*61273*/           OPC_EmitMergeInputChains1_0,
/*61274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61286*/           OPC_EmitInteger, MVT::i1, 0, 
/*61289*/           OPC_EmitInteger, MVT::i1, 0, 
/*61292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61315*/         0, // EndSwitchType
/*61316*/       /*Scope*/ 27|128,1/*155*/, /*->61473*/
/*61318*/         OPC_CheckChild2Type, MVT::v8f32,
/*61320*/         OPC_RecordChild3, // #2 = $rsrc
/*61321*/         OPC_CheckChild3Type, MVT::v8i32,
/*61323*/         OPC_RecordChild4, // #3 = $sampler
/*61324*/         OPC_RecordChild5, // #4 = $dmask
/*61325*/         OPC_RecordChild6, // #5 = $unorm
/*61326*/         OPC_RecordChild7, // #6 = $glc
/*61327*/         OPC_MoveChild, 8,
/*61329*/         OPC_RecordNode, // #7 = $slc
/*61330*/         OPC_MoveParent,
/*61331*/         OPC_MoveChild, 9,
/*61333*/         OPC_RecordNode, // #8 = $lwe
/*61334*/         OPC_MoveParent,
/*61335*/         OPC_MoveChild, 10,
/*61337*/         OPC_RecordNode, // #9 = $da
/*61338*/         OPC_MoveParent,
/*61339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61384
/*61342*/           OPC_EmitMergeInputChains1_0,
/*61343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61355*/           OPC_EmitInteger, MVT::i1, 0, 
/*61358*/           OPC_EmitInteger, MVT::i1, 0, 
/*61361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61384*/         /*SwitchType*/ 42, MVT::v2f32,// ->61428
/*61386*/           OPC_EmitMergeInputChains1_0,
/*61387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61399*/           OPC_EmitInteger, MVT::i1, 0, 
/*61402*/           OPC_EmitInteger, MVT::i1, 0, 
/*61405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61428*/         /*SwitchType*/ 42, MVT::v4f32,// ->61472
/*61430*/           OPC_EmitMergeInputChains1_0,
/*61431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61443*/           OPC_EmitInteger, MVT::i1, 0, 
/*61446*/           OPC_EmitInteger, MVT::i1, 0, 
/*61449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61472*/         0, // EndSwitchType
/*61473*/       /*Scope*/ 27|128,1/*155*/, /*->61630*/
/*61475*/         OPC_CheckChild2Type, MVT::v16f32,
/*61477*/         OPC_RecordChild3, // #2 = $rsrc
/*61478*/         OPC_CheckChild3Type, MVT::v8i32,
/*61480*/         OPC_RecordChild4, // #3 = $sampler
/*61481*/         OPC_RecordChild5, // #4 = $dmask
/*61482*/         OPC_RecordChild6, // #5 = $unorm
/*61483*/         OPC_RecordChild7, // #6 = $glc
/*61484*/         OPC_MoveChild, 8,
/*61486*/         OPC_RecordNode, // #7 = $slc
/*61487*/         OPC_MoveParent,
/*61488*/         OPC_MoveChild, 9,
/*61490*/         OPC_RecordNode, // #8 = $lwe
/*61491*/         OPC_MoveParent,
/*61492*/         OPC_MoveChild, 10,
/*61494*/         OPC_RecordNode, // #9 = $da
/*61495*/         OPC_MoveParent,
/*61496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61541
/*61499*/           OPC_EmitMergeInputChains1_0,
/*61500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61512*/           OPC_EmitInteger, MVT::i1, 0, 
/*61515*/           OPC_EmitInteger, MVT::i1, 0, 
/*61518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61541*/         /*SwitchType*/ 42, MVT::v2f32,// ->61585
/*61543*/           OPC_EmitMergeInputChains1_0,
/*61544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61556*/           OPC_EmitInteger, MVT::i1, 0, 
/*61559*/           OPC_EmitInteger, MVT::i1, 0, 
/*61562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61585*/         /*SwitchType*/ 42, MVT::v4f32,// ->61629
/*61587*/           OPC_EmitMergeInputChains1_0,
/*61588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61600*/           OPC_EmitInteger, MVT::i1, 0, 
/*61603*/           OPC_EmitInteger, MVT::i1, 0, 
/*61606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61629*/         0, // EndSwitchType
/*61630*/       0, /*End of Scope*/
/*61631*/     /*Scope*/ 23|128,6/*791*/, /*->62424*/
/*61633*/       OPC_CheckChild1Integer, 20|128,3/*404*/, 
/*61636*/       OPC_RecordChild2, // #1 = $addr
/*61637*/       OPC_Scope, 27|128,1/*155*/, /*->61795*/ // 5 children in Scope
/*61640*/         OPC_CheckChild2Type, MVT::f32,
/*61642*/         OPC_RecordChild3, // #2 = $rsrc
/*61643*/         OPC_CheckChild3Type, MVT::v8i32,
/*61645*/         OPC_RecordChild4, // #3 = $sampler
/*61646*/         OPC_RecordChild5, // #4 = $dmask
/*61647*/         OPC_RecordChild6, // #5 = $unorm
/*61648*/         OPC_RecordChild7, // #6 = $glc
/*61649*/         OPC_MoveChild, 8,
/*61651*/         OPC_RecordNode, // #7 = $slc
/*61652*/         OPC_MoveParent,
/*61653*/         OPC_MoveChild, 9,
/*61655*/         OPC_RecordNode, // #8 = $lwe
/*61656*/         OPC_MoveParent,
/*61657*/         OPC_MoveChild, 10,
/*61659*/         OPC_RecordNode, // #9 = $da
/*61660*/         OPC_MoveParent,
/*61661*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61706
/*61664*/           OPC_EmitMergeInputChains1_0,
/*61665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61677*/           OPC_EmitInteger, MVT::i1, 0, 
/*61680*/           OPC_EmitInteger, MVT::i1, 0, 
/*61683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61706*/         /*SwitchType*/ 42, MVT::v2f32,// ->61750
/*61708*/           OPC_EmitMergeInputChains1_0,
/*61709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61721*/           OPC_EmitInteger, MVT::i1, 0, 
/*61724*/           OPC_EmitInteger, MVT::i1, 0, 
/*61727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61750*/         /*SwitchType*/ 42, MVT::v4f32,// ->61794
/*61752*/           OPC_EmitMergeInputChains1_0,
/*61753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61765*/           OPC_EmitInteger, MVT::i1, 0, 
/*61768*/           OPC_EmitInteger, MVT::i1, 0, 
/*61771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61794*/         0, // EndSwitchType
/*61795*/       /*Scope*/ 27|128,1/*155*/, /*->61952*/
/*61797*/         OPC_CheckChild2Type, MVT::v2f32,
/*61799*/         OPC_RecordChild3, // #2 = $rsrc
/*61800*/         OPC_CheckChild3Type, MVT::v8i32,
/*61802*/         OPC_RecordChild4, // #3 = $sampler
/*61803*/         OPC_RecordChild5, // #4 = $dmask
/*61804*/         OPC_RecordChild6, // #5 = $unorm
/*61805*/         OPC_RecordChild7, // #6 = $glc
/*61806*/         OPC_MoveChild, 8,
/*61808*/         OPC_RecordNode, // #7 = $slc
/*61809*/         OPC_MoveParent,
/*61810*/         OPC_MoveChild, 9,
/*61812*/         OPC_RecordNode, // #8 = $lwe
/*61813*/         OPC_MoveParent,
/*61814*/         OPC_MoveChild, 10,
/*61816*/         OPC_RecordNode, // #9 = $da
/*61817*/         OPC_MoveParent,
/*61818*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61863
/*61821*/           OPC_EmitMergeInputChains1_0,
/*61822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61834*/           OPC_EmitInteger, MVT::i1, 0, 
/*61837*/           OPC_EmitInteger, MVT::i1, 0, 
/*61840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61863*/         /*SwitchType*/ 42, MVT::v2f32,// ->61907
/*61865*/           OPC_EmitMergeInputChains1_0,
/*61866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61878*/           OPC_EmitInteger, MVT::i1, 0, 
/*61881*/           OPC_EmitInteger, MVT::i1, 0, 
/*61884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61907*/         /*SwitchType*/ 42, MVT::v4f32,// ->61951
/*61909*/           OPC_EmitMergeInputChains1_0,
/*61910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61922*/           OPC_EmitInteger, MVT::i1, 0, 
/*61925*/           OPC_EmitInteger, MVT::i1, 0, 
/*61928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61951*/         0, // EndSwitchType
/*61952*/       /*Scope*/ 27|128,1/*155*/, /*->62109*/
/*61954*/         OPC_CheckChild2Type, MVT::v4f32,
/*61956*/         OPC_RecordChild3, // #2 = $rsrc
/*61957*/         OPC_CheckChild3Type, MVT::v8i32,
/*61959*/         OPC_RecordChild4, // #3 = $sampler
/*61960*/         OPC_RecordChild5, // #4 = $dmask
/*61961*/         OPC_RecordChild6, // #5 = $unorm
/*61962*/         OPC_RecordChild7, // #6 = $glc
/*61963*/         OPC_MoveChild, 8,
/*61965*/         OPC_RecordNode, // #7 = $slc
/*61966*/         OPC_MoveParent,
/*61967*/         OPC_MoveChild, 9,
/*61969*/         OPC_RecordNode, // #8 = $lwe
/*61970*/         OPC_MoveParent,
/*61971*/         OPC_MoveChild, 10,
/*61973*/         OPC_RecordNode, // #9 = $da
/*61974*/         OPC_MoveParent,
/*61975*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62020
/*61978*/           OPC_EmitMergeInputChains1_0,
/*61979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61991*/           OPC_EmitInteger, MVT::i1, 0, 
/*61994*/           OPC_EmitInteger, MVT::i1, 0, 
/*61997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62020*/         /*SwitchType*/ 42, MVT::v2f32,// ->62064
/*62022*/           OPC_EmitMergeInputChains1_0,
/*62023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62035*/           OPC_EmitInteger, MVT::i1, 0, 
/*62038*/           OPC_EmitInteger, MVT::i1, 0, 
/*62041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62064*/         /*SwitchType*/ 42, MVT::v4f32,// ->62108
/*62066*/           OPC_EmitMergeInputChains1_0,
/*62067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62079*/           OPC_EmitInteger, MVT::i1, 0, 
/*62082*/           OPC_EmitInteger, MVT::i1, 0, 
/*62085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62108*/         0, // EndSwitchType
/*62109*/       /*Scope*/ 27|128,1/*155*/, /*->62266*/
/*62111*/         OPC_CheckChild2Type, MVT::v8f32,
/*62113*/         OPC_RecordChild3, // #2 = $rsrc
/*62114*/         OPC_CheckChild3Type, MVT::v8i32,
/*62116*/         OPC_RecordChild4, // #3 = $sampler
/*62117*/         OPC_RecordChild5, // #4 = $dmask
/*62118*/         OPC_RecordChild6, // #5 = $unorm
/*62119*/         OPC_RecordChild7, // #6 = $glc
/*62120*/         OPC_MoveChild, 8,
/*62122*/         OPC_RecordNode, // #7 = $slc
/*62123*/         OPC_MoveParent,
/*62124*/         OPC_MoveChild, 9,
/*62126*/         OPC_RecordNode, // #8 = $lwe
/*62127*/         OPC_MoveParent,
/*62128*/         OPC_MoveChild, 10,
/*62130*/         OPC_RecordNode, // #9 = $da
/*62131*/         OPC_MoveParent,
/*62132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62177
/*62135*/           OPC_EmitMergeInputChains1_0,
/*62136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62148*/           OPC_EmitInteger, MVT::i1, 0, 
/*62151*/           OPC_EmitInteger, MVT::i1, 0, 
/*62154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62177*/         /*SwitchType*/ 42, MVT::v2f32,// ->62221
/*62179*/           OPC_EmitMergeInputChains1_0,
/*62180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62192*/           OPC_EmitInteger, MVT::i1, 0, 
/*62195*/           OPC_EmitInteger, MVT::i1, 0, 
/*62198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62221*/         /*SwitchType*/ 42, MVT::v4f32,// ->62265
/*62223*/           OPC_EmitMergeInputChains1_0,
/*62224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62236*/           OPC_EmitInteger, MVT::i1, 0, 
/*62239*/           OPC_EmitInteger, MVT::i1, 0, 
/*62242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62265*/         0, // EndSwitchType
/*62266*/       /*Scope*/ 27|128,1/*155*/, /*->62423*/
/*62268*/         OPC_CheckChild2Type, MVT::v16f32,
/*62270*/         OPC_RecordChild3, // #2 = $rsrc
/*62271*/         OPC_CheckChild3Type, MVT::v8i32,
/*62273*/         OPC_RecordChild4, // #3 = $sampler
/*62274*/         OPC_RecordChild5, // #4 = $dmask
/*62275*/         OPC_RecordChild6, // #5 = $unorm
/*62276*/         OPC_RecordChild7, // #6 = $glc
/*62277*/         OPC_MoveChild, 8,
/*62279*/         OPC_RecordNode, // #7 = $slc
/*62280*/         OPC_MoveParent,
/*62281*/         OPC_MoveChild, 9,
/*62283*/         OPC_RecordNode, // #8 = $lwe
/*62284*/         OPC_MoveParent,
/*62285*/         OPC_MoveChild, 10,
/*62287*/         OPC_RecordNode, // #9 = $da
/*62288*/         OPC_MoveParent,
/*62289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62334
/*62292*/           OPC_EmitMergeInputChains1_0,
/*62293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62305*/           OPC_EmitInteger, MVT::i1, 0, 
/*62308*/           OPC_EmitInteger, MVT::i1, 0, 
/*62311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62334*/         /*SwitchType*/ 42, MVT::v2f32,// ->62378
/*62336*/           OPC_EmitMergeInputChains1_0,
/*62337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62349*/           OPC_EmitInteger, MVT::i1, 0, 
/*62352*/           OPC_EmitInteger, MVT::i1, 0, 
/*62355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62378*/         /*SwitchType*/ 42, MVT::v4f32,// ->62422
/*62380*/           OPC_EmitMergeInputChains1_0,
/*62381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62393*/           OPC_EmitInteger, MVT::i1, 0, 
/*62396*/           OPC_EmitInteger, MVT::i1, 0, 
/*62399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62422*/         0, // EndSwitchType
/*62423*/       0, /*End of Scope*/
/*62424*/     0, /*End of Scope*/
/*62425*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->62873
/*62429*/     OPC_RecordMemRef,
/*62430*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*62431*/     OPC_RecordChild1, // #1 = $rsrc
/*62432*/     OPC_RecordChild2, // #2 = $vdata
/*62433*/     OPC_Scope, 108, /*->62543*/ // 3 children in Scope
/*62435*/       OPC_CheckChild2Type, MVT::i32,
/*62437*/       OPC_CheckChild3Integer, 1, 
/*62439*/       OPC_RecordChild4, // #3 = $vaddr
/*62440*/       OPC_RecordChild5, // #4 = $soffset
/*62441*/       OPC_RecordChild6, // #5 = $inst_offset
/*62442*/       OPC_MoveChild6,
/*62443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62446*/       OPC_MoveParent,
/*62447*/       OPC_RecordChild7, // #6 = $dfmt
/*62448*/       OPC_MoveChild7,
/*62449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62452*/       OPC_MoveParent,
/*62453*/       OPC_MoveChild, 8,
/*62455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62458*/       OPC_RecordNode, // #7 = $nfmt
/*62459*/       OPC_MoveParent,
/*62460*/       OPC_MoveChild, 9,
/*62462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62465*/       OPC_RecordNode, // #8 = $offen
/*62466*/       OPC_MoveParent,
/*62467*/       OPC_MoveChild, 10,
/*62469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62472*/       OPC_RecordNode, // #9 = $idxen
/*62473*/       OPC_MoveParent,
/*62474*/       OPC_MoveChild, 11,
/*62476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62479*/       OPC_RecordNode, // #10 = $glc
/*62480*/       OPC_MoveParent,
/*62481*/       OPC_MoveChild, 12,
/*62483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62486*/       OPC_RecordNode, // #11 = $slc
/*62487*/       OPC_MoveParent,
/*62488*/       OPC_MoveChild, 13,
/*62490*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62493*/       OPC_RecordNode, // #12 = $tfe
/*62494*/       OPC_MoveParent,
/*62495*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62497*/       OPC_EmitMergeInputChains1_0,
/*62498*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62501*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62504*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62507*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62510*/       OPC_EmitInteger, MVT::i1, 0, 
/*62513*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62516*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62519*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62522*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62525*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62543*/     /*Scope*/ 108, /*->62652*/
/*62544*/       OPC_CheckChild2Type, MVT::v2i32,
/*62546*/       OPC_CheckChild3Integer, 2, 
/*62548*/       OPC_RecordChild4, // #3 = $vaddr
/*62549*/       OPC_RecordChild5, // #4 = $soffset
/*62550*/       OPC_RecordChild6, // #5 = $inst_offset
/*62551*/       OPC_MoveChild6,
/*62552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62555*/       OPC_MoveParent,
/*62556*/       OPC_RecordChild7, // #6 = $dfmt
/*62557*/       OPC_MoveChild7,
/*62558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62561*/       OPC_MoveParent,
/*62562*/       OPC_MoveChild, 8,
/*62564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62567*/       OPC_RecordNode, // #7 = $nfmt
/*62568*/       OPC_MoveParent,
/*62569*/       OPC_MoveChild, 9,
/*62571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62574*/       OPC_RecordNode, // #8 = $offen
/*62575*/       OPC_MoveParent,
/*62576*/       OPC_MoveChild, 10,
/*62578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62581*/       OPC_RecordNode, // #9 = $idxen
/*62582*/       OPC_MoveParent,
/*62583*/       OPC_MoveChild, 11,
/*62585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62588*/       OPC_RecordNode, // #10 = $glc
/*62589*/       OPC_MoveParent,
/*62590*/       OPC_MoveChild, 12,
/*62592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62595*/       OPC_RecordNode, // #11 = $slc
/*62596*/       OPC_MoveParent,
/*62597*/       OPC_MoveChild, 13,
/*62599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62602*/       OPC_RecordNode, // #12 = $tfe
/*62603*/       OPC_MoveParent,
/*62604*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62606*/       OPC_EmitMergeInputChains1_0,
/*62607*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62610*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62613*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62616*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62619*/       OPC_EmitInteger, MVT::i1, 0, 
/*62622*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62625*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62628*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62631*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62634*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62652*/     /*Scope*/ 90|128,1/*218*/, /*->62872*/
/*62654*/       OPC_CheckChild2Type, MVT::v4i32,
/*62656*/       OPC_Scope, 106, /*->62764*/ // 2 children in Scope
/*62658*/         OPC_CheckChild3Integer, 3, 
/*62660*/         OPC_RecordChild4, // #3 = $vaddr
/*62661*/         OPC_RecordChild5, // #4 = $soffset
/*62662*/         OPC_RecordChild6, // #5 = $inst_offset
/*62663*/         OPC_MoveChild6,
/*62664*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62667*/         OPC_MoveParent,
/*62668*/         OPC_RecordChild7, // #6 = $dfmt
/*62669*/         OPC_MoveChild7,
/*62670*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62673*/         OPC_MoveParent,
/*62674*/         OPC_MoveChild, 8,
/*62676*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62679*/         OPC_RecordNode, // #7 = $nfmt
/*62680*/         OPC_MoveParent,
/*62681*/         OPC_MoveChild, 9,
/*62683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62686*/         OPC_RecordNode, // #8 = $offen
/*62687*/         OPC_MoveParent,
/*62688*/         OPC_MoveChild, 10,
/*62690*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62693*/         OPC_RecordNode, // #9 = $idxen
/*62694*/         OPC_MoveParent,
/*62695*/         OPC_MoveChild, 11,
/*62697*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62700*/         OPC_RecordNode, // #10 = $glc
/*62701*/         OPC_MoveParent,
/*62702*/         OPC_MoveChild, 12,
/*62704*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62707*/         OPC_RecordNode, // #11 = $slc
/*62708*/         OPC_MoveParent,
/*62709*/         OPC_MoveChild, 13,
/*62711*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62714*/         OPC_RecordNode, // #12 = $tfe
/*62715*/         OPC_MoveParent,
/*62716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62718*/         OPC_EmitMergeInputChains1_0,
/*62719*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62722*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62725*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62728*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62731*/         OPC_EmitInteger, MVT::i1, 0, 
/*62734*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62737*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62740*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62743*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62746*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62764*/       /*Scope*/ 106, /*->62871*/
/*62765*/         OPC_CheckChild3Integer, 4, 
/*62767*/         OPC_RecordChild4, // #3 = $vaddr
/*62768*/         OPC_RecordChild5, // #4 = $soffset
/*62769*/         OPC_RecordChild6, // #5 = $inst_offset
/*62770*/         OPC_MoveChild6,
/*62771*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62774*/         OPC_MoveParent,
/*62775*/         OPC_RecordChild7, // #6 = $dfmt
/*62776*/         OPC_MoveChild7,
/*62777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62780*/         OPC_MoveParent,
/*62781*/         OPC_MoveChild, 8,
/*62783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62786*/         OPC_RecordNode, // #7 = $nfmt
/*62787*/         OPC_MoveParent,
/*62788*/         OPC_MoveChild, 9,
/*62790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62793*/         OPC_RecordNode, // #8 = $offen
/*62794*/         OPC_MoveParent,
/*62795*/         OPC_MoveChild, 10,
/*62797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62800*/         OPC_RecordNode, // #9 = $idxen
/*62801*/         OPC_MoveParent,
/*62802*/         OPC_MoveChild, 11,
/*62804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62807*/         OPC_RecordNode, // #10 = $glc
/*62808*/         OPC_MoveParent,
/*62809*/         OPC_MoveChild, 12,
/*62811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62814*/         OPC_RecordNode, // #11 = $slc
/*62815*/         OPC_MoveParent,
/*62816*/         OPC_MoveChild, 13,
/*62818*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62821*/         OPC_RecordNode, // #12 = $tfe
/*62822*/         OPC_MoveParent,
/*62823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62825*/         OPC_EmitMergeInputChains1_0,
/*62826*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62829*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62832*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62835*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62838*/         OPC_EmitInteger, MVT::i1, 0, 
/*62841*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62844*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62847*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62850*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62853*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62871*/       0, /*End of Scope*/
/*62872*/     0, /*End of Scope*/
/*62873*/   /*SwitchOpcode*/ 25|128,24/*3097*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->65974
/*62877*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*62878*/     OPC_Scope, 49|128,4/*561*/, /*->63442*/ // 24 children in Scope
/*62881*/       OPC_CheckChild1Integer, 85|128,2/*341*/, 
/*62884*/       OPC_RecordChild2, // #1 = $vdata
/*62885*/       OPC_Scope, 55|128,1/*183*/, /*->63071*/ // 3 children in Scope
/*62888*/         OPC_CheckChild2Type, MVT::f32,
/*62890*/         OPC_RecordChild3, // #2 = $rsrc
/*62891*/         OPC_Scope, 78, /*->62971*/ // 2 children in Scope
/*62893*/           OPC_CheckChild4Integer, 0, 
/*62895*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62896*/           OPC_RecordChild6, // #4 = $glc
/*62897*/           OPC_MoveChild6,
/*62898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62901*/           OPC_MoveParent,
/*62902*/           OPC_RecordChild7, // #5 = $slc
/*62903*/           OPC_MoveChild7,
/*62904*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62907*/           OPC_MoveParent,
/*62908*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62910*/           OPC_Scope, 29, /*->62941*/ // 2 children in Scope
/*62912*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*62915*/             OPC_EmitMergeInputChains1_0,
/*62916*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62919*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62922*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62925*/             OPC_EmitInteger, MVT::i1, 0, 
/*62928*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62941*/           /*Scope*/ 28, /*->62970*/
/*62942*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*62945*/             OPC_EmitMergeInputChains1_0,
/*62946*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62949*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62952*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62955*/             OPC_EmitInteger, MVT::i1, 0, 
/*62958*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 341:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62970*/           0, /*End of Scope*/
/*62971*/         /*Scope*/ 98, /*->63070*/
/*62972*/           OPC_RecordChild4, // #3 = $vindex
/*62973*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62974*/           OPC_RecordChild6, // #5 = $glc
/*62975*/           OPC_MoveChild6,
/*62976*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62979*/           OPC_MoveParent,
/*62980*/           OPC_RecordChild7, // #6 = $slc
/*62981*/           OPC_MoveChild7,
/*62982*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62985*/           OPC_MoveParent,
/*62986*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62988*/           OPC_Scope, 49, /*->63039*/ // 2 children in Scope
/*62990*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*62993*/             OPC_EmitMergeInputChains1_0,
/*62994*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*62997*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63000*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63003*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63014*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63017*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63020*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63023*/             OPC_EmitInteger, MVT::i1, 0, 
/*63026*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 341:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63039*/           /*Scope*/ 29, /*->63069*/
/*63040*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63043*/             OPC_EmitMergeInputChains1_0,
/*63044*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63047*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63050*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63053*/             OPC_EmitInteger, MVT::i1, 0, 
/*63056*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63069*/           0, /*End of Scope*/
/*63070*/         0, /*End of Scope*/
/*63071*/       /*Scope*/ 55|128,1/*183*/, /*->63256*/
/*63073*/         OPC_CheckChild2Type, MVT::v2f32,
/*63075*/         OPC_RecordChild3, // #2 = $rsrc
/*63076*/         OPC_Scope, 78, /*->63156*/ // 2 children in Scope
/*63078*/           OPC_CheckChild4Integer, 0, 
/*63080*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63081*/           OPC_RecordChild6, // #4 = $glc
/*63082*/           OPC_MoveChild6,
/*63083*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63086*/           OPC_MoveParent,
/*63087*/           OPC_RecordChild7, // #5 = $slc
/*63088*/           OPC_MoveChild7,
/*63089*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63092*/           OPC_MoveParent,
/*63093*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63095*/           OPC_Scope, 29, /*->63126*/ // 2 children in Scope
/*63097*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63100*/             OPC_EmitMergeInputChains1_0,
/*63101*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63104*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63107*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63110*/             OPC_EmitInteger, MVT::i1, 0, 
/*63113*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63126*/           /*Scope*/ 28, /*->63155*/
/*63127*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63130*/             OPC_EmitMergeInputChains1_0,
/*63131*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63134*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63137*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63140*/             OPC_EmitInteger, MVT::i1, 0, 
/*63143*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 341:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63155*/           0, /*End of Scope*/
/*63156*/         /*Scope*/ 98, /*->63255*/
/*63157*/           OPC_RecordChild4, // #3 = $vindex
/*63158*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63159*/           OPC_RecordChild6, // #5 = $glc
/*63160*/           OPC_MoveChild6,
/*63161*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63164*/           OPC_MoveParent,
/*63165*/           OPC_RecordChild7, // #6 = $slc
/*63166*/           OPC_MoveChild7,
/*63167*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63170*/           OPC_MoveParent,
/*63171*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63173*/           OPC_Scope, 49, /*->63224*/ // 2 children in Scope
/*63175*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63178*/             OPC_EmitMergeInputChains1_0,
/*63179*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63182*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63185*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63188*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63199*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63202*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63205*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63208*/             OPC_EmitInteger, MVT::i1, 0, 
/*63211*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 341:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63224*/           /*Scope*/ 29, /*->63254*/
/*63225*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63228*/             OPC_EmitMergeInputChains1_0,
/*63229*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63232*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63235*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63238*/             OPC_EmitInteger, MVT::i1, 0, 
/*63241*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63254*/           0, /*End of Scope*/
/*63255*/         0, /*End of Scope*/
/*63256*/       /*Scope*/ 55|128,1/*183*/, /*->63441*/
/*63258*/         OPC_CheckChild2Type, MVT::v4f32,
/*63260*/         OPC_RecordChild3, // #2 = $rsrc
/*63261*/         OPC_Scope, 78, /*->63341*/ // 2 children in Scope
/*63263*/           OPC_CheckChild4Integer, 0, 
/*63265*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63266*/           OPC_RecordChild6, // #4 = $glc
/*63267*/           OPC_MoveChild6,
/*63268*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63271*/           OPC_MoveParent,
/*63272*/           OPC_RecordChild7, // #5 = $slc
/*63273*/           OPC_MoveChild7,
/*63274*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63277*/           OPC_MoveParent,
/*63278*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63280*/           OPC_Scope, 29, /*->63311*/ // 2 children in Scope
/*63282*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63285*/             OPC_EmitMergeInputChains1_0,
/*63286*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63289*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63292*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63295*/             OPC_EmitInteger, MVT::i1, 0, 
/*63298*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63311*/           /*Scope*/ 28, /*->63340*/
/*63312*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63315*/             OPC_EmitMergeInputChains1_0,
/*63316*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63319*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63322*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63325*/             OPC_EmitInteger, MVT::i1, 0, 
/*63328*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 341:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63340*/           0, /*End of Scope*/
/*63341*/         /*Scope*/ 98, /*->63440*/
/*63342*/           OPC_RecordChild4, // #3 = $vindex
/*63343*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63344*/           OPC_RecordChild6, // #5 = $glc
/*63345*/           OPC_MoveChild6,
/*63346*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63349*/           OPC_MoveParent,
/*63350*/           OPC_RecordChild7, // #6 = $slc
/*63351*/           OPC_MoveChild7,
/*63352*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63355*/           OPC_MoveParent,
/*63356*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63358*/           OPC_Scope, 49, /*->63409*/ // 2 children in Scope
/*63360*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63363*/             OPC_EmitMergeInputChains1_0,
/*63364*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63367*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63370*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63373*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63384*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63387*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63390*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63393*/             OPC_EmitInteger, MVT::i1, 0, 
/*63396*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 341:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63409*/           /*Scope*/ 29, /*->63439*/
/*63410*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63413*/             OPC_EmitMergeInputChains1_0,
/*63414*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63417*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63420*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63423*/             OPC_EmitInteger, MVT::i1, 0, 
/*63426*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 341:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63439*/           0, /*End of Scope*/
/*63440*/         0, /*End of Scope*/
/*63441*/       0, /*End of Scope*/
/*63442*/     /*Scope*/ 49|128,4/*561*/, /*->64005*/
/*63444*/       OPC_CheckChild1Integer, 84|128,2/*340*/, 
/*63447*/       OPC_RecordChild2, // #1 = $vdata
/*63448*/       OPC_Scope, 55|128,1/*183*/, /*->63634*/ // 3 children in Scope
/*63451*/         OPC_CheckChild2Type, MVT::f32,
/*63453*/         OPC_RecordChild3, // #2 = $rsrc
/*63454*/         OPC_Scope, 78, /*->63534*/ // 2 children in Scope
/*63456*/           OPC_CheckChild4Integer, 0, 
/*63458*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63459*/           OPC_RecordChild6, // #4 = $glc
/*63460*/           OPC_MoveChild6,
/*63461*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63464*/           OPC_MoveParent,
/*63465*/           OPC_RecordChild7, // #5 = $slc
/*63466*/           OPC_MoveChild7,
/*63467*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63470*/           OPC_MoveParent,
/*63471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63473*/           OPC_Scope, 29, /*->63504*/ // 2 children in Scope
/*63475*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63478*/             OPC_EmitMergeInputChains1_0,
/*63479*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63482*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63485*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63488*/             OPC_EmitInteger, MVT::i1, 0, 
/*63491*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63504*/           /*Scope*/ 28, /*->63533*/
/*63505*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63508*/             OPC_EmitMergeInputChains1_0,
/*63509*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63512*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63515*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63518*/             OPC_EmitInteger, MVT::i1, 0, 
/*63521*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 340:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63533*/           0, /*End of Scope*/
/*63534*/         /*Scope*/ 98, /*->63633*/
/*63535*/           OPC_RecordChild4, // #3 = $vindex
/*63536*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63537*/           OPC_RecordChild6, // #5 = $glc
/*63538*/           OPC_MoveChild6,
/*63539*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63542*/           OPC_MoveParent,
/*63543*/           OPC_RecordChild7, // #6 = $slc
/*63544*/           OPC_MoveChild7,
/*63545*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63548*/           OPC_MoveParent,
/*63549*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63551*/           OPC_Scope, 49, /*->63602*/ // 2 children in Scope
/*63553*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63556*/             OPC_EmitMergeInputChains1_0,
/*63557*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63560*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63563*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63566*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63577*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63580*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63583*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63586*/             OPC_EmitInteger, MVT::i1, 0, 
/*63589*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 340:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63602*/           /*Scope*/ 29, /*->63632*/
/*63603*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63606*/             OPC_EmitMergeInputChains1_0,
/*63607*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63610*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63613*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63616*/             OPC_EmitInteger, MVT::i1, 0, 
/*63619*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63632*/           0, /*End of Scope*/
/*63633*/         0, /*End of Scope*/
/*63634*/       /*Scope*/ 55|128,1/*183*/, /*->63819*/
/*63636*/         OPC_CheckChild2Type, MVT::v2f32,
/*63638*/         OPC_RecordChild3, // #2 = $rsrc
/*63639*/         OPC_Scope, 78, /*->63719*/ // 2 children in Scope
/*63641*/           OPC_CheckChild4Integer, 0, 
/*63643*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63644*/           OPC_RecordChild6, // #4 = $glc
/*63645*/           OPC_MoveChild6,
/*63646*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63649*/           OPC_MoveParent,
/*63650*/           OPC_RecordChild7, // #5 = $slc
/*63651*/           OPC_MoveChild7,
/*63652*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63655*/           OPC_MoveParent,
/*63656*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63658*/           OPC_Scope, 29, /*->63689*/ // 2 children in Scope
/*63660*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63663*/             OPC_EmitMergeInputChains1_0,
/*63664*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63667*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63670*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63673*/             OPC_EmitInteger, MVT::i1, 0, 
/*63676*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63689*/           /*Scope*/ 28, /*->63718*/
/*63690*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63693*/             OPC_EmitMergeInputChains1_0,
/*63694*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63697*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63700*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63703*/             OPC_EmitInteger, MVT::i1, 0, 
/*63706*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 340:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63718*/           0, /*End of Scope*/
/*63719*/         /*Scope*/ 98, /*->63818*/
/*63720*/           OPC_RecordChild4, // #3 = $vindex
/*63721*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63722*/           OPC_RecordChild6, // #5 = $glc
/*63723*/           OPC_MoveChild6,
/*63724*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63727*/           OPC_MoveParent,
/*63728*/           OPC_RecordChild7, // #6 = $slc
/*63729*/           OPC_MoveChild7,
/*63730*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63733*/           OPC_MoveParent,
/*63734*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63736*/           OPC_Scope, 49, /*->63787*/ // 2 children in Scope
/*63738*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63741*/             OPC_EmitMergeInputChains1_0,
/*63742*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63745*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63748*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63751*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63762*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63765*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63768*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63771*/             OPC_EmitInteger, MVT::i1, 0, 
/*63774*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 340:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63787*/           /*Scope*/ 29, /*->63817*/
/*63788*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63791*/             OPC_EmitMergeInputChains1_0,
/*63792*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63795*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63798*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63801*/             OPC_EmitInteger, MVT::i1, 0, 
/*63804*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63817*/           0, /*End of Scope*/
/*63818*/         0, /*End of Scope*/
/*63819*/       /*Scope*/ 55|128,1/*183*/, /*->64004*/
/*63821*/         OPC_CheckChild2Type, MVT::v4f32,
/*63823*/         OPC_RecordChild3, // #2 = $rsrc
/*63824*/         OPC_Scope, 78, /*->63904*/ // 2 children in Scope
/*63826*/           OPC_CheckChild4Integer, 0, 
/*63828*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63829*/           OPC_RecordChild6, // #4 = $glc
/*63830*/           OPC_MoveChild6,
/*63831*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63834*/           OPC_MoveParent,
/*63835*/           OPC_RecordChild7, // #5 = $slc
/*63836*/           OPC_MoveChild7,
/*63837*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63840*/           OPC_MoveParent,
/*63841*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63843*/           OPC_Scope, 29, /*->63874*/ // 2 children in Scope
/*63845*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63848*/             OPC_EmitMergeInputChains1_0,
/*63849*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63852*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63855*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63858*/             OPC_EmitInteger, MVT::i1, 0, 
/*63861*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63874*/           /*Scope*/ 28, /*->63903*/
/*63875*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63878*/             OPC_EmitMergeInputChains1_0,
/*63879*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63882*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63885*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63888*/             OPC_EmitInteger, MVT::i1, 0, 
/*63891*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 340:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63903*/           0, /*End of Scope*/
/*63904*/         /*Scope*/ 98, /*->64003*/
/*63905*/           OPC_RecordChild4, // #3 = $vindex
/*63906*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63907*/           OPC_RecordChild6, // #5 = $glc
/*63908*/           OPC_MoveChild6,
/*63909*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63912*/           OPC_MoveParent,
/*63913*/           OPC_RecordChild7, // #6 = $slc
/*63914*/           OPC_MoveChild7,
/*63915*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63918*/           OPC_MoveParent,
/*63919*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63921*/           OPC_Scope, 49, /*->63972*/ // 2 children in Scope
/*63923*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63926*/             OPC_EmitMergeInputChains1_0,
/*63927*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63930*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63933*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63936*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63947*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63950*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63953*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63956*/             OPC_EmitInteger, MVT::i1, 0, 
/*63959*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 340:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63972*/           /*Scope*/ 29, /*->64002*/
/*63973*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63976*/             OPC_EmitMergeInputChains1_0,
/*63977*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63980*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63983*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63986*/             OPC_EmitInteger, MVT::i1, 0, 
/*63989*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 340:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64002*/           0, /*End of Scope*/
/*64003*/         0, /*End of Scope*/
/*64004*/       0, /*End of Scope*/
/*64005*/     /*Scope*/ 64|128,2/*320*/, /*->64327*/
/*64007*/       OPC_CheckChild1Integer, 74|128,47/*6090*/, 
/*64010*/       OPC_RecordChild2, // #1 = $src
/*64011*/       OPC_RecordChild3, // #2 = $arraybase
/*64012*/       OPC_MoveChild3,
/*64013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64016*/       OPC_MoveParent,
/*64017*/       OPC_Scope, 76, /*->64095*/ // 4 children in Scope
/*64019*/         OPC_CheckChild4Integer, 0, 
/*64021*/         OPC_RecordChild5, // #3 = $mask
/*64022*/         OPC_MoveChild5,
/*64023*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64026*/         OPC_MoveParent,
/*64027*/         OPC_Scope, 32, /*->64061*/ // 2 children in Scope
/*64029*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64031*/           OPC_EmitMergeInputChains1_0,
/*64032*/           OPC_EmitInteger, MVT::i32, 0, 
/*64035*/           OPC_EmitConvertToTarget, 2,
/*64037*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64041*/           OPC_EmitConvertToTarget, 3,
/*64043*/           OPC_EmitInteger, MVT::i32, 32, 
/*64046*/           OPC_EmitInteger, MVT::i32, 0, 
/*64049*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64061*/         /*Scope*/ 32, /*->64094*/
/*64062*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64064*/           OPC_EmitMergeInputChains1_0,
/*64065*/           OPC_EmitInteger, MVT::i32, 0, 
/*64068*/           OPC_EmitConvertToTarget, 2,
/*64070*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64074*/           OPC_EmitConvertToTarget, 3,
/*64076*/           OPC_EmitInteger, MVT::i32, 64, 
/*64079*/           OPC_EmitInteger, MVT::i32, 0, 
/*64082*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64094*/         0, /*End of Scope*/
/*64095*/       /*Scope*/ 76, /*->64172*/
/*64096*/         OPC_CheckChild4Integer, 1, 
/*64098*/         OPC_RecordChild5, // #3 = $mask
/*64099*/         OPC_MoveChild5,
/*64100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64103*/         OPC_MoveParent,
/*64104*/         OPC_Scope, 32, /*->64138*/ // 2 children in Scope
/*64106*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64108*/           OPC_EmitMergeInputChains1_0,
/*64109*/           OPC_EmitInteger, MVT::i32, 0, 
/*64112*/           OPC_EmitConvertToTarget, 2,
/*64114*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64118*/           OPC_EmitConvertToTarget, 3,
/*64120*/           OPC_EmitInteger, MVT::i32, 33, 
/*64123*/           OPC_EmitInteger, MVT::i32, 0, 
/*64126*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64138*/         /*Scope*/ 32, /*->64171*/
/*64139*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64141*/           OPC_EmitMergeInputChains1_0,
/*64142*/           OPC_EmitInteger, MVT::i32, 0, 
/*64145*/           OPC_EmitConvertToTarget, 2,
/*64147*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64151*/           OPC_EmitConvertToTarget, 3,
/*64153*/           OPC_EmitInteger, MVT::i32, 65, 
/*64156*/           OPC_EmitInteger, MVT::i32, 0, 
/*64159*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64171*/         0, /*End of Scope*/
/*64172*/       /*Scope*/ 76, /*->64249*/
/*64173*/         OPC_CheckChild4Integer, 2, 
/*64175*/         OPC_RecordChild5, // #3 = $mask
/*64176*/         OPC_MoveChild5,
/*64177*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64180*/         OPC_MoveParent,
/*64181*/         OPC_Scope, 32, /*->64215*/ // 2 children in Scope
/*64183*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64185*/           OPC_EmitMergeInputChains1_0,
/*64186*/           OPC_EmitInteger, MVT::i32, 0, 
/*64189*/           OPC_EmitConvertToTarget, 2,
/*64191*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64195*/           OPC_EmitConvertToTarget, 3,
/*64197*/           OPC_EmitInteger, MVT::i32, 34, 
/*64200*/           OPC_EmitInteger, MVT::i32, 0, 
/*64203*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64215*/         /*Scope*/ 32, /*->64248*/
/*64216*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64218*/           OPC_EmitMergeInputChains1_0,
/*64219*/           OPC_EmitInteger, MVT::i32, 0, 
/*64222*/           OPC_EmitConvertToTarget, 2,
/*64224*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64228*/           OPC_EmitConvertToTarget, 3,
/*64230*/           OPC_EmitInteger, MVT::i32, 66, 
/*64233*/           OPC_EmitInteger, MVT::i32, 0, 
/*64236*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64248*/         0, /*End of Scope*/
/*64249*/       /*Scope*/ 76, /*->64326*/
/*64250*/         OPC_CheckChild4Integer, 3, 
/*64252*/         OPC_RecordChild5, // #3 = $mask
/*64253*/         OPC_MoveChild5,
/*64254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64257*/         OPC_MoveParent,
/*64258*/         OPC_Scope, 32, /*->64292*/ // 2 children in Scope
/*64260*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64262*/           OPC_EmitMergeInputChains1_0,
/*64263*/           OPC_EmitInteger, MVT::i32, 0, 
/*64266*/           OPC_EmitConvertToTarget, 2,
/*64268*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64272*/           OPC_EmitConvertToTarget, 3,
/*64274*/           OPC_EmitInteger, MVT::i32, 35, 
/*64277*/           OPC_EmitInteger, MVT::i32, 0, 
/*64280*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64292*/         /*Scope*/ 32, /*->64325*/
/*64293*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64295*/           OPC_EmitMergeInputChains1_0,
/*64296*/           OPC_EmitInteger, MVT::i32, 0, 
/*64299*/           OPC_EmitConvertToTarget, 2,
/*64301*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64305*/           OPC_EmitConvertToTarget, 3,
/*64307*/           OPC_EmitInteger, MVT::i32, 67, 
/*64310*/           OPC_EmitInteger, MVT::i32, 0, 
/*64313*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6090:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64325*/         0, /*End of Scope*/
/*64326*/       0, /*End of Scope*/
/*64327*/     /*Scope*/ 22, /*->64350*/
/*64328*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*64331*/       OPC_RecordChild2, // #1 = $simm16
/*64332*/       OPC_MoveChild2,
/*64333*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64336*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64338*/       OPC_MoveParent,
/*64339*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64341*/       OPC_EmitMergeInputChains1_0,
/*64342*/       OPC_EmitConvertToTarget, 1,
/*64344*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 487:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64350*/     /*Scope*/ 22, /*->64373*/
/*64351*/       OPC_CheckChild1Integer, 98|128,3/*482*/, 
/*64354*/       OPC_RecordChild2, // #1 = $simm16
/*64355*/       OPC_MoveChild2,
/*64356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64359*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64361*/       OPC_MoveParent,
/*64362*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64364*/       OPC_EmitMergeInputChains1_0,
/*64365*/       OPC_EmitConvertToTarget, 1,
/*64367*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 482:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64373*/     /*Scope*/ 22, /*->64396*/
/*64374*/       OPC_CheckChild1Integer, 96|128,3/*480*/, 
/*64377*/       OPC_RecordChild2, // #1 = $simm16
/*64378*/       OPC_MoveChild2,
/*64379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64382*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64384*/       OPC_MoveParent,
/*64385*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64387*/       OPC_EmitMergeInputChains1_0,
/*64388*/       OPC_EmitConvertToTarget, 1,
/*64390*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 480:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64396*/     /*Scope*/ 49, /*->64446*/
/*64397*/       OPC_CheckChild1Integer, 73|128,32/*4169*/, 
/*64400*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64401*/       OPC_RecordChild3, // #2 = $index_gpr
/*64402*/       OPC_RecordChild4, // #3 = $rat_id
/*64403*/       OPC_MoveChild4,
/*64404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64407*/       OPC_MoveParent,
/*64408*/       OPC_Scope, 17, /*->64427*/ // 2 children in Scope
/*64410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64412*/         OPC_EmitMergeInputChains1_0,
/*64413*/         OPC_EmitConvertToTarget, 3,
/*64415*/         OPC_EmitInteger, MVT::i32, 0, 
/*64418*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4169:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64427*/       /*Scope*/ 17, /*->64445*/
/*64428*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64430*/         OPC_EmitMergeInputChains1_0,
/*64431*/         OPC_EmitConvertToTarget, 3,
/*64433*/         OPC_EmitInteger, MVT::i32, 0, 
/*64436*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4169:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64445*/       0, /*End of Scope*/
/*64446*/     /*Scope*/ 11, /*->64458*/
/*64447*/       OPC_CheckChild1Integer, 71|128,32/*4167*/, 
/*64450*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64452*/       OPC_EmitMergeInputChains1_0,
/*64453*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4167:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64458*/     /*Scope*/ 11, /*->64470*/
/*64459*/       OPC_CheckChild1Integer, 91|128,3/*475*/, 
/*64462*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64464*/       OPC_EmitMergeInputChains1_0,
/*64465*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 475:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64470*/     /*Scope*/ 16, /*->64487*/
/*64471*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*64474*/       OPC_RecordChild2, // #1 = $simm16
/*64475*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64477*/       OPC_EmitMergeInputChains1_0,
/*64478*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64481*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 488:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64487*/     /*Scope*/ 11, /*->64499*/
/*64488*/       OPC_CheckChild1Integer, 92|128,3/*476*/, 
/*64491*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64493*/       OPC_EmitMergeInputChains1_0,
/*64494*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 476:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64499*/     /*Scope*/ 11, /*->64511*/
/*64500*/       OPC_CheckChild1Integer, 93|128,3/*477*/, 
/*64503*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64505*/       OPC_EmitMergeInputChains1_0,
/*64506*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 477:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64511*/     /*Scope*/ 11, /*->64523*/
/*64512*/       OPC_CheckChild1Integer, 94|128,3/*478*/, 
/*64515*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64517*/       OPC_EmitMergeInputChains1_0,
/*64518*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 478:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64523*/     /*Scope*/ 11, /*->64535*/
/*64524*/       OPC_CheckChild1Integer, 95|128,3/*479*/, 
/*64527*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64529*/       OPC_EmitMergeInputChains1_0,
/*64530*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 479:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64535*/     /*Scope*/ 11, /*->64547*/
/*64536*/       OPC_CheckChild1Integer, 87|128,2/*343*/, 
/*64539*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64541*/       OPC_EmitMergeInputChains1_0,
/*64542*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 343:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64547*/     /*Scope*/ 11, /*->64559*/
/*64548*/       OPC_CheckChild1Integer, 86|128,2/*342*/, 
/*64551*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64553*/       OPC_EmitMergeInputChains1_0,
/*64554*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 342:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*64559*/     /*Scope*/ 11, /*->64571*/
/*64560*/       OPC_CheckChild1Integer, 88|128,2/*344*/, 
/*64563*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64565*/       OPC_EmitMergeInputChains1_0,
/*64566*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 344:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*64571*/     /*Scope*/ 11, /*->64583*/
/*64572*/       OPC_CheckChild1Integer, 111|128,3/*495*/, 
/*64575*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64577*/       OPC_EmitMergeInputChains1_0,
/*64578*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 495:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*64583*/     /*Scope*/ 20, /*->64604*/
/*64584*/       OPC_CheckChild1Integer, 70|128,47/*6086*/, 
/*64587*/       OPC_RecordChild2, // #1 = $saved
/*64588*/       OPC_RecordChild3, // #2 = $target
/*64589*/       OPC_MoveChild3,
/*64590*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*64593*/       OPC_MoveParent,
/*64594*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64596*/       OPC_EmitMergeInputChains1_0,
/*64597*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6086:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*64604*/     /*Scope*/ 13, /*->64618*/
/*64605*/       OPC_CheckChild1Integer, 66|128,47/*6082*/, 
/*64608*/       OPC_RecordChild2, // #1 = $saved
/*64609*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64611*/       OPC_EmitMergeInputChains1_0,
/*64612*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6082:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*64618*/     /*Scope*/ 8|128,1/*136*/, /*->64756*/
/*64620*/       OPC_CheckChild1Integer, 112|128,46/*6000*/, 
/*64623*/       OPC_Scope, 16, /*->64641*/ // 2 children in Scope
/*64625*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64627*/         OPC_EmitMergeInputChains1_0,
/*64628*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*64635*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6000:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*64641*/       /*Scope*/ 113, /*->64755*/
/*64642*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*64644*/         OPC_EmitMergeInputChains1_0,
/*64645*/         OPC_EmitInteger, MVT::i32, 0, 
/*64648*/         OPC_EmitInteger, MVT::i32, 0, 
/*64651*/         OPC_EmitInteger, MVT::i32, 1, 
/*64654*/         OPC_EmitInteger, MVT::i32, 0, 
/*64657*/         OPC_EmitInteger, MVT::i32, 0, 
/*64660*/         OPC_EmitInteger, MVT::i32, 0, 
/*64663*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*64666*/         OPC_EmitInteger, MVT::i32, 0, 
/*64669*/         OPC_EmitInteger, MVT::i32, 0, 
/*64672*/         OPC_EmitInteger, MVT::i32, 0, 
/*64675*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64687*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*64690*/         OPC_EmitInteger, MVT::i32, 0, 
/*64693*/         OPC_EmitInteger, MVT::i32, 0, 
/*64696*/         OPC_EmitInteger, MVT::i32, 0, 
/*64699*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64711*/         OPC_EmitInteger, MVT::i32, 1, 
/*64714*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64717*/         OPC_EmitInteger, MVT::i32, 0, 
/*64720*/         OPC_EmitInteger, MVT::i32, 0, 
/*64723*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*64749*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6000:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*64755*/       0, /*End of Scope*/
/*64756*/     /*Scope*/ 37|128,4/*549*/, /*->65307*/
/*64758*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*64761*/       OPC_RecordChild2, // #1 = $data
/*64762*/       OPC_Scope, 51|128,1/*179*/, /*->64944*/ // 3 children in Scope
/*64765*/         OPC_CheckChild2Type, MVT::f32,
/*64767*/         OPC_RecordChild3, // #2 = $addr
/*64768*/         OPC_Scope, 57, /*->64827*/ // 3 children in Scope
/*64770*/           OPC_CheckChild3Type, MVT::i32,
/*64772*/           OPC_RecordChild4, // #3 = $rsrc
/*64773*/           OPC_CheckChild4Type, MVT::v8i32,
/*64775*/           OPC_RecordChild5, // #4 = $dmask
/*64776*/           OPC_RecordChild6, // #5 = $glc
/*64777*/           OPC_RecordChild7, // #6 = $slc
/*64778*/           OPC_MoveChild, 8,
/*64780*/           OPC_RecordNode, // #7 = $lwe
/*64781*/           OPC_MoveParent,
/*64782*/           OPC_MoveChild, 9,
/*64784*/           OPC_RecordNode, // #8 = $da
/*64785*/           OPC_MoveParent,
/*64786*/           OPC_EmitMergeInputChains1_0,
/*64787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64790*/           OPC_EmitInteger, MVT::i1, 1, 
/*64793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64799*/           OPC_EmitInteger, MVT::i1, 0, 
/*64802*/           OPC_EmitInteger, MVT::i1, 0, 
/*64805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64811*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64827*/         /*Scope*/ 57, /*->64885*/
/*64828*/           OPC_CheckChild3Type, MVT::v2i32,
/*64830*/           OPC_RecordChild4, // #3 = $rsrc
/*64831*/           OPC_CheckChild4Type, MVT::v8i32,
/*64833*/           OPC_RecordChild5, // #4 = $dmask
/*64834*/           OPC_RecordChild6, // #5 = $glc
/*64835*/           OPC_RecordChild7, // #6 = $slc
/*64836*/           OPC_MoveChild, 8,
/*64838*/           OPC_RecordNode, // #7 = $lwe
/*64839*/           OPC_MoveParent,
/*64840*/           OPC_MoveChild, 9,
/*64842*/           OPC_RecordNode, // #8 = $da
/*64843*/           OPC_MoveParent,
/*64844*/           OPC_EmitMergeInputChains1_0,
/*64845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64848*/           OPC_EmitInteger, MVT::i1, 1, 
/*64851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64857*/           OPC_EmitInteger, MVT::i1, 0, 
/*64860*/           OPC_EmitInteger, MVT::i1, 0, 
/*64863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64869*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64885*/         /*Scope*/ 57, /*->64943*/
/*64886*/           OPC_CheckChild3Type, MVT::v4i32,
/*64888*/           OPC_RecordChild4, // #3 = $rsrc
/*64889*/           OPC_CheckChild4Type, MVT::v8i32,
/*64891*/           OPC_RecordChild5, // #4 = $dmask
/*64892*/           OPC_RecordChild6, // #5 = $glc
/*64893*/           OPC_RecordChild7, // #6 = $slc
/*64894*/           OPC_MoveChild, 8,
/*64896*/           OPC_RecordNode, // #7 = $lwe
/*64897*/           OPC_MoveParent,
/*64898*/           OPC_MoveChild, 9,
/*64900*/           OPC_RecordNode, // #8 = $da
/*64901*/           OPC_MoveParent,
/*64902*/           OPC_EmitMergeInputChains1_0,
/*64903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64906*/           OPC_EmitInteger, MVT::i1, 1, 
/*64909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64915*/           OPC_EmitInteger, MVT::i1, 0, 
/*64918*/           OPC_EmitInteger, MVT::i1, 0, 
/*64921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64927*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64943*/         0, /*End of Scope*/
/*64944*/       /*Scope*/ 51|128,1/*179*/, /*->65125*/
/*64946*/         OPC_CheckChild2Type, MVT::v2f32,
/*64948*/         OPC_RecordChild3, // #2 = $addr
/*64949*/         OPC_Scope, 57, /*->65008*/ // 3 children in Scope
/*64951*/           OPC_CheckChild3Type, MVT::i32,
/*64953*/           OPC_RecordChild4, // #3 = $rsrc
/*64954*/           OPC_CheckChild4Type, MVT::v8i32,
/*64956*/           OPC_RecordChild5, // #4 = $dmask
/*64957*/           OPC_RecordChild6, // #5 = $glc
/*64958*/           OPC_RecordChild7, // #6 = $slc
/*64959*/           OPC_MoveChild, 8,
/*64961*/           OPC_RecordNode, // #7 = $lwe
/*64962*/           OPC_MoveParent,
/*64963*/           OPC_MoveChild, 9,
/*64965*/           OPC_RecordNode, // #8 = $da
/*64966*/           OPC_MoveParent,
/*64967*/           OPC_EmitMergeInputChains1_0,
/*64968*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64971*/           OPC_EmitInteger, MVT::i1, 1, 
/*64974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64980*/           OPC_EmitInteger, MVT::i1, 0, 
/*64983*/           OPC_EmitInteger, MVT::i1, 0, 
/*64986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64992*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65008*/         /*Scope*/ 57, /*->65066*/
/*65009*/           OPC_CheckChild3Type, MVT::v2i32,
/*65011*/           OPC_RecordChild4, // #3 = $rsrc
/*65012*/           OPC_CheckChild4Type, MVT::v8i32,
/*65014*/           OPC_RecordChild5, // #4 = $dmask
/*65015*/           OPC_RecordChild6, // #5 = $glc
/*65016*/           OPC_RecordChild7, // #6 = $slc
/*65017*/           OPC_MoveChild, 8,
/*65019*/           OPC_RecordNode, // #7 = $lwe
/*65020*/           OPC_MoveParent,
/*65021*/           OPC_MoveChild, 9,
/*65023*/           OPC_RecordNode, // #8 = $da
/*65024*/           OPC_MoveParent,
/*65025*/           OPC_EmitMergeInputChains1_0,
/*65026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65029*/           OPC_EmitInteger, MVT::i1, 1, 
/*65032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65038*/           OPC_EmitInteger, MVT::i1, 0, 
/*65041*/           OPC_EmitInteger, MVT::i1, 0, 
/*65044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65050*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65066*/         /*Scope*/ 57, /*->65124*/
/*65067*/           OPC_CheckChild3Type, MVT::v4i32,
/*65069*/           OPC_RecordChild4, // #3 = $rsrc
/*65070*/           OPC_CheckChild4Type, MVT::v8i32,
/*65072*/           OPC_RecordChild5, // #4 = $dmask
/*65073*/           OPC_RecordChild6, // #5 = $glc
/*65074*/           OPC_RecordChild7, // #6 = $slc
/*65075*/           OPC_MoveChild, 8,
/*65077*/           OPC_RecordNode, // #7 = $lwe
/*65078*/           OPC_MoveParent,
/*65079*/           OPC_MoveChild, 9,
/*65081*/           OPC_RecordNode, // #8 = $da
/*65082*/           OPC_MoveParent,
/*65083*/           OPC_EmitMergeInputChains1_0,
/*65084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65087*/           OPC_EmitInteger, MVT::i1, 1, 
/*65090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65096*/           OPC_EmitInteger, MVT::i1, 0, 
/*65099*/           OPC_EmitInteger, MVT::i1, 0, 
/*65102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65108*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65124*/         0, /*End of Scope*/
/*65125*/       /*Scope*/ 51|128,1/*179*/, /*->65306*/
/*65127*/         OPC_CheckChild2Type, MVT::v4f32,
/*65129*/         OPC_RecordChild3, // #2 = $addr
/*65130*/         OPC_Scope, 57, /*->65189*/ // 3 children in Scope
/*65132*/           OPC_CheckChild3Type, MVT::i32,
/*65134*/           OPC_RecordChild4, // #3 = $rsrc
/*65135*/           OPC_CheckChild4Type, MVT::v8i32,
/*65137*/           OPC_RecordChild5, // #4 = $dmask
/*65138*/           OPC_RecordChild6, // #5 = $glc
/*65139*/           OPC_RecordChild7, // #6 = $slc
/*65140*/           OPC_MoveChild, 8,
/*65142*/           OPC_RecordNode, // #7 = $lwe
/*65143*/           OPC_MoveParent,
/*65144*/           OPC_MoveChild, 9,
/*65146*/           OPC_RecordNode, // #8 = $da
/*65147*/           OPC_MoveParent,
/*65148*/           OPC_EmitMergeInputChains1_0,
/*65149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65152*/           OPC_EmitInteger, MVT::i1, 1, 
/*65155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65161*/           OPC_EmitInteger, MVT::i1, 0, 
/*65164*/           OPC_EmitInteger, MVT::i1, 0, 
/*65167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65173*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65189*/         /*Scope*/ 57, /*->65247*/
/*65190*/           OPC_CheckChild3Type, MVT::v2i32,
/*65192*/           OPC_RecordChild4, // #3 = $rsrc
/*65193*/           OPC_CheckChild4Type, MVT::v8i32,
/*65195*/           OPC_RecordChild5, // #4 = $dmask
/*65196*/           OPC_RecordChild6, // #5 = $glc
/*65197*/           OPC_RecordChild7, // #6 = $slc
/*65198*/           OPC_MoveChild, 8,
/*65200*/           OPC_RecordNode, // #7 = $lwe
/*65201*/           OPC_MoveParent,
/*65202*/           OPC_MoveChild, 9,
/*65204*/           OPC_RecordNode, // #8 = $da
/*65205*/           OPC_MoveParent,
/*65206*/           OPC_EmitMergeInputChains1_0,
/*65207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65210*/           OPC_EmitInteger, MVT::i1, 1, 
/*65213*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65216*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65219*/           OPC_EmitInteger, MVT::i1, 0, 
/*65222*/           OPC_EmitInteger, MVT::i1, 0, 
/*65225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65228*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65231*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65247*/         /*Scope*/ 57, /*->65305*/
/*65248*/           OPC_CheckChild3Type, MVT::v4i32,
/*65250*/           OPC_RecordChild4, // #3 = $rsrc
/*65251*/           OPC_CheckChild4Type, MVT::v8i32,
/*65253*/           OPC_RecordChild5, // #4 = $dmask
/*65254*/           OPC_RecordChild6, // #5 = $glc
/*65255*/           OPC_RecordChild7, // #6 = $slc
/*65256*/           OPC_MoveChild, 8,
/*65258*/           OPC_RecordNode, // #7 = $lwe
/*65259*/           OPC_MoveParent,
/*65260*/           OPC_MoveChild, 9,
/*65262*/           OPC_RecordNode, // #8 = $da
/*65263*/           OPC_MoveParent,
/*65264*/           OPC_EmitMergeInputChains1_0,
/*65265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65268*/           OPC_EmitInteger, MVT::i1, 1, 
/*65271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65277*/           OPC_EmitInteger, MVT::i1, 0, 
/*65280*/           OPC_EmitInteger, MVT::i1, 0, 
/*65283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65289*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 448:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65305*/         0, /*End of Scope*/
/*65306*/       0, /*End of Scope*/
/*65307*/     /*Scope*/ 37|128,4/*549*/, /*->65858*/
/*65309*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*65312*/       OPC_RecordChild2, // #1 = $data
/*65313*/       OPC_Scope, 51|128,1/*179*/, /*->65495*/ // 3 children in Scope
/*65316*/         OPC_CheckChild2Type, MVT::f32,
/*65318*/         OPC_RecordChild3, // #2 = $addr
/*65319*/         OPC_Scope, 57, /*->65378*/ // 3 children in Scope
/*65321*/           OPC_CheckChild3Type, MVT::i32,
/*65323*/           OPC_RecordChild4, // #3 = $rsrc
/*65324*/           OPC_CheckChild4Type, MVT::v8i32,
/*65326*/           OPC_RecordChild5, // #4 = $dmask
/*65327*/           OPC_RecordChild6, // #5 = $glc
/*65328*/           OPC_RecordChild7, // #6 = $slc
/*65329*/           OPC_MoveChild, 8,
/*65331*/           OPC_RecordNode, // #7 = $lwe
/*65332*/           OPC_MoveParent,
/*65333*/           OPC_MoveChild, 9,
/*65335*/           OPC_RecordNode, // #8 = $da
/*65336*/           OPC_MoveParent,
/*65337*/           OPC_EmitMergeInputChains1_0,
/*65338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65341*/           OPC_EmitInteger, MVT::i1, 1, 
/*65344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65350*/           OPC_EmitInteger, MVT::i1, 0, 
/*65353*/           OPC_EmitInteger, MVT::i1, 0, 
/*65356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65362*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65378*/         /*Scope*/ 57, /*->65436*/
/*65379*/           OPC_CheckChild3Type, MVT::v2i32,
/*65381*/           OPC_RecordChild4, // #3 = $rsrc
/*65382*/           OPC_CheckChild4Type, MVT::v8i32,
/*65384*/           OPC_RecordChild5, // #4 = $dmask
/*65385*/           OPC_RecordChild6, // #5 = $glc
/*65386*/           OPC_RecordChild7, // #6 = $slc
/*65387*/           OPC_MoveChild, 8,
/*65389*/           OPC_RecordNode, // #7 = $lwe
/*65390*/           OPC_MoveParent,
/*65391*/           OPC_MoveChild, 9,
/*65393*/           OPC_RecordNode, // #8 = $da
/*65394*/           OPC_MoveParent,
/*65395*/           OPC_EmitMergeInputChains1_0,
/*65396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65399*/           OPC_EmitInteger, MVT::i1, 1, 
/*65402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65408*/           OPC_EmitInteger, MVT::i1, 0, 
/*65411*/           OPC_EmitInteger, MVT::i1, 0, 
/*65414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65420*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65436*/         /*Scope*/ 57, /*->65494*/
/*65437*/           OPC_CheckChild3Type, MVT::v4i32,
/*65439*/           OPC_RecordChild4, // #3 = $rsrc
/*65440*/           OPC_CheckChild4Type, MVT::v8i32,
/*65442*/           OPC_RecordChild5, // #4 = $dmask
/*65443*/           OPC_RecordChild6, // #5 = $glc
/*65444*/           OPC_RecordChild7, // #6 = $slc
/*65445*/           OPC_MoveChild, 8,
/*65447*/           OPC_RecordNode, // #7 = $lwe
/*65448*/           OPC_MoveParent,
/*65449*/           OPC_MoveChild, 9,
/*65451*/           OPC_RecordNode, // #8 = $da
/*65452*/           OPC_MoveParent,
/*65453*/           OPC_EmitMergeInputChains1_0,
/*65454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65457*/           OPC_EmitInteger, MVT::i1, 1, 
/*65460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65466*/           OPC_EmitInteger, MVT::i1, 0, 
/*65469*/           OPC_EmitInteger, MVT::i1, 0, 
/*65472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65478*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65494*/         0, /*End of Scope*/
/*65495*/       /*Scope*/ 51|128,1/*179*/, /*->65676*/
/*65497*/         OPC_CheckChild2Type, MVT::v2f32,
/*65499*/         OPC_RecordChild3, // #2 = $addr
/*65500*/         OPC_Scope, 57, /*->65559*/ // 3 children in Scope
/*65502*/           OPC_CheckChild3Type, MVT::i32,
/*65504*/           OPC_RecordChild4, // #3 = $rsrc
/*65505*/           OPC_CheckChild4Type, MVT::v8i32,
/*65507*/           OPC_RecordChild5, // #4 = $dmask
/*65508*/           OPC_RecordChild6, // #5 = $glc
/*65509*/           OPC_RecordChild7, // #6 = $slc
/*65510*/           OPC_MoveChild, 8,
/*65512*/           OPC_RecordNode, // #7 = $lwe
/*65513*/           OPC_MoveParent,
/*65514*/           OPC_MoveChild, 9,
/*65516*/           OPC_RecordNode, // #8 = $da
/*65517*/           OPC_MoveParent,
/*65518*/           OPC_EmitMergeInputChains1_0,
/*65519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65522*/           OPC_EmitInteger, MVT::i1, 1, 
/*65525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65531*/           OPC_EmitInteger, MVT::i1, 0, 
/*65534*/           OPC_EmitInteger, MVT::i1, 0, 
/*65537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65543*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65559*/         /*Scope*/ 57, /*->65617*/
/*65560*/           OPC_CheckChild3Type, MVT::v2i32,
/*65562*/           OPC_RecordChild4, // #3 = $rsrc
/*65563*/           OPC_CheckChild4Type, MVT::v8i32,
/*65565*/           OPC_RecordChild5, // #4 = $dmask
/*65566*/           OPC_RecordChild6, // #5 = $glc
/*65567*/           OPC_RecordChild7, // #6 = $slc
/*65568*/           OPC_MoveChild, 8,
/*65570*/           OPC_RecordNode, // #7 = $lwe
/*65571*/           OPC_MoveParent,
/*65572*/           OPC_MoveChild, 9,
/*65574*/           OPC_RecordNode, // #8 = $da
/*65575*/           OPC_MoveParent,
/*65576*/           OPC_EmitMergeInputChains1_0,
/*65577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65580*/           OPC_EmitInteger, MVT::i1, 1, 
/*65583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65589*/           OPC_EmitInteger, MVT::i1, 0, 
/*65592*/           OPC_EmitInteger, MVT::i1, 0, 
/*65595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65601*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65617*/         /*Scope*/ 57, /*->65675*/
/*65618*/           OPC_CheckChild3Type, MVT::v4i32,
/*65620*/           OPC_RecordChild4, // #3 = $rsrc
/*65621*/           OPC_CheckChild4Type, MVT::v8i32,
/*65623*/           OPC_RecordChild5, // #4 = $dmask
/*65624*/           OPC_RecordChild6, // #5 = $glc
/*65625*/           OPC_RecordChild7, // #6 = $slc
/*65626*/           OPC_MoveChild, 8,
/*65628*/           OPC_RecordNode, // #7 = $lwe
/*65629*/           OPC_MoveParent,
/*65630*/           OPC_MoveChild, 9,
/*65632*/           OPC_RecordNode, // #8 = $da
/*65633*/           OPC_MoveParent,
/*65634*/           OPC_EmitMergeInputChains1_0,
/*65635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65638*/           OPC_EmitInteger, MVT::i1, 1, 
/*65641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65647*/           OPC_EmitInteger, MVT::i1, 0, 
/*65650*/           OPC_EmitInteger, MVT::i1, 0, 
/*65653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65659*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65675*/         0, /*End of Scope*/
/*65676*/       /*Scope*/ 51|128,1/*179*/, /*->65857*/
/*65678*/         OPC_CheckChild2Type, MVT::v4f32,
/*65680*/         OPC_RecordChild3, // #2 = $addr
/*65681*/         OPC_Scope, 57, /*->65740*/ // 3 children in Scope
/*65683*/           OPC_CheckChild3Type, MVT::i32,
/*65685*/           OPC_RecordChild4, // #3 = $rsrc
/*65686*/           OPC_CheckChild4Type, MVT::v8i32,
/*65688*/           OPC_RecordChild5, // #4 = $dmask
/*65689*/           OPC_RecordChild6, // #5 = $glc
/*65690*/           OPC_RecordChild7, // #6 = $slc
/*65691*/           OPC_MoveChild, 8,
/*65693*/           OPC_RecordNode, // #7 = $lwe
/*65694*/           OPC_MoveParent,
/*65695*/           OPC_MoveChild, 9,
/*65697*/           OPC_RecordNode, // #8 = $da
/*65698*/           OPC_MoveParent,
/*65699*/           OPC_EmitMergeInputChains1_0,
/*65700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65703*/           OPC_EmitInteger, MVT::i1, 1, 
/*65706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65712*/           OPC_EmitInteger, MVT::i1, 0, 
/*65715*/           OPC_EmitInteger, MVT::i1, 0, 
/*65718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65724*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65740*/         /*Scope*/ 57, /*->65798*/
/*65741*/           OPC_CheckChild3Type, MVT::v2i32,
/*65743*/           OPC_RecordChild4, // #3 = $rsrc
/*65744*/           OPC_CheckChild4Type, MVT::v8i32,
/*65746*/           OPC_RecordChild5, // #4 = $dmask
/*65747*/           OPC_RecordChild6, // #5 = $glc
/*65748*/           OPC_RecordChild7, // #6 = $slc
/*65749*/           OPC_MoveChild, 8,
/*65751*/           OPC_RecordNode, // #7 = $lwe
/*65752*/           OPC_MoveParent,
/*65753*/           OPC_MoveChild, 9,
/*65755*/           OPC_RecordNode, // #8 = $da
/*65756*/           OPC_MoveParent,
/*65757*/           OPC_EmitMergeInputChains1_0,
/*65758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65761*/           OPC_EmitInteger, MVT::i1, 1, 
/*65764*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65767*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65770*/           OPC_EmitInteger, MVT::i1, 0, 
/*65773*/           OPC_EmitInteger, MVT::i1, 0, 
/*65776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65779*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65782*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65798*/         /*Scope*/ 57, /*->65856*/
/*65799*/           OPC_CheckChild3Type, MVT::v4i32,
/*65801*/           OPC_RecordChild4, // #3 = $rsrc
/*65802*/           OPC_CheckChild4Type, MVT::v8i32,
/*65804*/           OPC_RecordChild5, // #4 = $dmask
/*65805*/           OPC_RecordChild6, // #5 = $glc
/*65806*/           OPC_RecordChild7, // #6 = $slc
/*65807*/           OPC_MoveChild, 8,
/*65809*/           OPC_RecordNode, // #7 = $lwe
/*65810*/           OPC_MoveParent,
/*65811*/           OPC_MoveChild, 9,
/*65813*/           OPC_RecordNode, // #8 = $da
/*65814*/           OPC_MoveParent,
/*65815*/           OPC_EmitMergeInputChains1_0,
/*65816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65819*/           OPC_EmitInteger, MVT::i1, 1, 
/*65822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65828*/           OPC_EmitInteger, MVT::i1, 0, 
/*65831*/           OPC_EmitInteger, MVT::i1, 0, 
/*65834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65840*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 449:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65856*/         0, /*End of Scope*/
/*65857*/       0, /*End of Scope*/
/*65858*/     /*Scope*/ 114, /*->65973*/
/*65859*/       OPC_CheckChild1Integer, 111|128,46/*5999*/, 
/*65862*/       OPC_RecordChild2, // #1 = $src0
/*65863*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65865*/       OPC_EmitMergeInputChains1_0,
/*65866*/       OPC_EmitInteger, MVT::i32, 0, 
/*65869*/       OPC_EmitInteger, MVT::i32, 0, 
/*65872*/       OPC_EmitInteger, MVT::i32, 1, 
/*65875*/       OPC_EmitInteger, MVT::i32, 0, 
/*65878*/       OPC_EmitInteger, MVT::i32, 0, 
/*65881*/       OPC_EmitInteger, MVT::i32, 0, 
/*65884*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65887*/       OPC_EmitInteger, MVT::i32, 0, 
/*65890*/       OPC_EmitInteger, MVT::i32, 0, 
/*65893*/       OPC_EmitInteger, MVT::i32, 0, 
/*65896*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65908*/       OPC_EmitInteger, MVT::i32, 0, 
/*65911*/       OPC_EmitInteger, MVT::i32, 0, 
/*65914*/       OPC_EmitInteger, MVT::i32, 0, 
/*65917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65929*/       OPC_EmitInteger, MVT::i32, 1, 
/*65932*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65935*/       OPC_EmitInteger, MVT::i32, 0, 
/*65938*/       OPC_EmitInteger, MVT::i32, 0, 
/*65941*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65967*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 5999:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*65973*/     0, /*End of Scope*/
/*65974*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66161
/*65978*/     OPC_RecordMemRef,
/*65979*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*65980*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*65981*/     OPC_Scope, 122, /*->66105*/ // 2 children in Scope
/*65983*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*65985*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->66045
/*65988*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*65990*/         OPC_Scope, 23, /*->66015*/ // 2 children in Scope
/*65992*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*65995*/           OPC_EmitMergeInputChains1_0,
/*65996*/           OPC_EmitInteger, MVT::i1, 1, 
/*65999*/           OPC_EmitInteger, MVT::i1, 0, 
/*66002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66015*/         /*Scope*/ 28, /*->66044*/
/*66016*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66019*/           OPC_EmitMergeInputChains1_0,
/*66020*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66023*/           OPC_EmitInteger, MVT::i1, 1, 
/*66026*/           OPC_EmitInteger, MVT::i1, 0, 
/*66029*/           OPC_EmitInteger, MVT::i1, 0, 
/*66032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66044*/         0, /*End of Scope*/
/*66045*/       /*SwitchType*/ 57, MVT::i64,// ->66104
/*66047*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66049*/         OPC_Scope, 23, /*->66074*/ // 2 children in Scope
/*66051*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66054*/           OPC_EmitMergeInputChains1_0,
/*66055*/           OPC_EmitInteger, MVT::i1, 1, 
/*66058*/           OPC_EmitInteger, MVT::i1, 0, 
/*66061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66074*/         /*Scope*/ 28, /*->66103*/
/*66075*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66078*/           OPC_EmitMergeInputChains1_0,
/*66079*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66082*/           OPC_EmitInteger, MVT::i1, 1, 
/*66085*/           OPC_EmitInteger, MVT::i1, 0, 
/*66088*/           OPC_EmitInteger, MVT::i1, 0, 
/*66091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66103*/         0, /*End of Scope*/
/*66104*/       0, // EndSwitchType
/*66105*/     /*Scope*/ 54, /*->66160*/
/*66106*/       OPC_CheckChild1Type, MVT::i64,
/*66108*/       OPC_CheckPredicate, 17, // Predicate_atomic_flat_load
/*66110*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->66135
/*66113*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66115*/         OPC_EmitMergeInputChains1_0,
/*66116*/         OPC_EmitInteger, MVT::i1, 1, 
/*66119*/         OPC_EmitInteger, MVT::i1, 0, 
/*66122*/         OPC_EmitInteger, MVT::i1, 0, 
/*66125*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i32 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66135*/       /*SwitchType*/ 22, MVT::i64,// ->66159
/*66137*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66139*/         OPC_EmitMergeInputChains1_0,
/*66140*/         OPC_EmitInteger, MVT::i1, 1, 
/*66143*/         OPC_EmitInteger, MVT::i1, 0, 
/*66146*/         OPC_EmitInteger, MVT::i1, 0, 
/*66149*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i64 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66159*/       0, // EndSwitchType
/*66160*/     0, /*End of Scope*/
/*66161*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66358
/*66165*/     OPC_RecordMemRef,
/*66166*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66167*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66168*/     OPC_Scope, 127, /*->66297*/ // 2 children in Scope
/*66170*/       OPC_RecordChild2, // #2 = $val
/*66171*/       OPC_Scope, 61, /*->66234*/ // 2 children in Scope
/*66173*/         OPC_CheckChild2Type, MVT::i32,
/*66175*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66177*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66179*/         OPC_Scope, 23, /*->66204*/ // 2 children in Scope
/*66181*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66184*/           OPC_EmitMergeInputChains1_0,
/*66185*/           OPC_EmitInteger, MVT::i1, 1, 
/*66188*/           OPC_EmitInteger, MVT::i1, 0, 
/*66191*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66204*/         /*Scope*/ 28, /*->66233*/
/*66205*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66208*/           OPC_EmitMergeInputChains1_0,
/*66209*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66212*/           OPC_EmitInteger, MVT::i1, 1, 
/*66215*/           OPC_EmitInteger, MVT::i1, 0, 
/*66218*/           OPC_EmitInteger, MVT::i1, 0, 
/*66221*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66233*/         0, /*End of Scope*/
/*66234*/       /*Scope*/ 61, /*->66296*/
/*66235*/         OPC_CheckChild2Type, MVT::i64,
/*66237*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66239*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66241*/         OPC_Scope, 23, /*->66266*/ // 2 children in Scope
/*66243*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66246*/           OPC_EmitMergeInputChains1_0,
/*66247*/           OPC_EmitInteger, MVT::i1, 1, 
/*66250*/           OPC_EmitInteger, MVT::i1, 0, 
/*66253*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66266*/         /*Scope*/ 28, /*->66295*/
/*66267*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66270*/           OPC_EmitMergeInputChains1_0,
/*66271*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66274*/           OPC_EmitInteger, MVT::i1, 1, 
/*66277*/           OPC_EmitInteger, MVT::i1, 0, 
/*66280*/           OPC_EmitInteger, MVT::i1, 0, 
/*66283*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66295*/         0, /*End of Scope*/
/*66296*/       0, /*End of Scope*/
/*66297*/     /*Scope*/ 59, /*->66357*/
/*66298*/       OPC_CheckChild1Type, MVT::i64,
/*66300*/       OPC_RecordChild2, // #2 = $data
/*66301*/       OPC_Scope, 26, /*->66329*/ // 2 children in Scope
/*66303*/         OPC_CheckChild2Type, MVT::i32,
/*66305*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66307*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66309*/         OPC_EmitMergeInputChains1_0,
/*66310*/         OPC_EmitInteger, MVT::i1, 1, 
/*66313*/         OPC_EmitInteger, MVT::i1, 0, 
/*66316*/         OPC_EmitInteger, MVT::i1, 0, 
/*66319*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 1:i1, 0:i1, 0:i1)
/*66329*/       /*Scope*/ 26, /*->66356*/
/*66330*/         OPC_CheckChild2Type, MVT::i64,
/*66332*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66334*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66336*/         OPC_EmitMergeInputChains1_0,
/*66337*/         OPC_EmitInteger, MVT::i1, 1, 
/*66340*/         OPC_EmitInteger, MVT::i1, 0, 
/*66343*/         OPC_EmitInteger, MVT::i1, 0, 
/*66346*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:i64:$data, 1:i1, 0:i1, 0:i1)
/*66356*/       0, /*End of Scope*/
/*66357*/     0, /*End of Scope*/
/*66358*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->66671
/*66362*/     OPC_RecordMemRef,
/*66363*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*66364*/     OPC_Scope, 0|128,1/*128*/, /*->66495*/ // 3 children in Scope
/*66367*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*66368*/       OPC_RecordChild2, // #2 = $vdata_in
/*66369*/       OPC_Scope, 82, /*->66453*/ // 2 children in Scope
/*66371*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*66373*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->66413
/*66376*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66378*/           OPC_Scope, 16, /*->66396*/ // 2 children in Scope
/*66380*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*66383*/             OPC_EmitMergeInputChains1_0,
/*66384*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66396*/           /*Scope*/ 15, /*->66412*/
/*66397*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*66400*/             OPC_EmitMergeInputChains1_0,
/*66401*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66412*/           0, /*End of Scope*/
/*66413*/         /*SwitchType*/ 37, MVT::i64,// ->66452
/*66415*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66417*/           OPC_Scope, 16, /*->66435*/ // 2 children in Scope
/*66419*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*66422*/             OPC_EmitMergeInputChains1_0,
/*66423*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66435*/           /*Scope*/ 15, /*->66451*/
/*66436*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*66439*/             OPC_EmitMergeInputChains1_0,
/*66440*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66451*/           0, /*End of Scope*/
/*66452*/         0, // EndSwitchType
/*66453*/       /*Scope*/ 40, /*->66494*/
/*66454*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_flat
/*66456*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->66475
/*66459*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66461*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*66464*/           OPC_EmitMergeInputChains1_0,
/*66465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*66475*/         /*SwitchType*/ 16, MVT::i64,// ->66493
/*66477*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66479*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*66482*/           OPC_EmitMergeInputChains1_0,
/*66483*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*66493*/         0, // EndSwitchType
/*66494*/       0, /*End of Scope*/
/*66495*/     /*Scope*/ 55, /*->66551*/
/*66496*/       OPC_CaptureGlueInput,
/*66497*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*66498*/       OPC_RecordChild2, // #2 = $value
/*66499*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*66501*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->66526
/*66504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66506*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*66509*/         OPC_EmitMergeInputChains1_0,
/*66510*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66513*/         OPC_EmitInteger, MVT::i1, 0, 
/*66516*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*66526*/       /*SwitchType*/ 22, MVT::i64,// ->66550
/*66528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66530*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*66533*/         OPC_EmitMergeInputChains1_0,
/*66534*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66537*/         OPC_EmitInteger, MVT::i1, 0, 
/*66540*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*66550*/       0, // EndSwitchType
/*66551*/     /*Scope*/ 118, /*->66670*/
/*66552*/       OPC_RecordChild1, // #1 = $addr
/*66553*/       OPC_Scope, 49, /*->66604*/ // 2 children in Scope
/*66555*/         OPC_CheckChild1Type, MVT::i64,
/*66557*/         OPC_RecordChild2, // #2 = $data
/*66558*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*66560*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66582
/*66563*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66565*/           OPC_EmitMergeInputChains1_0,
/*66566*/           OPC_EmitInteger, MVT::i1, 0, 
/*66569*/           OPC_EmitInteger, MVT::i1, 0, 
/*66572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*66582*/         /*SwitchType*/ 19, MVT::i64,// ->66603
/*66584*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66586*/           OPC_EmitMergeInputChains1_0,
/*66587*/           OPC_EmitInteger, MVT::i1, 0, 
/*66590*/           OPC_EmitInteger, MVT::i1, 0, 
/*66593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*66603*/         0, // EndSwitchType
/*66604*/       /*Scope*/ 64, /*->66669*/
/*66605*/         OPC_CheckChild1Type, MVT::i32,
/*66607*/         OPC_RecordChild2, // #2 = $src1
/*66608*/         OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*66610*/         OPC_CheckType, MVT::i32,
/*66612*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66614*/         OPC_EmitMergeInputChains1_0,
/*66615*/         OPC_EmitInteger, MVT::i32, 0, 
/*66618*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66630*/         OPC_EmitInteger, MVT::i32, 0, 
/*66633*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66645*/         OPC_EmitInteger, MVT::i32, 1, 
/*66648*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66651*/         OPC_EmitInteger, MVT::i32, 0, 
/*66654*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*66669*/       0, /*End of Scope*/
/*66670*/     0, /*End of Scope*/
/*66671*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->66984
/*66675*/     OPC_RecordMemRef,
/*66676*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*66677*/     OPC_Scope, 0|128,1/*128*/, /*->66808*/ // 3 children in Scope
/*66680*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*66681*/       OPC_RecordChild2, // #2 = $vdata_in
/*66682*/       OPC_Scope, 82, /*->66766*/ // 2 children in Scope
/*66684*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*66686*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->66726
/*66689*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66691*/           OPC_Scope, 16, /*->66709*/ // 2 children in Scope
/*66693*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*66696*/             OPC_EmitMergeInputChains1_0,
/*66697*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66709*/           /*Scope*/ 15, /*->66725*/
/*66710*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*66713*/             OPC_EmitMergeInputChains1_0,
/*66714*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66725*/           0, /*End of Scope*/
/*66726*/         /*SwitchType*/ 37, MVT::i64,// ->66765
/*66728*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66730*/           OPC_Scope, 16, /*->66748*/ // 2 children in Scope
/*66732*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*66735*/             OPC_EmitMergeInputChains1_0,
/*66736*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66748*/           /*Scope*/ 15, /*->66764*/
/*66749*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*66752*/             OPC_EmitMergeInputChains1_0,
/*66753*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*66764*/           0, /*End of Scope*/
/*66765*/         0, // EndSwitchType
/*66766*/       /*Scope*/ 40, /*->66807*/
/*66767*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_flat
/*66769*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->66788
/*66772*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66774*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*66777*/           OPC_EmitMergeInputChains1_0,
/*66778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*66788*/         /*SwitchType*/ 16, MVT::i64,// ->66806
/*66790*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66792*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*66795*/           OPC_EmitMergeInputChains1_0,
/*66796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*66806*/         0, // EndSwitchType
/*66807*/       0, /*End of Scope*/
/*66808*/     /*Scope*/ 55, /*->66864*/
/*66809*/       OPC_CaptureGlueInput,
/*66810*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*66811*/       OPC_RecordChild2, // #2 = $value
/*66812*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*66814*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->66839
/*66817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66819*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*66822*/         OPC_EmitMergeInputChains1_0,
/*66823*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66826*/         OPC_EmitInteger, MVT::i1, 0, 
/*66829*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*66839*/       /*SwitchType*/ 22, MVT::i64,// ->66863
/*66841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66843*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*66846*/         OPC_EmitMergeInputChains1_0,
/*66847*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66850*/         OPC_EmitInteger, MVT::i1, 0, 
/*66853*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*66863*/       0, // EndSwitchType
/*66864*/     /*Scope*/ 118, /*->66983*/
/*66865*/       OPC_RecordChild1, // #1 = $addr
/*66866*/       OPC_Scope, 49, /*->66917*/ // 2 children in Scope
/*66868*/         OPC_CheckChild1Type, MVT::i64,
/*66870*/         OPC_RecordChild2, // #2 = $data
/*66871*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*66873*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66895
/*66876*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66878*/           OPC_EmitMergeInputChains1_0,
/*66879*/           OPC_EmitInteger, MVT::i1, 0, 
/*66882*/           OPC_EmitInteger, MVT::i1, 0, 
/*66885*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*66895*/         /*SwitchType*/ 19, MVT::i64,// ->66916
/*66897*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66899*/           OPC_EmitMergeInputChains1_0,
/*66900*/           OPC_EmitInteger, MVT::i1, 0, 
/*66903*/           OPC_EmitInteger, MVT::i1, 0, 
/*66906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*66916*/         0, // EndSwitchType
/*66917*/       /*Scope*/ 64, /*->66982*/
/*66918*/         OPC_CheckChild1Type, MVT::i32,
/*66920*/         OPC_RecordChild2, // #2 = $src1
/*66921*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*66923*/         OPC_CheckType, MVT::i32,
/*66925*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66927*/         OPC_EmitMergeInputChains1_0,
/*66928*/         OPC_EmitInteger, MVT::i32, 0, 
/*66931*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66943*/         OPC_EmitInteger, MVT::i32, 0, 
/*66946*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66958*/         OPC_EmitInteger, MVT::i32, 1, 
/*66961*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66964*/         OPC_EmitInteger, MVT::i32, 0, 
/*66967*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*66982*/       0, /*End of Scope*/
/*66983*/     0, /*End of Scope*/
/*66984*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->67297
/*66988*/     OPC_RecordMemRef,
/*66989*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*66990*/     OPC_Scope, 0|128,1/*128*/, /*->67121*/ // 3 children in Scope
/*66993*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*66994*/       OPC_RecordChild2, // #2 = $vdata_in
/*66995*/       OPC_Scope, 82, /*->67079*/ // 2 children in Scope
/*66997*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*66999*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67039
/*67002*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67004*/           OPC_Scope, 16, /*->67022*/ // 2 children in Scope
/*67006*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67009*/             OPC_EmitMergeInputChains1_0,
/*67010*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67022*/           /*Scope*/ 15, /*->67038*/
/*67023*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67026*/             OPC_EmitMergeInputChains1_0,
/*67027*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67038*/           0, /*End of Scope*/
/*67039*/         /*SwitchType*/ 37, MVT::i64,// ->67078
/*67041*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67043*/           OPC_Scope, 16, /*->67061*/ // 2 children in Scope
/*67045*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67048*/             OPC_EmitMergeInputChains1_0,
/*67049*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67061*/           /*Scope*/ 15, /*->67077*/
/*67062*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67065*/             OPC_EmitMergeInputChains1_0,
/*67066*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67077*/           0, /*End of Scope*/
/*67078*/         0, // EndSwitchType
/*67079*/       /*Scope*/ 40, /*->67120*/
/*67080*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_flat
/*67082*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67101
/*67085*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67087*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67090*/           OPC_EmitMergeInputChains1_0,
/*67091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67101*/         /*SwitchType*/ 16, MVT::i64,// ->67119
/*67103*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67105*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67108*/           OPC_EmitMergeInputChains1_0,
/*67109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67119*/         0, // EndSwitchType
/*67120*/       0, /*End of Scope*/
/*67121*/     /*Scope*/ 55, /*->67177*/
/*67122*/       OPC_CaptureGlueInput,
/*67123*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67124*/       OPC_RecordChild2, // #2 = $value
/*67125*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*67127*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67152
/*67130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67132*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67135*/         OPC_EmitMergeInputChains1_0,
/*67136*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67139*/         OPC_EmitInteger, MVT::i1, 0, 
/*67142*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67152*/       /*SwitchType*/ 22, MVT::i64,// ->67176
/*67154*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67156*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67159*/         OPC_EmitMergeInputChains1_0,
/*67160*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67163*/         OPC_EmitInteger, MVT::i1, 0, 
/*67166*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67176*/       0, // EndSwitchType
/*67177*/     /*Scope*/ 118, /*->67296*/
/*67178*/       OPC_RecordChild1, // #1 = $addr
/*67179*/       OPC_Scope, 49, /*->67230*/ // 2 children in Scope
/*67181*/         OPC_CheckChild1Type, MVT::i64,
/*67183*/         OPC_RecordChild2, // #2 = $data
/*67184*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*67186*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67208
/*67189*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67191*/           OPC_EmitMergeInputChains1_0,
/*67192*/           OPC_EmitInteger, MVT::i1, 0, 
/*67195*/           OPC_EmitInteger, MVT::i1, 0, 
/*67198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67208*/         /*SwitchType*/ 19, MVT::i64,// ->67229
/*67210*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67212*/           OPC_EmitMergeInputChains1_0,
/*67213*/           OPC_EmitInteger, MVT::i1, 0, 
/*67216*/           OPC_EmitInteger, MVT::i1, 0, 
/*67219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67229*/         0, // EndSwitchType
/*67230*/       /*Scope*/ 64, /*->67295*/
/*67231*/         OPC_CheckChild1Type, MVT::i32,
/*67233*/         OPC_RecordChild2, // #2 = $src1
/*67234*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*67236*/         OPC_CheckType, MVT::i32,
/*67238*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67240*/         OPC_EmitMergeInputChains1_0,
/*67241*/         OPC_EmitInteger, MVT::i32, 0, 
/*67244*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67256*/         OPC_EmitInteger, MVT::i32, 0, 
/*67259*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67271*/         OPC_EmitInteger, MVT::i32, 1, 
/*67274*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67277*/         OPC_EmitInteger, MVT::i32, 0, 
/*67280*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67295*/       0, /*End of Scope*/
/*67296*/     0, /*End of Scope*/
/*67297*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->67610
/*67301*/     OPC_RecordMemRef,
/*67302*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*67303*/     OPC_Scope, 0|128,1/*128*/, /*->67434*/ // 3 children in Scope
/*67306*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67307*/       OPC_RecordChild2, // #2 = $vdata_in
/*67308*/       OPC_Scope, 82, /*->67392*/ // 2 children in Scope
/*67310*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*67312*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67352
/*67315*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67317*/           OPC_Scope, 16, /*->67335*/ // 2 children in Scope
/*67319*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67322*/             OPC_EmitMergeInputChains1_0,
/*67323*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67335*/           /*Scope*/ 15, /*->67351*/
/*67336*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67339*/             OPC_EmitMergeInputChains1_0,
/*67340*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67351*/           0, /*End of Scope*/
/*67352*/         /*SwitchType*/ 37, MVT::i64,// ->67391
/*67354*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67356*/           OPC_Scope, 16, /*->67374*/ // 2 children in Scope
/*67358*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67361*/             OPC_EmitMergeInputChains1_0,
/*67362*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67374*/           /*Scope*/ 15, /*->67390*/
/*67375*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67378*/             OPC_EmitMergeInputChains1_0,
/*67379*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67390*/           0, /*End of Scope*/
/*67391*/         0, // EndSwitchType
/*67392*/       /*Scope*/ 40, /*->67433*/
/*67393*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_flat
/*67395*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67414
/*67398*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67400*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67403*/           OPC_EmitMergeInputChains1_0,
/*67404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67414*/         /*SwitchType*/ 16, MVT::i64,// ->67432
/*67416*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67418*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67421*/           OPC_EmitMergeInputChains1_0,
/*67422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67432*/         0, // EndSwitchType
/*67433*/       0, /*End of Scope*/
/*67434*/     /*Scope*/ 55, /*->67490*/
/*67435*/       OPC_CaptureGlueInput,
/*67436*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67437*/       OPC_RecordChild2, // #2 = $value
/*67438*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*67440*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67465
/*67443*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67445*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67448*/         OPC_EmitMergeInputChains1_0,
/*67449*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67452*/         OPC_EmitInteger, MVT::i1, 0, 
/*67455*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67465*/       /*SwitchType*/ 22, MVT::i64,// ->67489
/*67467*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67469*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67472*/         OPC_EmitMergeInputChains1_0,
/*67473*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67476*/         OPC_EmitInteger, MVT::i1, 0, 
/*67479*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67489*/       0, // EndSwitchType
/*67490*/     /*Scope*/ 118, /*->67609*/
/*67491*/       OPC_RecordChild1, // #1 = $addr
/*67492*/       OPC_Scope, 49, /*->67543*/ // 2 children in Scope
/*67494*/         OPC_CheckChild1Type, MVT::i64,
/*67496*/         OPC_RecordChild2, // #2 = $data
/*67497*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*67499*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67521
/*67502*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67504*/           OPC_EmitMergeInputChains1_0,
/*67505*/           OPC_EmitInteger, MVT::i1, 0, 
/*67508*/           OPC_EmitInteger, MVT::i1, 0, 
/*67511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67521*/         /*SwitchType*/ 19, MVT::i64,// ->67542
/*67523*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67525*/           OPC_EmitMergeInputChains1_0,
/*67526*/           OPC_EmitInteger, MVT::i1, 0, 
/*67529*/           OPC_EmitInteger, MVT::i1, 0, 
/*67532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67542*/         0, // EndSwitchType
/*67543*/       /*Scope*/ 64, /*->67608*/
/*67544*/         OPC_CheckChild1Type, MVT::i32,
/*67546*/         OPC_RecordChild2, // #2 = $src1
/*67547*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*67549*/         OPC_CheckType, MVT::i32,
/*67551*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67553*/         OPC_EmitMergeInputChains1_0,
/*67554*/         OPC_EmitInteger, MVT::i32, 0, 
/*67557*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67569*/         OPC_EmitInteger, MVT::i32, 0, 
/*67572*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67584*/         OPC_EmitInteger, MVT::i32, 1, 
/*67587*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67590*/         OPC_EmitInteger, MVT::i32, 0, 
/*67593*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67608*/       0, /*End of Scope*/
/*67609*/     0, /*End of Scope*/
/*67610*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->67923
/*67614*/     OPC_RecordMemRef,
/*67615*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*67616*/     OPC_Scope, 0|128,1/*128*/, /*->67747*/ // 3 children in Scope
/*67619*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67620*/       OPC_RecordChild2, // #2 = $vdata_in
/*67621*/       OPC_Scope, 82, /*->67705*/ // 2 children in Scope
/*67623*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*67625*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67665
/*67628*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67630*/           OPC_Scope, 16, /*->67648*/ // 2 children in Scope
/*67632*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67635*/             OPC_EmitMergeInputChains1_0,
/*67636*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67648*/           /*Scope*/ 15, /*->67664*/
/*67649*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67652*/             OPC_EmitMergeInputChains1_0,
/*67653*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67664*/           0, /*End of Scope*/
/*67665*/         /*SwitchType*/ 37, MVT::i64,// ->67704
/*67667*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67669*/           OPC_Scope, 16, /*->67687*/ // 2 children in Scope
/*67671*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67674*/             OPC_EmitMergeInputChains1_0,
/*67675*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67687*/           /*Scope*/ 15, /*->67703*/
/*67688*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67691*/             OPC_EmitMergeInputChains1_0,
/*67692*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67703*/           0, /*End of Scope*/
/*67704*/         0, // EndSwitchType
/*67705*/       /*Scope*/ 40, /*->67746*/
/*67706*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_flat
/*67708*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67727
/*67711*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67713*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67716*/           OPC_EmitMergeInputChains1_0,
/*67717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67727*/         /*SwitchType*/ 16, MVT::i64,// ->67745
/*67729*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67731*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67734*/           OPC_EmitMergeInputChains1_0,
/*67735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67745*/         0, // EndSwitchType
/*67746*/       0, /*End of Scope*/
/*67747*/     /*Scope*/ 55, /*->67803*/
/*67748*/       OPC_CaptureGlueInput,
/*67749*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67750*/       OPC_RecordChild2, // #2 = $value
/*67751*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*67753*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67778
/*67756*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67758*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67761*/         OPC_EmitMergeInputChains1_0,
/*67762*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67765*/         OPC_EmitInteger, MVT::i1, 0, 
/*67768*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67778*/       /*SwitchType*/ 22, MVT::i64,// ->67802
/*67780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67782*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67785*/         OPC_EmitMergeInputChains1_0,
/*67786*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67789*/         OPC_EmitInteger, MVT::i1, 0, 
/*67792*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67802*/       0, // EndSwitchType
/*67803*/     /*Scope*/ 118, /*->67922*/
/*67804*/       OPC_RecordChild1, // #1 = $addr
/*67805*/       OPC_Scope, 49, /*->67856*/ // 2 children in Scope
/*67807*/         OPC_CheckChild1Type, MVT::i64,
/*67809*/         OPC_RecordChild2, // #2 = $data
/*67810*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*67812*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67834
/*67815*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67817*/           OPC_EmitMergeInputChains1_0,
/*67818*/           OPC_EmitInteger, MVT::i1, 0, 
/*67821*/           OPC_EmitInteger, MVT::i1, 0, 
/*67824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67834*/         /*SwitchType*/ 19, MVT::i64,// ->67855
/*67836*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67838*/           OPC_EmitMergeInputChains1_0,
/*67839*/           OPC_EmitInteger, MVT::i1, 0, 
/*67842*/           OPC_EmitInteger, MVT::i1, 0, 
/*67845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67855*/         0, // EndSwitchType
/*67856*/       /*Scope*/ 64, /*->67921*/
/*67857*/         OPC_CheckChild1Type, MVT::i32,
/*67859*/         OPC_RecordChild2, // #2 = $src1
/*67860*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*67862*/         OPC_CheckType, MVT::i32,
/*67864*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67866*/         OPC_EmitMergeInputChains1_0,
/*67867*/         OPC_EmitInteger, MVT::i32, 0, 
/*67870*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67882*/         OPC_EmitInteger, MVT::i32, 0, 
/*67885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67897*/         OPC_EmitInteger, MVT::i32, 1, 
/*67900*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67903*/         OPC_EmitInteger, MVT::i32, 0, 
/*67906*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67921*/       0, /*End of Scope*/
/*67922*/     0, /*End of Scope*/
/*67923*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->68236
/*67927*/     OPC_RecordMemRef,
/*67928*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*67929*/     OPC_Scope, 0|128,1/*128*/, /*->68060*/ // 3 children in Scope
/*67932*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67933*/       OPC_RecordChild2, // #2 = $vdata_in
/*67934*/       OPC_Scope, 82, /*->68018*/ // 2 children in Scope
/*67936*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*67938*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67978
/*67941*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67943*/           OPC_Scope, 16, /*->67961*/ // 2 children in Scope
/*67945*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67948*/             OPC_EmitMergeInputChains1_0,
/*67949*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67961*/           /*Scope*/ 15, /*->67977*/
/*67962*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67965*/             OPC_EmitMergeInputChains1_0,
/*67966*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67977*/           0, /*End of Scope*/
/*67978*/         /*SwitchType*/ 37, MVT::i64,// ->68017
/*67980*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67982*/           OPC_Scope, 16, /*->68000*/ // 2 children in Scope
/*67984*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67987*/             OPC_EmitMergeInputChains1_0,
/*67988*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68000*/           /*Scope*/ 15, /*->68016*/
/*68001*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68004*/             OPC_EmitMergeInputChains1_0,
/*68005*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68016*/           0, /*End of Scope*/
/*68017*/         0, // EndSwitchType
/*68018*/       /*Scope*/ 40, /*->68059*/
/*68019*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_flat
/*68021*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68040
/*68024*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68026*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68029*/           OPC_EmitMergeInputChains1_0,
/*68030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68040*/         /*SwitchType*/ 16, MVT::i64,// ->68058
/*68042*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68044*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68047*/           OPC_EmitMergeInputChains1_0,
/*68048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68058*/         0, // EndSwitchType
/*68059*/       0, /*End of Scope*/
/*68060*/     /*Scope*/ 55, /*->68116*/
/*68061*/       OPC_CaptureGlueInput,
/*68062*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68063*/       OPC_RecordChild2, // #2 = $value
/*68064*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*68066*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68091
/*68069*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68071*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68074*/         OPC_EmitMergeInputChains1_0,
/*68075*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68078*/         OPC_EmitInteger, MVT::i1, 0, 
/*68081*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68091*/       /*SwitchType*/ 22, MVT::i64,// ->68115
/*68093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68095*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68098*/         OPC_EmitMergeInputChains1_0,
/*68099*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68102*/         OPC_EmitInteger, MVT::i1, 0, 
/*68105*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68115*/       0, // EndSwitchType
/*68116*/     /*Scope*/ 118, /*->68235*/
/*68117*/       OPC_RecordChild1, // #1 = $addr
/*68118*/       OPC_Scope, 49, /*->68169*/ // 2 children in Scope
/*68120*/         OPC_CheckChild1Type, MVT::i64,
/*68122*/         OPC_RecordChild2, // #2 = $data
/*68123*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*68125*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68147
/*68128*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68130*/           OPC_EmitMergeInputChains1_0,
/*68131*/           OPC_EmitInteger, MVT::i1, 0, 
/*68134*/           OPC_EmitInteger, MVT::i1, 0, 
/*68137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68147*/         /*SwitchType*/ 19, MVT::i64,// ->68168
/*68149*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68151*/           OPC_EmitMergeInputChains1_0,
/*68152*/           OPC_EmitInteger, MVT::i1, 0, 
/*68155*/           OPC_EmitInteger, MVT::i1, 0, 
/*68158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68168*/         0, // EndSwitchType
/*68169*/       /*Scope*/ 64, /*->68234*/
/*68170*/         OPC_CheckChild1Type, MVT::i32,
/*68172*/         OPC_RecordChild2, // #2 = $src1
/*68173*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*68175*/         OPC_CheckType, MVT::i32,
/*68177*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68179*/         OPC_EmitMergeInputChains1_0,
/*68180*/         OPC_EmitInteger, MVT::i32, 0, 
/*68183*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68195*/         OPC_EmitInteger, MVT::i32, 0, 
/*68198*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68210*/         OPC_EmitInteger, MVT::i32, 1, 
/*68213*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68216*/         OPC_EmitInteger, MVT::i32, 0, 
/*68219*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68234*/       0, /*End of Scope*/
/*68235*/     0, /*End of Scope*/
/*68236*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->68549
/*68240*/     OPC_RecordMemRef,
/*68241*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*68242*/     OPC_Scope, 0|128,1/*128*/, /*->68373*/ // 3 children in Scope
/*68245*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68246*/       OPC_RecordChild2, // #2 = $vdata_in
/*68247*/       OPC_Scope, 82, /*->68331*/ // 2 children in Scope
/*68249*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*68251*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68291
/*68254*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68256*/           OPC_Scope, 16, /*->68274*/ // 2 children in Scope
/*68258*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68261*/             OPC_EmitMergeInputChains1_0,
/*68262*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68274*/           /*Scope*/ 15, /*->68290*/
/*68275*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68278*/             OPC_EmitMergeInputChains1_0,
/*68279*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68290*/           0, /*End of Scope*/
/*68291*/         /*SwitchType*/ 37, MVT::i64,// ->68330
/*68293*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68295*/           OPC_Scope, 16, /*->68313*/ // 2 children in Scope
/*68297*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68300*/             OPC_EmitMergeInputChains1_0,
/*68301*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68313*/           /*Scope*/ 15, /*->68329*/
/*68314*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68317*/             OPC_EmitMergeInputChains1_0,
/*68318*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68329*/           0, /*End of Scope*/
/*68330*/         0, // EndSwitchType
/*68331*/       /*Scope*/ 40, /*->68372*/
/*68332*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_flat
/*68334*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68353
/*68337*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68339*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68342*/           OPC_EmitMergeInputChains1_0,
/*68343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68353*/         /*SwitchType*/ 16, MVT::i64,// ->68371
/*68355*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68357*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68360*/           OPC_EmitMergeInputChains1_0,
/*68361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68371*/         0, // EndSwitchType
/*68372*/       0, /*End of Scope*/
/*68373*/     /*Scope*/ 55, /*->68429*/
/*68374*/       OPC_CaptureGlueInput,
/*68375*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68376*/       OPC_RecordChild2, // #2 = $value
/*68377*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*68379*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68404
/*68382*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68384*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68387*/         OPC_EmitMergeInputChains1_0,
/*68388*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68391*/         OPC_EmitInteger, MVT::i1, 0, 
/*68394*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68404*/       /*SwitchType*/ 22, MVT::i64,// ->68428
/*68406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68408*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68411*/         OPC_EmitMergeInputChains1_0,
/*68412*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68415*/         OPC_EmitInteger, MVT::i1, 0, 
/*68418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68428*/       0, // EndSwitchType
/*68429*/     /*Scope*/ 118, /*->68548*/
/*68430*/       OPC_RecordChild1, // #1 = $addr
/*68431*/       OPC_Scope, 49, /*->68482*/ // 2 children in Scope
/*68433*/         OPC_CheckChild1Type, MVT::i64,
/*68435*/         OPC_RecordChild2, // #2 = $data
/*68436*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*68438*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68460
/*68441*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68443*/           OPC_EmitMergeInputChains1_0,
/*68444*/           OPC_EmitInteger, MVT::i1, 0, 
/*68447*/           OPC_EmitInteger, MVT::i1, 0, 
/*68450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68460*/         /*SwitchType*/ 19, MVT::i64,// ->68481
/*68462*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68464*/           OPC_EmitMergeInputChains1_0,
/*68465*/           OPC_EmitInteger, MVT::i1, 0, 
/*68468*/           OPC_EmitInteger, MVT::i1, 0, 
/*68471*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68481*/         0, // EndSwitchType
/*68482*/       /*Scope*/ 64, /*->68547*/
/*68483*/         OPC_CheckChild1Type, MVT::i32,
/*68485*/         OPC_RecordChild2, // #2 = $src1
/*68486*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*68488*/         OPC_CheckType, MVT::i32,
/*68490*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68492*/         OPC_EmitMergeInputChains1_0,
/*68493*/         OPC_EmitInteger, MVT::i32, 0, 
/*68496*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68508*/         OPC_EmitInteger, MVT::i32, 0, 
/*68511*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68523*/         OPC_EmitInteger, MVT::i32, 1, 
/*68526*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68529*/         OPC_EmitInteger, MVT::i32, 0, 
/*68532*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68547*/       0, /*End of Scope*/
/*68548*/     0, /*End of Scope*/
/*68549*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->68862
/*68553*/     OPC_RecordMemRef,
/*68554*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*68555*/     OPC_Scope, 0|128,1/*128*/, /*->68686*/ // 3 children in Scope
/*68558*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68559*/       OPC_RecordChild2, // #2 = $vdata_in
/*68560*/       OPC_Scope, 82, /*->68644*/ // 2 children in Scope
/*68562*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*68564*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68604
/*68567*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68569*/           OPC_Scope, 16, /*->68587*/ // 2 children in Scope
/*68571*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68574*/             OPC_EmitMergeInputChains1_0,
/*68575*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68587*/           /*Scope*/ 15, /*->68603*/
/*68588*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68591*/             OPC_EmitMergeInputChains1_0,
/*68592*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68603*/           0, /*End of Scope*/
/*68604*/         /*SwitchType*/ 37, MVT::i64,// ->68643
/*68606*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68608*/           OPC_Scope, 16, /*->68626*/ // 2 children in Scope
/*68610*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68613*/             OPC_EmitMergeInputChains1_0,
/*68614*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68626*/           /*Scope*/ 15, /*->68642*/
/*68627*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68630*/             OPC_EmitMergeInputChains1_0,
/*68631*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68642*/           0, /*End of Scope*/
/*68643*/         0, // EndSwitchType
/*68644*/       /*Scope*/ 40, /*->68685*/
/*68645*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_flat
/*68647*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68666
/*68650*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68652*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68655*/           OPC_EmitMergeInputChains1_0,
/*68656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68666*/         /*SwitchType*/ 16, MVT::i64,// ->68684
/*68668*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68670*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68673*/           OPC_EmitMergeInputChains1_0,
/*68674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68684*/         0, // EndSwitchType
/*68685*/       0, /*End of Scope*/
/*68686*/     /*Scope*/ 55, /*->68742*/
/*68687*/       OPC_CaptureGlueInput,
/*68688*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68689*/       OPC_RecordChild2, // #2 = $value
/*68690*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*68692*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68717
/*68695*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68697*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68700*/         OPC_EmitMergeInputChains1_0,
/*68701*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68704*/         OPC_EmitInteger, MVT::i1, 0, 
/*68707*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68717*/       /*SwitchType*/ 22, MVT::i64,// ->68741
/*68719*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68721*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68724*/         OPC_EmitMergeInputChains1_0,
/*68725*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68728*/         OPC_EmitInteger, MVT::i1, 0, 
/*68731*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68741*/       0, // EndSwitchType
/*68742*/     /*Scope*/ 118, /*->68861*/
/*68743*/       OPC_RecordChild1, // #1 = $addr
/*68744*/       OPC_Scope, 49, /*->68795*/ // 2 children in Scope
/*68746*/         OPC_CheckChild1Type, MVT::i64,
/*68748*/         OPC_RecordChild2, // #2 = $data
/*68749*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*68751*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68773
/*68754*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68756*/           OPC_EmitMergeInputChains1_0,
/*68757*/           OPC_EmitInteger, MVT::i1, 0, 
/*68760*/           OPC_EmitInteger, MVT::i1, 0, 
/*68763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68773*/         /*SwitchType*/ 19, MVT::i64,// ->68794
/*68775*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68777*/           OPC_EmitMergeInputChains1_0,
/*68778*/           OPC_EmitInteger, MVT::i1, 0, 
/*68781*/           OPC_EmitInteger, MVT::i1, 0, 
/*68784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68794*/         0, // EndSwitchType
/*68795*/       /*Scope*/ 64, /*->68860*/
/*68796*/         OPC_CheckChild1Type, MVT::i32,
/*68798*/         OPC_RecordChild2, // #2 = $src1
/*68799*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*68801*/         OPC_CheckType, MVT::i32,
/*68803*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68805*/         OPC_EmitMergeInputChains1_0,
/*68806*/         OPC_EmitInteger, MVT::i32, 0, 
/*68809*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68821*/         OPC_EmitInteger, MVT::i32, 0, 
/*68824*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68836*/         OPC_EmitInteger, MVT::i32, 1, 
/*68839*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68842*/         OPC_EmitInteger, MVT::i32, 0, 
/*68845*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68860*/       0, /*End of Scope*/
/*68861*/     0, /*End of Scope*/
/*68862*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->69175
/*68866*/     OPC_RecordMemRef,
/*68867*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*68868*/     OPC_Scope, 0|128,1/*128*/, /*->68999*/ // 3 children in Scope
/*68871*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68872*/       OPC_RecordChild2, // #2 = $vdata_in
/*68873*/       OPC_Scope, 82, /*->68957*/ // 2 children in Scope
/*68875*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*68877*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68917
/*68880*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68882*/           OPC_Scope, 16, /*->68900*/ // 2 children in Scope
/*68884*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68887*/             OPC_EmitMergeInputChains1_0,
/*68888*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68900*/           /*Scope*/ 15, /*->68916*/
/*68901*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68904*/             OPC_EmitMergeInputChains1_0,
/*68905*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68916*/           0, /*End of Scope*/
/*68917*/         /*SwitchType*/ 37, MVT::i64,// ->68956
/*68919*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68921*/           OPC_Scope, 16, /*->68939*/ // 2 children in Scope
/*68923*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68926*/             OPC_EmitMergeInputChains1_0,
/*68927*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68939*/           /*Scope*/ 15, /*->68955*/
/*68940*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68943*/             OPC_EmitMergeInputChains1_0,
/*68944*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68955*/           0, /*End of Scope*/
/*68956*/         0, // EndSwitchType
/*68957*/       /*Scope*/ 40, /*->68998*/
/*68958*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_flat
/*68960*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68979
/*68963*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68965*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68968*/           OPC_EmitMergeInputChains1_0,
/*68969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68979*/         /*SwitchType*/ 16, MVT::i64,// ->68997
/*68981*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*68983*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68986*/           OPC_EmitMergeInputChains1_0,
/*68987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68997*/         0, // EndSwitchType
/*68998*/       0, /*End of Scope*/
/*68999*/     /*Scope*/ 55, /*->69055*/
/*69000*/       OPC_CaptureGlueInput,
/*69001*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69002*/       OPC_RecordChild2, // #2 = $value
/*69003*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*69005*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69030
/*69008*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69010*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69013*/         OPC_EmitMergeInputChains1_0,
/*69014*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69017*/         OPC_EmitInteger, MVT::i1, 0, 
/*69020*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69030*/       /*SwitchType*/ 22, MVT::i64,// ->69054
/*69032*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69034*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69037*/         OPC_EmitMergeInputChains1_0,
/*69038*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69041*/         OPC_EmitInteger, MVT::i1, 0, 
/*69044*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69054*/       0, // EndSwitchType
/*69055*/     /*Scope*/ 118, /*->69174*/
/*69056*/       OPC_RecordChild1, // #1 = $addr
/*69057*/       OPC_Scope, 49, /*->69108*/ // 2 children in Scope
/*69059*/         OPC_CheckChild1Type, MVT::i64,
/*69061*/         OPC_RecordChild2, // #2 = $data
/*69062*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*69064*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69086
/*69067*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69069*/           OPC_EmitMergeInputChains1_0,
/*69070*/           OPC_EmitInteger, MVT::i1, 0, 
/*69073*/           OPC_EmitInteger, MVT::i1, 0, 
/*69076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69086*/         /*SwitchType*/ 19, MVT::i64,// ->69107
/*69088*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69090*/           OPC_EmitMergeInputChains1_0,
/*69091*/           OPC_EmitInteger, MVT::i1, 0, 
/*69094*/           OPC_EmitInteger, MVT::i1, 0, 
/*69097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69107*/         0, // EndSwitchType
/*69108*/       /*Scope*/ 64, /*->69173*/
/*69109*/         OPC_CheckChild1Type, MVT::i32,
/*69111*/         OPC_RecordChild2, // #2 = $src1
/*69112*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*69114*/         OPC_CheckType, MVT::i32,
/*69116*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69118*/         OPC_EmitMergeInputChains1_0,
/*69119*/         OPC_EmitInteger, MVT::i32, 0, 
/*69122*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69134*/         OPC_EmitInteger, MVT::i32, 0, 
/*69137*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69149*/         OPC_EmitInteger, MVT::i32, 1, 
/*69152*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69155*/         OPC_EmitInteger, MVT::i32, 0, 
/*69158*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69173*/       0, /*End of Scope*/
/*69174*/     0, /*End of Scope*/
/*69175*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->69488
/*69179*/     OPC_RecordMemRef,
/*69180*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*69181*/     OPC_Scope, 0|128,1/*128*/, /*->69312*/ // 3 children in Scope
/*69184*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69185*/       OPC_RecordChild2, // #2 = $vdata_in
/*69186*/       OPC_Scope, 82, /*->69270*/ // 2 children in Scope
/*69188*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*69190*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69230
/*69193*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69195*/           OPC_Scope, 16, /*->69213*/ // 2 children in Scope
/*69197*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69200*/             OPC_EmitMergeInputChains1_0,
/*69201*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69213*/           /*Scope*/ 15, /*->69229*/
/*69214*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69217*/             OPC_EmitMergeInputChains1_0,
/*69218*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69229*/           0, /*End of Scope*/
/*69230*/         /*SwitchType*/ 37, MVT::i64,// ->69269
/*69232*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69234*/           OPC_Scope, 16, /*->69252*/ // 2 children in Scope
/*69236*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69239*/             OPC_EmitMergeInputChains1_0,
/*69240*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69252*/           /*Scope*/ 15, /*->69268*/
/*69253*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69256*/             OPC_EmitMergeInputChains1_0,
/*69257*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69268*/           0, /*End of Scope*/
/*69269*/         0, // EndSwitchType
/*69270*/       /*Scope*/ 40, /*->69311*/
/*69271*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_flat
/*69273*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69292
/*69276*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69278*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69281*/           OPC_EmitMergeInputChains1_0,
/*69282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69292*/         /*SwitchType*/ 16, MVT::i64,// ->69310
/*69294*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69296*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69299*/           OPC_EmitMergeInputChains1_0,
/*69300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69310*/         0, // EndSwitchType
/*69311*/       0, /*End of Scope*/
/*69312*/     /*Scope*/ 55, /*->69368*/
/*69313*/       OPC_CaptureGlueInput,
/*69314*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69315*/       OPC_RecordChild2, // #2 = $value
/*69316*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*69318*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69343
/*69321*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69323*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69326*/         OPC_EmitMergeInputChains1_0,
/*69327*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69330*/         OPC_EmitInteger, MVT::i1, 0, 
/*69333*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69343*/       /*SwitchType*/ 22, MVT::i64,// ->69367
/*69345*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69347*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69350*/         OPC_EmitMergeInputChains1_0,
/*69351*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69354*/         OPC_EmitInteger, MVT::i1, 0, 
/*69357*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69367*/       0, // EndSwitchType
/*69368*/     /*Scope*/ 118, /*->69487*/
/*69369*/       OPC_RecordChild1, // #1 = $addr
/*69370*/       OPC_Scope, 49, /*->69421*/ // 2 children in Scope
/*69372*/         OPC_CheckChild1Type, MVT::i64,
/*69374*/         OPC_RecordChild2, // #2 = $data
/*69375*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*69377*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69399
/*69380*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69382*/           OPC_EmitMergeInputChains1_0,
/*69383*/           OPC_EmitInteger, MVT::i1, 0, 
/*69386*/           OPC_EmitInteger, MVT::i1, 0, 
/*69389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69399*/         /*SwitchType*/ 19, MVT::i64,// ->69420
/*69401*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69403*/           OPC_EmitMergeInputChains1_0,
/*69404*/           OPC_EmitInteger, MVT::i1, 0, 
/*69407*/           OPC_EmitInteger, MVT::i1, 0, 
/*69410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69420*/         0, // EndSwitchType
/*69421*/       /*Scope*/ 64, /*->69486*/
/*69422*/         OPC_CheckChild1Type, MVT::i32,
/*69424*/         OPC_RecordChild2, // #2 = $src1
/*69425*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*69427*/         OPC_CheckType, MVT::i32,
/*69429*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69431*/         OPC_EmitMergeInputChains1_0,
/*69432*/         OPC_EmitInteger, MVT::i32, 0, 
/*69435*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69447*/         OPC_EmitInteger, MVT::i32, 0, 
/*69450*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69462*/         OPC_EmitInteger, MVT::i32, 1, 
/*69465*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69468*/         OPC_EmitInteger, MVT::i32, 0, 
/*69471*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69486*/       0, /*End of Scope*/
/*69487*/     0, /*End of Scope*/
/*69488*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->69733
/*69492*/     OPC_RecordMemRef,
/*69493*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*69494*/     OPC_Scope, 0|128,1/*128*/, /*->69625*/ // 3 children in Scope
/*69497*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69498*/       OPC_RecordChild2, // #2 = $vdata_in
/*69499*/       OPC_Scope, 82, /*->69583*/ // 2 children in Scope
/*69501*/         OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*69503*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69543
/*69506*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69508*/           OPC_Scope, 16, /*->69526*/ // 2 children in Scope
/*69510*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69513*/             OPC_EmitMergeInputChains1_0,
/*69514*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69526*/           /*Scope*/ 15, /*->69542*/
/*69527*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69530*/             OPC_EmitMergeInputChains1_0,
/*69531*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69542*/           0, /*End of Scope*/
/*69543*/         /*SwitchType*/ 37, MVT::i64,// ->69582
/*69545*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69547*/           OPC_Scope, 16, /*->69565*/ // 2 children in Scope
/*69549*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69552*/             OPC_EmitMergeInputChains1_0,
/*69553*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69565*/           /*Scope*/ 15, /*->69581*/
/*69566*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69569*/             OPC_EmitMergeInputChains1_0,
/*69570*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69581*/           0, /*End of Scope*/
/*69582*/         0, // EndSwitchType
/*69583*/       /*Scope*/ 40, /*->69624*/
/*69584*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_flat
/*69586*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69605
/*69589*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69591*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69594*/           OPC_EmitMergeInputChains1_0,
/*69595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69605*/         /*SwitchType*/ 16, MVT::i64,// ->69623
/*69607*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69609*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69612*/           OPC_EmitMergeInputChains1_0,
/*69613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69623*/         0, // EndSwitchType
/*69624*/       0, /*End of Scope*/
/*69625*/     /*Scope*/ 55, /*->69681*/
/*69626*/       OPC_CaptureGlueInput,
/*69627*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69628*/       OPC_RecordChild2, // #2 = $value
/*69629*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*69631*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69656
/*69634*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69636*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69639*/         OPC_EmitMergeInputChains1_0,
/*69640*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69643*/         OPC_EmitInteger, MVT::i1, 0, 
/*69646*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69656*/       /*SwitchType*/ 22, MVT::i64,// ->69680
/*69658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69660*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69663*/         OPC_EmitMergeInputChains1_0,
/*69664*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69667*/         OPC_EmitInteger, MVT::i1, 0, 
/*69670*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69680*/       0, // EndSwitchType
/*69681*/     /*Scope*/ 50, /*->69732*/
/*69682*/       OPC_RecordChild1, // #1 = $addr
/*69683*/       OPC_CheckChild1Type, MVT::i64,
/*69685*/       OPC_RecordChild2, // #2 = $data
/*69686*/       OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*69688*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69710
/*69691*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69693*/         OPC_EmitMergeInputChains1_0,
/*69694*/         OPC_EmitInteger, MVT::i1, 0, 
/*69697*/         OPC_EmitInteger, MVT::i1, 0, 
/*69700*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69710*/       /*SwitchType*/ 19, MVT::i64,// ->69731
/*69712*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69714*/         OPC_EmitMergeInputChains1_0,
/*69715*/         OPC_EmitInteger, MVT::i1, 0, 
/*69718*/         OPC_EmitInteger, MVT::i1, 0, 
/*69721*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69731*/       0, // EndSwitchType
/*69732*/     0, /*End of Scope*/
/*69733*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->69978
/*69737*/     OPC_RecordMemRef,
/*69738*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*69739*/     OPC_Scope, 0|128,1/*128*/, /*->69870*/ // 3 children in Scope
/*69742*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69743*/       OPC_RecordChild2, // #2 = $vdata_in
/*69744*/       OPC_Scope, 82, /*->69828*/ // 2 children in Scope
/*69746*/         OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*69748*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69788
/*69751*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69753*/           OPC_Scope, 16, /*->69771*/ // 2 children in Scope
/*69755*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69758*/             OPC_EmitMergeInputChains1_0,
/*69759*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69771*/           /*Scope*/ 15, /*->69787*/
/*69772*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69775*/             OPC_EmitMergeInputChains1_0,
/*69776*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69787*/           0, /*End of Scope*/
/*69788*/         /*SwitchType*/ 37, MVT::i64,// ->69827
/*69790*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69792*/           OPC_Scope, 16, /*->69810*/ // 2 children in Scope
/*69794*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69797*/             OPC_EmitMergeInputChains1_0,
/*69798*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69810*/           /*Scope*/ 15, /*->69826*/
/*69811*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69814*/             OPC_EmitMergeInputChains1_0,
/*69815*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69826*/           0, /*End of Scope*/
/*69827*/         0, // EndSwitchType
/*69828*/       /*Scope*/ 40, /*->69869*/
/*69829*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_flat
/*69831*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69850
/*69834*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69836*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69839*/           OPC_EmitMergeInputChains1_0,
/*69840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69850*/         /*SwitchType*/ 16, MVT::i64,// ->69868
/*69852*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69854*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69857*/           OPC_EmitMergeInputChains1_0,
/*69858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69868*/         0, // EndSwitchType
/*69869*/       0, /*End of Scope*/
/*69870*/     /*Scope*/ 55, /*->69926*/
/*69871*/       OPC_CaptureGlueInput,
/*69872*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69873*/       OPC_RecordChild2, // #2 = $value
/*69874*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*69876*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69901
/*69879*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69881*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69884*/         OPC_EmitMergeInputChains1_0,
/*69885*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69888*/         OPC_EmitInteger, MVT::i1, 0, 
/*69891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69901*/       /*SwitchType*/ 22, MVT::i64,// ->69925
/*69903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69905*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69908*/         OPC_EmitMergeInputChains1_0,
/*69909*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69912*/         OPC_EmitInteger, MVT::i1, 0, 
/*69915*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69925*/       0, // EndSwitchType
/*69926*/     /*Scope*/ 50, /*->69977*/
/*69927*/       OPC_RecordChild1, // #1 = $addr
/*69928*/       OPC_CheckChild1Type, MVT::i64,
/*69930*/       OPC_RecordChild2, // #2 = $data
/*69931*/       OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*69933*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69955
/*69936*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69938*/         OPC_EmitMergeInputChains1_0,
/*69939*/         OPC_EmitInteger, MVT::i1, 0, 
/*69942*/         OPC_EmitInteger, MVT::i1, 0, 
/*69945*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69955*/       /*SwitchType*/ 19, MVT::i64,// ->69976
/*69957*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*69959*/         OPC_EmitMergeInputChains1_0,
/*69960*/         OPC_EmitInteger, MVT::i1, 0, 
/*69963*/         OPC_EmitInteger, MVT::i1, 0, 
/*69966*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69976*/       0, // EndSwitchType
/*69977*/     0, /*End of Scope*/
/*69978*/   /*SwitchOpcode*/ 23|128,8/*1047*/, TARGET_VAL(AMDGPUISD::SETCC),// ->71029
/*69982*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*69983*/     OPC_Scope, 113|128,2/*369*/, /*->70355*/ // 4 children in Scope
/*69986*/       OPC_CheckChild0Type, MVT::f32,
/*69988*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*69989*/       OPC_MoveChild2,
/*69990*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*69993*/       OPC_Scope, 29, /*->70024*/ // 12 children in Scope
/*69995*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*69997*/         OPC_MoveParent,
/*69998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70000*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70003*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70006*/         OPC_EmitInteger, MVT::i1, 0, 
/*70009*/         OPC_EmitInteger, MVT::i32, 0, 
/*70012*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70024*/       /*Scope*/ 29, /*->70054*/
/*70025*/         OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*70027*/         OPC_MoveParent,
/*70028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70030*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70033*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70036*/         OPC_EmitInteger, MVT::i1, 0, 
/*70039*/         OPC_EmitInteger, MVT::i32, 0, 
/*70042*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70054*/       /*Scope*/ 29, /*->70084*/
/*70055*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*70057*/         OPC_MoveParent,
/*70058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70060*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70063*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70066*/         OPC_EmitInteger, MVT::i1, 0, 
/*70069*/         OPC_EmitInteger, MVT::i32, 0, 
/*70072*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70084*/       /*Scope*/ 29, /*->70114*/
/*70085*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*70087*/         OPC_MoveParent,
/*70088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70090*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70093*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70096*/         OPC_EmitInteger, MVT::i1, 0, 
/*70099*/         OPC_EmitInteger, MVT::i32, 0, 
/*70102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70114*/       /*Scope*/ 29, /*->70144*/
/*70115*/         OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*70117*/         OPC_MoveParent,
/*70118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70120*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70123*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70126*/         OPC_EmitInteger, MVT::i1, 0, 
/*70129*/         OPC_EmitInteger, MVT::i32, 0, 
/*70132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70144*/       /*Scope*/ 29, /*->70174*/
/*70145*/         OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*70147*/         OPC_MoveParent,
/*70148*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70150*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70153*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70156*/         OPC_EmitInteger, MVT::i1, 0, 
/*70159*/         OPC_EmitInteger, MVT::i32, 0, 
/*70162*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70174*/       /*Scope*/ 29, /*->70204*/
/*70175*/         OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*70177*/         OPC_MoveParent,
/*70178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70180*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70183*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70186*/         OPC_EmitInteger, MVT::i1, 0, 
/*70189*/         OPC_EmitInteger, MVT::i32, 0, 
/*70192*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70204*/       /*Scope*/ 29, /*->70234*/
/*70205*/         OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*70207*/         OPC_MoveParent,
/*70208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70210*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70213*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70216*/         OPC_EmitInteger, MVT::i1, 0, 
/*70219*/         OPC_EmitInteger, MVT::i32, 0, 
/*70222*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70234*/       /*Scope*/ 29, /*->70264*/
/*70235*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*70237*/         OPC_MoveParent,
/*70238*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70240*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70243*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70246*/         OPC_EmitInteger, MVT::i1, 0, 
/*70249*/         OPC_EmitInteger, MVT::i32, 0, 
/*70252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70264*/       /*Scope*/ 29, /*->70294*/
/*70265*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*70267*/         OPC_MoveParent,
/*70268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70270*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70273*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70276*/         OPC_EmitInteger, MVT::i1, 0, 
/*70279*/         OPC_EmitInteger, MVT::i32, 0, 
/*70282*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70294*/       /*Scope*/ 29, /*->70324*/
/*70295*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*70297*/         OPC_MoveParent,
/*70298*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70300*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70303*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70306*/         OPC_EmitInteger, MVT::i1, 0, 
/*70309*/         OPC_EmitInteger, MVT::i32, 0, 
/*70312*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70324*/       /*Scope*/ 29, /*->70354*/
/*70325*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*70327*/         OPC_MoveParent,
/*70328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70330*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70333*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70336*/         OPC_EmitInteger, MVT::i1, 0, 
/*70339*/         OPC_EmitInteger, MVT::i32, 0, 
/*70342*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*70354*/       0, /*End of Scope*/
/*70355*/     /*Scope*/ 113|128,2/*369*/, /*->70726*/
/*70357*/       OPC_CheckChild0Type, MVT::f64,
/*70359*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*70360*/       OPC_MoveChild2,
/*70361*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*70364*/       OPC_Scope, 29, /*->70395*/ // 12 children in Scope
/*70366*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*70368*/         OPC_MoveParent,
/*70369*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70371*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70374*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70377*/         OPC_EmitInteger, MVT::i1, 0, 
/*70380*/         OPC_EmitInteger, MVT::i32, 0, 
/*70383*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70395*/       /*Scope*/ 29, /*->70425*/
/*70396*/         OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*70398*/         OPC_MoveParent,
/*70399*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70401*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70404*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70407*/         OPC_EmitInteger, MVT::i1, 0, 
/*70410*/         OPC_EmitInteger, MVT::i32, 0, 
/*70413*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70425*/       /*Scope*/ 29, /*->70455*/
/*70426*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*70428*/         OPC_MoveParent,
/*70429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70431*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70434*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70437*/         OPC_EmitInteger, MVT::i1, 0, 
/*70440*/         OPC_EmitInteger, MVT::i32, 0, 
/*70443*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70455*/       /*Scope*/ 29, /*->70485*/
/*70456*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*70458*/         OPC_MoveParent,
/*70459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70461*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70464*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70467*/         OPC_EmitInteger, MVT::i1, 0, 
/*70470*/         OPC_EmitInteger, MVT::i32, 0, 
/*70473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70485*/       /*Scope*/ 29, /*->70515*/
/*70486*/         OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*70488*/         OPC_MoveParent,
/*70489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70491*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70494*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70497*/         OPC_EmitInteger, MVT::i1, 0, 
/*70500*/         OPC_EmitInteger, MVT::i32, 0, 
/*70503*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70515*/       /*Scope*/ 29, /*->70545*/
/*70516*/         OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*70518*/         OPC_MoveParent,
/*70519*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70521*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70524*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70527*/         OPC_EmitInteger, MVT::i1, 0, 
/*70530*/         OPC_EmitInteger, MVT::i32, 0, 
/*70533*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70545*/       /*Scope*/ 29, /*->70575*/
/*70546*/         OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*70548*/         OPC_MoveParent,
/*70549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70551*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70554*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70557*/         OPC_EmitInteger, MVT::i1, 0, 
/*70560*/         OPC_EmitInteger, MVT::i32, 0, 
/*70563*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70575*/       /*Scope*/ 29, /*->70605*/
/*70576*/         OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*70578*/         OPC_MoveParent,
/*70579*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70581*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70584*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70587*/         OPC_EmitInteger, MVT::i1, 0, 
/*70590*/         OPC_EmitInteger, MVT::i32, 0, 
/*70593*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70605*/       /*Scope*/ 29, /*->70635*/
/*70606*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*70608*/         OPC_MoveParent,
/*70609*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70611*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70614*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70617*/         OPC_EmitInteger, MVT::i1, 0, 
/*70620*/         OPC_EmitInteger, MVT::i32, 0, 
/*70623*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70635*/       /*Scope*/ 29, /*->70665*/
/*70636*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*70638*/         OPC_MoveParent,
/*70639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70641*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70644*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70647*/         OPC_EmitInteger, MVT::i1, 0, 
/*70650*/         OPC_EmitInteger, MVT::i32, 0, 
/*70653*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70665*/       /*Scope*/ 29, /*->70695*/
/*70666*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*70668*/         OPC_MoveParent,
/*70669*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70671*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70674*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70677*/         OPC_EmitInteger, MVT::i1, 0, 
/*70680*/         OPC_EmitInteger, MVT::i32, 0, 
/*70683*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70695*/       /*Scope*/ 29, /*->70725*/
/*70696*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*70698*/         OPC_MoveParent,
/*70699*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70701*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*70704*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*70707*/         OPC_EmitInteger, MVT::i1, 0, 
/*70710*/         OPC_EmitInteger, MVT::i32, 0, 
/*70713*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*70725*/       0, /*End of Scope*/
/*70726*/     /*Scope*/ 21|128,1/*149*/, /*->70877*/
/*70728*/       OPC_CheckChild0Type, MVT::i32,
/*70730*/       OPC_RecordChild1, // #1 = $src1
/*70731*/       OPC_MoveChild2,
/*70732*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*70735*/       OPC_Scope, 13, /*->70750*/ // 10 children in Scope
/*70737*/         OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*70739*/         OPC_MoveParent,
/*70740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70742*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70750*/       /*Scope*/ 13, /*->70764*/
/*70751*/         OPC_CheckPredicate, 45, // Predicate_COND_NE
/*70753*/         OPC_MoveParent,
/*70754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70756*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70764*/       /*Scope*/ 13, /*->70778*/
/*70765*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*70767*/         OPC_MoveParent,
/*70768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70770*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70778*/       /*Scope*/ 13, /*->70792*/
/*70779*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*70781*/         OPC_MoveParent,
/*70782*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70784*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70792*/       /*Scope*/ 13, /*->70806*/
/*70793*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*70795*/         OPC_MoveParent,
/*70796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70798*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70806*/       /*Scope*/ 13, /*->70820*/
/*70807*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*70809*/         OPC_MoveParent,
/*70810*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70812*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70820*/       /*Scope*/ 13, /*->70834*/
/*70821*/         OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*70823*/         OPC_MoveParent,
/*70824*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70826*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70834*/       /*Scope*/ 13, /*->70848*/
/*70835*/         OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*70837*/         OPC_MoveParent,
/*70838*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70840*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70848*/       /*Scope*/ 13, /*->70862*/
/*70849*/         OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*70851*/         OPC_MoveParent,
/*70852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70854*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70862*/       /*Scope*/ 13, /*->70876*/
/*70863*/         OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*70865*/         OPC_MoveParent,
/*70866*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70868*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*70876*/       0, /*End of Scope*/
/*70877*/     /*Scope*/ 21|128,1/*149*/, /*->71028*/
/*70879*/       OPC_CheckChild0Type, MVT::i64,
/*70881*/       OPC_RecordChild1, // #1 = $src1
/*70882*/       OPC_MoveChild2,
/*70883*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*70886*/       OPC_Scope, 13, /*->70901*/ // 10 children in Scope
/*70888*/         OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*70890*/         OPC_MoveParent,
/*70891*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70893*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70901*/       /*Scope*/ 13, /*->70915*/
/*70902*/         OPC_CheckPredicate, 45, // Predicate_COND_NE
/*70904*/         OPC_MoveParent,
/*70905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70907*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70915*/       /*Scope*/ 13, /*->70929*/
/*70916*/         OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*70918*/         OPC_MoveParent,
/*70919*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70921*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70929*/       /*Scope*/ 13, /*->70943*/
/*70930*/         OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*70932*/         OPC_MoveParent,
/*70933*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70935*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70943*/       /*Scope*/ 13, /*->70957*/
/*70944*/         OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*70946*/         OPC_MoveParent,
/*70947*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70949*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70957*/       /*Scope*/ 13, /*->70971*/
/*70958*/         OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*70960*/         OPC_MoveParent,
/*70961*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70963*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70971*/       /*Scope*/ 13, /*->70985*/
/*70972*/         OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*70974*/         OPC_MoveParent,
/*70975*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70977*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70985*/       /*Scope*/ 13, /*->70999*/
/*70986*/         OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*70988*/         OPC_MoveParent,
/*70989*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70991*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*70999*/       /*Scope*/ 13, /*->71013*/
/*71000*/         OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*71002*/         OPC_MoveParent,
/*71003*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71005*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71013*/       /*Scope*/ 13, /*->71027*/
/*71014*/         OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*71016*/         OPC_MoveParent,
/*71017*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71019*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*71027*/       0, /*End of Scope*/
/*71028*/     0, /*End of Scope*/
/*71029*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->71158
/*71032*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*71033*/     OPC_RecordChild1, // #1 = $src
/*71034*/     OPC_CheckChild1Type, MVT::v4f32,
/*71036*/     OPC_RecordChild2, // #2 = $base
/*71037*/     OPC_MoveChild2,
/*71038*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71041*/     OPC_CheckType, MVT::i32,
/*71043*/     OPC_MoveParent,
/*71044*/     OPC_RecordChild3, // #3 = $type
/*71045*/     OPC_MoveChild3,
/*71046*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71049*/     OPC_CheckType, MVT::i32,
/*71051*/     OPC_MoveParent,
/*71052*/     OPC_RecordChild4, // #4 = $swz_x
/*71053*/     OPC_MoveChild4,
/*71054*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71057*/     OPC_CheckType, MVT::i32,
/*71059*/     OPC_MoveParent,
/*71060*/     OPC_RecordChild5, // #5 = $swz_y
/*71061*/     OPC_MoveChild5,
/*71062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71065*/     OPC_CheckType, MVT::i32,
/*71067*/     OPC_MoveParent,
/*71068*/     OPC_RecordChild6, // #6 = $swz_z
/*71069*/     OPC_MoveChild6,
/*71070*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71073*/     OPC_CheckType, MVT::i32,
/*71075*/     OPC_MoveParent,
/*71076*/     OPC_RecordChild7, // #7 = $swz_w
/*71077*/     OPC_MoveChild7,
/*71078*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71081*/     OPC_CheckType, MVT::i32,
/*71083*/     OPC_MoveParent,
/*71084*/     OPC_Scope, 35, /*->71121*/ // 2 children in Scope
/*71086*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*71088*/       OPC_EmitMergeInputChains1_0,
/*71089*/       OPC_EmitConvertToTarget, 3,
/*71091*/       OPC_EmitConvertToTarget, 2,
/*71093*/       OPC_EmitConvertToTarget, 4,
/*71095*/       OPC_EmitConvertToTarget, 5,
/*71097*/       OPC_EmitConvertToTarget, 6,
/*71099*/       OPC_EmitConvertToTarget, 7,
/*71101*/       OPC_EmitInteger, MVT::i32, 39, 
/*71104*/       OPC_EmitInteger, MVT::i32, 0, 
/*71107*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*71121*/     /*Scope*/ 35, /*->71157*/
/*71122*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71124*/       OPC_EmitMergeInputChains1_0,
/*71125*/       OPC_EmitConvertToTarget, 3,
/*71127*/       OPC_EmitConvertToTarget, 2,
/*71129*/       OPC_EmitConvertToTarget, 4,
/*71131*/       OPC_EmitConvertToTarget, 5,
/*71133*/       OPC_EmitConvertToTarget, 6,
/*71135*/       OPC_EmitConvertToTarget, 7,
/*71137*/       OPC_EmitInteger, MVT::i32, 83, 
/*71140*/       OPC_EmitInteger, MVT::i32, 0, 
/*71143*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*71157*/     0, /*End of Scope*/
/*71158*/   /*SwitchOpcode*/ 78|128,11|128,1/*17870*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->89033
/*71163*/     OPC_Scope, 57, /*->71222*/ // 99 children in Scope
/*71165*/       OPC_CheckChild0Integer, 77|128,3/*461*/, 
/*71168*/       OPC_RecordChild1, // #0 = $src
/*71169*/       OPC_CheckChild1Type, MVT::i32,
/*71171*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*71172*/       OPC_MoveChild2,
/*71173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71176*/       OPC_MoveParent,
/*71177*/       OPC_RecordChild3, // #2 = $row_mask
/*71178*/       OPC_MoveChild3,
/*71179*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71182*/       OPC_MoveParent,
/*71183*/       OPC_RecordChild4, // #3 = $bank_mask
/*71184*/       OPC_MoveChild4,
/*71185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71188*/       OPC_MoveParent,
/*71189*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*71190*/       OPC_MoveChild5,
/*71191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71194*/       OPC_MoveParent,
/*71195*/       OPC_CheckType, MVT::i32,
/*71197*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*71199*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*71202*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*71205*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*71208*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*71211*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 461:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*71222*/     /*Scope*/ 19, /*->71242*/
/*71223*/       OPC_CheckChild0Integer, 102|128,2/*358*/, 
/*71226*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*71227*/       OPC_RecordChild2, // #1 = $data0
/*71228*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*71230*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*71233*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 358:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*71242*/     /*Scope*/ 19, /*->71262*/
/*71243*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*71246*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*71247*/       OPC_RecordChild2, // #1 = $data0
/*71248*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*71250*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*71253*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 357:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*71262*/     /*Scope*/ 27, /*->71290*/
/*71263*/       OPC_CheckChild0Integer, 103|128,2/*359*/, 
/*71266*/       OPC_RecordChild1, // #0 = $src
/*71267*/       OPC_RecordChild2, // #1 = $offset16
/*71268*/       OPC_MoveChild2,
/*71269*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71272*/       OPC_MoveParent,
/*71273*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71275*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*71278*/       OPC_EmitInteger, MVT::i1, 0, 
/*71281*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 359:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*71290*/     /*Scope*/ 13, /*->71304*/
/*71291*/       OPC_CheckChild0Integer, 86|128,3/*470*/, 
/*71294*/       OPC_RecordChild1, // #0 = $src0
/*71295*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71297*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 470:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*71304*/     /*Scope*/ 13, /*->71318*/
/*71305*/       OPC_CheckChild0Integer, 87|128,3/*471*/, 
/*71308*/       OPC_RecordChild1, // #0 = $src0
/*71309*/       OPC_RecordChild2, // #1 = $src1
/*71310*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 471:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*71318*/     /*Scope*/ 14, /*->71333*/
/*71319*/       OPC_CheckChild0Integer, 63|128,47/*6079*/, 
/*71322*/       OPC_RecordChild1, // #0 = $src
/*71323*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71325*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 6079:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*71333*/     /*Scope*/ 16, /*->71350*/
/*71334*/       OPC_CheckChild0Integer, 69|128,47/*6085*/, 
/*71337*/       OPC_RecordChild1, // #0 = $vcc
/*71338*/       OPC_RecordChild2, // #1 = $src
/*71339*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71341*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6085:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*71350*/     /*Scope*/ 16, /*->71367*/
/*71351*/       OPC_CheckChild0Integer, 65|128,47/*6081*/, 
/*71354*/       OPC_RecordChild1, // #0 = $src0
/*71355*/       OPC_RecordChild2, // #1 = $src1
/*71356*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71358*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6081:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*71367*/     /*Scope*/ 11, /*->71379*/
/*71368*/       OPC_CheckChild0Integer, 81|128,3/*465*/, 
/*71371*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71373*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 465:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*71379*/     /*Scope*/ 11, /*->71391*/
/*71380*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*71383*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71385*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 365:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*71391*/     /*Scope*/ 29, /*->71421*/
/*71392*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*71395*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71396*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71397*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*71398*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*71401*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*71404*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*71407*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:i32 351:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*71421*/     /*Scope*/ 23, /*->71445*/
/*71422*/       OPC_CheckChild0Integer, 59|128,47/*6075*/, 
/*71425*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71426*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71427*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*71430*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*71433*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 6075:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*71445*/     /*Scope*/ 59, /*->71505*/
/*71446*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*71449*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71450*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->71487
/*71453*/         OPC_Scope, 15, /*->71470*/ // 2 children in Scope
/*71455*/           OPC_CheckChild1Type, MVT::f64,
/*71457*/           OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 363:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71470*/         /*Scope*/ 15, /*->71486*/
/*71471*/           OPC_CheckChild1Type, MVT::f32,
/*71473*/           OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 363:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71486*/         0, /*End of Scope*/
/*71487*/       /*SwitchType*/ 15, MVT::i16,// ->71504
/*71489*/         OPC_CheckChild1Type, MVT::f16,
/*71491*/         OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71494*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 363:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71504*/       0, // EndSwitchType
/*71505*/     /*Scope*/ 13, /*->71519*/
/*71506*/       OPC_CheckChild0Integer, 76|128,3/*460*/, 
/*71509*/       OPC_RecordChild1, // #0 = $src0
/*71510*/       OPC_RecordChild2, // #1 = $src1
/*71511*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 460:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*71519*/     /*Scope*/ 13, /*->71533*/
/*71520*/       OPC_CheckChild0Integer, 75|128,3/*459*/, 
/*71523*/       OPC_RecordChild1, // #0 = $src0
/*71524*/       OPC_RecordChild2, // #1 = $src1
/*71525*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 459:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*71533*/     /*Scope*/ 15, /*->71549*/
/*71534*/       OPC_CheckChild0Integer, 73|128,3/*457*/, 
/*71537*/       OPC_RecordChild1, // #0 = $src0
/*71538*/       OPC_RecordChild2, // #1 = $src1
/*71539*/       OPC_RecordChild3, // #2 = $src2
/*71540*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 457:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*71549*/     /*Scope*/ 15, /*->71565*/
/*71550*/       OPC_CheckChild0Integer, 107|128,3/*491*/, 
/*71553*/       OPC_RecordChild1, // #0 = $src0
/*71554*/       OPC_RecordChild2, // #1 = $src1
/*71555*/       OPC_RecordChild3, // #2 = $src2
/*71556*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 491:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*71565*/     /*Scope*/ 15, /*->71581*/
/*71566*/       OPC_CheckChild0Integer, 105|128,3/*489*/, 
/*71569*/       OPC_RecordChild1, // #0 = $src0
/*71570*/       OPC_RecordChild2, // #1 = $src1
/*71571*/       OPC_RecordChild3, // #2 = $src2
/*71572*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 489:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*71581*/     /*Scope*/ 15, /*->71597*/
/*71582*/       OPC_CheckChild0Integer, 106|128,3/*490*/, 
/*71585*/       OPC_RecordChild1, // #0 = $src0
/*71586*/       OPC_RecordChild2, // #1 = $src1
/*71587*/       OPC_RecordChild3, // #2 = $src2
/*71588*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 490:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*71597*/     /*Scope*/ 15, /*->71613*/
/*71598*/       OPC_CheckChild0Integer, 80|128,3/*464*/, 
/*71601*/       OPC_RecordChild1, // #0 = $src0
/*71602*/       OPC_RecordChild2, // #1 = $src1
/*71603*/       OPC_RecordChild3, // #2 = $src2
/*71604*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 464:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*71613*/     /*Scope*/ 15, /*->71629*/
/*71614*/       OPC_CheckChild0Integer, 78|128,3/*462*/, 
/*71617*/       OPC_RecordChild1, // #0 = $src0
/*71618*/       OPC_RecordChild2, // #1 = $src1
/*71619*/       OPC_RecordChild3, // #2 = $src2
/*71620*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 462:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*71629*/     /*Scope*/ 15, /*->71645*/
/*71630*/       OPC_CheckChild0Integer, 82|128,3/*466*/, 
/*71633*/       OPC_RecordChild1, // #0 = $src0
/*71634*/       OPC_RecordChild2, // #1 = $src1
/*71635*/       OPC_RecordChild3, // #2 = $src2
/*71636*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 466:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*71645*/     /*Scope*/ 29, /*->71675*/
/*71646*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*71649*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71650*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71651*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*71652*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*71655*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*71658*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*71661*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 347:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*71675*/     /*Scope*/ 29, /*->71705*/
/*71676*/       OPC_CheckChild0Integer, 93|128,2/*349*/, 
/*71679*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71680*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71681*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*71682*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*71685*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*71688*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*71691*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 349:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*71705*/     /*Scope*/ 29, /*->71735*/
/*71706*/       OPC_CheckChild0Integer, 94|128,2/*350*/, 
/*71709*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71710*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71711*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*71712*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*71715*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*71718*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*71721*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 350:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*71735*/     /*Scope*/ 29, /*->71765*/
/*71736*/       OPC_CheckChild0Integer, 92|128,2/*348*/, 
/*71739*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71740*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*71741*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*71742*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*71745*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*71748*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*71751*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 348:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*71765*/     /*Scope*/ 57, /*->71823*/
/*71766*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*71769*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71770*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->71788
/*71773*/         OPC_CheckChild1Type, MVT::f64,
/*71775*/         OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 364:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71788*/       /*SwitchType*/ 15, MVT::f32,// ->71805
/*71790*/         OPC_CheckChild1Type, MVT::f32,
/*71792*/         OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71795*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71805*/       /*SwitchType*/ 15, MVT::f16,// ->71822
/*71807*/         OPC_CheckChild1Type, MVT::f16,
/*71809*/         OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71812*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 364:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71822*/       0, // EndSwitchType
/*71823*/     /*Scope*/ 21, /*->71845*/
/*71824*/       OPC_CheckChild0Integer, 74|128,3/*458*/, 
/*71827*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*71828*/       OPC_CheckChild1Type, MVT::f32,
/*71830*/       OPC_CheckType, MVT::f32,
/*71832*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*71835*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 458:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*71845*/     /*Scope*/ 15, /*->71861*/
/*71846*/       OPC_CheckChild0Integer, 79|128,3/*463*/, 
/*71849*/       OPC_RecordChild1, // #0 = $src0
/*71850*/       OPC_RecordChild2, // #1 = $src1
/*71851*/       OPC_RecordChild3, // #2 = $src2
/*71852*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 463:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*71861*/     /*Scope*/ 35|128,2/*291*/, /*->72154*/
/*71863*/       OPC_CheckChild0Integer, 16|128,47/*6032*/, 
/*71866*/       OPC_RecordChild1, // #0 = $addr
/*71867*/       OPC_Scope, 94, /*->71963*/ // 3 children in Scope
/*71869*/         OPC_CheckChild1Type, MVT::i32,
/*71871*/         OPC_RecordChild2, // #1 = $rsrc
/*71872*/         OPC_RecordChild3, // #2 = $dmask
/*71873*/         OPC_MoveChild3,
/*71874*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71877*/         OPC_MoveParent,
/*71878*/         OPC_RecordChild4, // #3 = $unorm
/*71879*/         OPC_MoveChild4,
/*71880*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71883*/         OPC_MoveParent,
/*71884*/         OPC_RecordChild5, // #4 = $r128
/*71885*/         OPC_MoveChild5,
/*71886*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71889*/         OPC_MoveParent,
/*71890*/         OPC_RecordChild6, // #5 = $da
/*71891*/         OPC_MoveChild6,
/*71892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71895*/         OPC_MoveParent,
/*71896*/         OPC_RecordChild7, // #6 = $glc
/*71897*/         OPC_MoveChild7,
/*71898*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71901*/         OPC_MoveParent,
/*71902*/         OPC_MoveChild, 8,
/*71904*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71907*/         OPC_RecordNode, // #7 = $slc
/*71908*/         OPC_MoveParent,
/*71909*/         OPC_MoveChild, 9,
/*71911*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71914*/         OPC_RecordNode, // #8 = $tfe
/*71915*/         OPC_MoveParent,
/*71916*/         OPC_MoveChild, 10,
/*71918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71921*/         OPC_RecordNode, // #9 = $lwe
/*71922*/         OPC_MoveParent,
/*71923*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*71926*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*71929*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*71932*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*71935*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*71938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*71941*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*71944*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*71947*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*71963*/       /*Scope*/ 94, /*->72058*/
/*71964*/         OPC_CheckChild1Type, MVT::v2i32,
/*71966*/         OPC_RecordChild2, // #1 = $rsrc
/*71967*/         OPC_RecordChild3, // #2 = $dmask
/*71968*/         OPC_MoveChild3,
/*71969*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71972*/         OPC_MoveParent,
/*71973*/         OPC_RecordChild4, // #3 = $unorm
/*71974*/         OPC_MoveChild4,
/*71975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71978*/         OPC_MoveParent,
/*71979*/         OPC_RecordChild5, // #4 = $r128
/*71980*/         OPC_MoveChild5,
/*71981*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71984*/         OPC_MoveParent,
/*71985*/         OPC_RecordChild6, // #5 = $da
/*71986*/         OPC_MoveChild6,
/*71987*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71990*/         OPC_MoveParent,
/*71991*/         OPC_RecordChild7, // #6 = $glc
/*71992*/         OPC_MoveChild7,
/*71993*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71996*/         OPC_MoveParent,
/*71997*/         OPC_MoveChild, 8,
/*71999*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72002*/         OPC_RecordNode, // #7 = $slc
/*72003*/         OPC_MoveParent,
/*72004*/         OPC_MoveChild, 9,
/*72006*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72009*/         OPC_RecordNode, // #8 = $tfe
/*72010*/         OPC_MoveParent,
/*72011*/         OPC_MoveChild, 10,
/*72013*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72016*/         OPC_RecordNode, // #9 = $lwe
/*72017*/         OPC_MoveParent,
/*72018*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72021*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72024*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72027*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72030*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72036*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72039*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72042*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72058*/       /*Scope*/ 94, /*->72153*/
/*72059*/         OPC_CheckChild1Type, MVT::v4i32,
/*72061*/         OPC_RecordChild2, // #1 = $rsrc
/*72062*/         OPC_RecordChild3, // #2 = $dmask
/*72063*/         OPC_MoveChild3,
/*72064*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72067*/         OPC_MoveParent,
/*72068*/         OPC_RecordChild4, // #3 = $unorm
/*72069*/         OPC_MoveChild4,
/*72070*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72073*/         OPC_MoveParent,
/*72074*/         OPC_RecordChild5, // #4 = $r128
/*72075*/         OPC_MoveChild5,
/*72076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72079*/         OPC_MoveParent,
/*72080*/         OPC_RecordChild6, // #5 = $da
/*72081*/         OPC_MoveChild6,
/*72082*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72085*/         OPC_MoveParent,
/*72086*/         OPC_RecordChild7, // #6 = $glc
/*72087*/         OPC_MoveChild7,
/*72088*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72091*/         OPC_MoveParent,
/*72092*/         OPC_MoveChild, 8,
/*72094*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72097*/         OPC_RecordNode, // #7 = $slc
/*72098*/         OPC_MoveParent,
/*72099*/         OPC_MoveChild, 9,
/*72101*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72104*/         OPC_RecordNode, // #8 = $tfe
/*72105*/         OPC_MoveParent,
/*72106*/         OPC_MoveChild, 10,
/*72108*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72111*/         OPC_RecordNode, // #9 = $lwe
/*72112*/         OPC_MoveParent,
/*72113*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72116*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72122*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72125*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72128*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72131*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72134*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72137*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72153*/       0, /*End of Scope*/
/*72154*/     /*Scope*/ 35|128,2/*291*/, /*->72447*/
/*72156*/       OPC_CheckChild0Integer, 17|128,47/*6033*/, 
/*72159*/       OPC_RecordChild1, // #0 = $addr
/*72160*/       OPC_Scope, 94, /*->72256*/ // 3 children in Scope
/*72162*/         OPC_CheckChild1Type, MVT::i32,
/*72164*/         OPC_RecordChild2, // #1 = $rsrc
/*72165*/         OPC_RecordChild3, // #2 = $dmask
/*72166*/         OPC_MoveChild3,
/*72167*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72170*/         OPC_MoveParent,
/*72171*/         OPC_RecordChild4, // #3 = $unorm
/*72172*/         OPC_MoveChild4,
/*72173*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72176*/         OPC_MoveParent,
/*72177*/         OPC_RecordChild5, // #4 = $r128
/*72178*/         OPC_MoveChild5,
/*72179*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72182*/         OPC_MoveParent,
/*72183*/         OPC_RecordChild6, // #5 = $da
/*72184*/         OPC_MoveChild6,
/*72185*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72188*/         OPC_MoveParent,
/*72189*/         OPC_RecordChild7, // #6 = $glc
/*72190*/         OPC_MoveChild7,
/*72191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72194*/         OPC_MoveParent,
/*72195*/         OPC_MoveChild, 8,
/*72197*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72200*/         OPC_RecordNode, // #7 = $slc
/*72201*/         OPC_MoveParent,
/*72202*/         OPC_MoveChild, 9,
/*72204*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72207*/         OPC_RecordNode, // #8 = $tfe
/*72208*/         OPC_MoveParent,
/*72209*/         OPC_MoveChild, 10,
/*72211*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72214*/         OPC_RecordNode, // #9 = $lwe
/*72215*/         OPC_MoveParent,
/*72216*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72219*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72222*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72225*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72228*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72234*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72237*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72240*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6033:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72256*/       /*Scope*/ 94, /*->72351*/
/*72257*/         OPC_CheckChild1Type, MVT::v2i32,
/*72259*/         OPC_RecordChild2, // #1 = $rsrc
/*72260*/         OPC_RecordChild3, // #2 = $dmask
/*72261*/         OPC_MoveChild3,
/*72262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72265*/         OPC_MoveParent,
/*72266*/         OPC_RecordChild4, // #3 = $unorm
/*72267*/         OPC_MoveChild4,
/*72268*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72271*/         OPC_MoveParent,
/*72272*/         OPC_RecordChild5, // #4 = $r128
/*72273*/         OPC_MoveChild5,
/*72274*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72277*/         OPC_MoveParent,
/*72278*/         OPC_RecordChild6, // #5 = $da
/*72279*/         OPC_MoveChild6,
/*72280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72283*/         OPC_MoveParent,
/*72284*/         OPC_RecordChild7, // #6 = $glc
/*72285*/         OPC_MoveChild7,
/*72286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72289*/         OPC_MoveParent,
/*72290*/         OPC_MoveChild, 8,
/*72292*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72295*/         OPC_RecordNode, // #7 = $slc
/*72296*/         OPC_MoveParent,
/*72297*/         OPC_MoveChild, 9,
/*72299*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72302*/         OPC_RecordNode, // #8 = $tfe
/*72303*/         OPC_MoveParent,
/*72304*/         OPC_MoveChild, 10,
/*72306*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72309*/         OPC_RecordNode, // #9 = $lwe
/*72310*/         OPC_MoveParent,
/*72311*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72314*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72323*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72326*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72332*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72335*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6033:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72351*/       /*Scope*/ 94, /*->72446*/
/*72352*/         OPC_CheckChild1Type, MVT::v4i32,
/*72354*/         OPC_RecordChild2, // #1 = $rsrc
/*72355*/         OPC_RecordChild3, // #2 = $dmask
/*72356*/         OPC_MoveChild3,
/*72357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72360*/         OPC_MoveParent,
/*72361*/         OPC_RecordChild4, // #3 = $unorm
/*72362*/         OPC_MoveChild4,
/*72363*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72366*/         OPC_MoveParent,
/*72367*/         OPC_RecordChild5, // #4 = $r128
/*72368*/         OPC_MoveChild5,
/*72369*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72372*/         OPC_MoveParent,
/*72373*/         OPC_RecordChild6, // #5 = $da
/*72374*/         OPC_MoveChild6,
/*72375*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72378*/         OPC_MoveParent,
/*72379*/         OPC_RecordChild7, // #6 = $glc
/*72380*/         OPC_MoveChild7,
/*72381*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72384*/         OPC_MoveParent,
/*72385*/         OPC_MoveChild, 8,
/*72387*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72390*/         OPC_RecordNode, // #7 = $slc
/*72391*/         OPC_MoveParent,
/*72392*/         OPC_MoveChild, 9,
/*72394*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72397*/         OPC_RecordNode, // #8 = $tfe
/*72398*/         OPC_MoveParent,
/*72399*/         OPC_MoveChild, 10,
/*72401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72404*/         OPC_RecordNode, // #9 = $lwe
/*72405*/         OPC_MoveParent,
/*72406*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72409*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72412*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72415*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72418*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72421*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72424*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72427*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72430*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6033:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72446*/       0, /*End of Scope*/
/*72447*/     /*Scope*/ 98, /*->72546*/
/*72448*/       OPC_CheckChild0Integer, 15|128,47/*6031*/, 
/*72451*/       OPC_RecordChild1, // #0 = $addr
/*72452*/       OPC_CheckChild1Type, MVT::i32,
/*72454*/       OPC_RecordChild2, // #1 = $rsrc
/*72455*/       OPC_RecordChild3, // #2 = $dmask
/*72456*/       OPC_MoveChild3,
/*72457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72460*/       OPC_MoveParent,
/*72461*/       OPC_RecordChild4, // #3 = $unorm
/*72462*/       OPC_MoveChild4,
/*72463*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72466*/       OPC_MoveParent,
/*72467*/       OPC_RecordChild5, // #4 = $r128
/*72468*/       OPC_MoveChild5,
/*72469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72472*/       OPC_MoveParent,
/*72473*/       OPC_RecordChild6, // #5 = $da
/*72474*/       OPC_MoveChild6,
/*72475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72478*/       OPC_MoveParent,
/*72479*/       OPC_RecordChild7, // #6 = $glc
/*72480*/       OPC_MoveChild7,
/*72481*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72484*/       OPC_MoveParent,
/*72485*/       OPC_MoveChild, 8,
/*72487*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72490*/       OPC_RecordNode, // #7 = $slc
/*72491*/       OPC_MoveParent,
/*72492*/       OPC_MoveChild, 9,
/*72494*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72497*/       OPC_RecordNode, // #8 = $tfe
/*72498*/       OPC_MoveParent,
/*72499*/       OPC_MoveChild, 10,
/*72501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72504*/       OPC_RecordNode, // #9 = $lwe
/*72505*/       OPC_MoveParent,
/*72506*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72509*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*72512*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72515*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72518*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72521*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72524*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72527*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72530*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (intrinsic_wo_chain:v4f32 6031:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72546*/     /*Scope*/ 52|128,2/*308*/, /*->72856*/
/*72548*/       OPC_CheckChild0Integer, 109|128,46/*5997*/, 
/*72551*/       OPC_RecordChild1, // #0 = $src0
/*72552*/       OPC_Scope, 9, /*->72563*/ // 3 children in Scope
/*72554*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*72556*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5997:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*72563*/       /*Scope*/ 9, /*->72573*/
/*72564*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72566*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5997:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*72573*/       /*Scope*/ 24|128,2/*280*/, /*->72855*/
/*72575*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72577*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*72580*/         OPC_EmitInteger, MVT::i32, 0, 
/*72583*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72586*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72594*/         OPC_EmitInteger, MVT::i32, 0, 
/*72597*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72600*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 6,  // Results = #7
/*72608*/         OPC_EmitInteger, MVT::i32, 0, 
/*72611*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*72614*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 9,  // Results = #10
/*72622*/         OPC_EmitInteger, MVT::i1, 0, 
/*72625*/         OPC_EmitInteger, MVT::i32, 0, 
/*72628*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      MVT::i16, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*72642*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72645*/         OPC_EmitInteger, MVT::i32, 0, 
/*72648*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72651*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 16,  // Results = #17
/*72659*/         OPC_EmitInteger, MVT::i32, 0, 
/*72662*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72665*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 19,  // Results = #20
/*72673*/         OPC_EmitInteger, MVT::i32, 0, 
/*72676*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*72679*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 22,  // Results = #23
/*72687*/         OPC_EmitInteger, MVT::i1, 0, 
/*72690*/         OPC_EmitInteger, MVT::i32, 0, 
/*72693*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      MVT::i16, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*72707*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72710*/         OPC_EmitInteger, MVT::i32, 0, 
/*72713*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72716*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 29,  // Results = #30
/*72724*/         OPC_EmitInteger, MVT::i32, 0, 
/*72727*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72730*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 32,  // Results = #33
/*72738*/         OPC_EmitInteger, MVT::i32, 0, 
/*72741*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*72744*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 35,  // Results = #36
/*72752*/         OPC_EmitInteger, MVT::i1, 0, 
/*72755*/         OPC_EmitInteger, MVT::i32, 0, 
/*72758*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      MVT::i16, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*72772*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*72775*/         OPC_EmitInteger, MVT::i32, 0, 
/*72778*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72781*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 42,  // Results = #43
/*72789*/         OPC_EmitInteger, MVT::i32, 0, 
/*72792*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72795*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 45,  // Results = #46
/*72803*/         OPC_EmitInteger, MVT::i32, 0, 
/*72806*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*72809*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 0, 48,  // Results = #49
/*72817*/         OPC_EmitInteger, MVT::i1, 0, 
/*72820*/         OPC_EmitInteger, MVT::i32, 0, 
/*72823*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      MVT::i16, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*72837*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*72840*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 5997:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i16 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*72855*/       0, /*End of Scope*/
/*72856*/     /*Scope*/ 10|128,1/*138*/, /*->72996*/
/*72858*/       OPC_CheckChild0Integer, 118|128,46/*6006*/, 
/*72861*/       OPC_RecordChild1, // #0 = $addr
/*72862*/       OPC_Scope, 65, /*->72929*/ // 2 children in Scope
/*72864*/         OPC_CheckChild1Type, MVT::v2i32,
/*72866*/         OPC_RecordChild2, // #1 = $rsrc
/*72867*/         OPC_RecordChild3, // #2 = $sampler
/*72868*/         OPC_RecordChild4, // #3 = $dmask
/*72869*/         OPC_RecordChild5, // #4 = $unorm
/*72870*/         OPC_RecordChild6, // #5 = $r128
/*72871*/         OPC_RecordChild7, // #6 = $da
/*72872*/         OPC_MoveChild, 8,
/*72874*/         OPC_RecordNode, // #7 = $glc
/*72875*/         OPC_MoveParent,
/*72876*/         OPC_MoveChild, 9,
/*72878*/         OPC_RecordNode, // #8 = $slc
/*72879*/         OPC_MoveParent,
/*72880*/         OPC_MoveChild, 10,
/*72882*/         OPC_RecordNode, // #9 = $tfe
/*72883*/         OPC_MoveParent,
/*72884*/         OPC_MoveChild, 11,
/*72886*/         OPC_RecordNode, // #10 = $lwe
/*72887*/         OPC_MoveParent,
/*72888*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*72891*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72894*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72897*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72900*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72903*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72906*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*72909*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6006:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72929*/       /*Scope*/ 65, /*->72995*/
/*72930*/         OPC_CheckChild1Type, MVT::v4i32,
/*72932*/         OPC_RecordChild2, // #1 = $rsrc
/*72933*/         OPC_RecordChild3, // #2 = $sampler
/*72934*/         OPC_RecordChild4, // #3 = $dmask
/*72935*/         OPC_RecordChild5, // #4 = $unorm
/*72936*/         OPC_RecordChild6, // #5 = $r128
/*72937*/         OPC_RecordChild7, // #6 = $da
/*72938*/         OPC_MoveChild, 8,
/*72940*/         OPC_RecordNode, // #7 = $glc
/*72941*/         OPC_MoveParent,
/*72942*/         OPC_MoveChild, 9,
/*72944*/         OPC_RecordNode, // #8 = $slc
/*72945*/         OPC_MoveParent,
/*72946*/         OPC_MoveChild, 10,
/*72948*/         OPC_RecordNode, // #9 = $tfe
/*72949*/         OPC_MoveParent,
/*72950*/         OPC_MoveChild, 11,
/*72952*/         OPC_RecordNode, // #10 = $lwe
/*72953*/         OPC_MoveParent,
/*72954*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*72957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*72963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*72966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*72969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*72972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*72975*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*72978*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6006:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*72995*/       0, /*End of Scope*/
/*72996*/     /*Scope*/ 69, /*->73066*/
/*72997*/       OPC_CheckChild0Integer, 7|128,47/*6023*/, 
/*73000*/       OPC_RecordChild1, // #0 = $addr
/*73001*/       OPC_CheckChild1Type, MVT::v4i32,
/*73003*/       OPC_RecordChild2, // #1 = $rsrc
/*73004*/       OPC_RecordChild3, // #2 = $sampler
/*73005*/       OPC_RecordChild4, // #3 = $dmask
/*73006*/       OPC_RecordChild5, // #4 = $unorm
/*73007*/       OPC_RecordChild6, // #5 = $r128
/*73008*/       OPC_RecordChild7, // #6 = $da
/*73009*/       OPC_MoveChild, 8,
/*73011*/       OPC_RecordNode, // #7 = $glc
/*73012*/       OPC_MoveParent,
/*73013*/       OPC_MoveChild, 9,
/*73015*/       OPC_RecordNode, // #8 = $slc
/*73016*/       OPC_MoveParent,
/*73017*/       OPC_MoveChild, 10,
/*73019*/       OPC_RecordNode, // #9 = $tfe
/*73020*/       OPC_MoveParent,
/*73021*/       OPC_MoveChild, 11,
/*73023*/       OPC_RecordNode, // #10 = $lwe
/*73024*/       OPC_MoveParent,
/*73025*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73028*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73031*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73034*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73037*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73040*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73043*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73046*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73049*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6023:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73066*/     /*Scope*/ 69, /*->73136*/
/*73067*/       OPC_CheckChild0Integer, 9|128,47/*6025*/, 
/*73070*/       OPC_RecordChild1, // #0 = $addr
/*73071*/       OPC_CheckChild1Type, MVT::v4i32,
/*73073*/       OPC_RecordChild2, // #1 = $rsrc
/*73074*/       OPC_RecordChild3, // #2 = $sampler
/*73075*/       OPC_RecordChild4, // #3 = $dmask
/*73076*/       OPC_RecordChild5, // #4 = $unorm
/*73077*/       OPC_RecordChild6, // #5 = $r128
/*73078*/       OPC_RecordChild7, // #6 = $da
/*73079*/       OPC_MoveChild, 8,
/*73081*/       OPC_RecordNode, // #7 = $glc
/*73082*/       OPC_MoveParent,
/*73083*/       OPC_MoveChild, 9,
/*73085*/       OPC_RecordNode, // #8 = $slc
/*73086*/       OPC_MoveParent,
/*73087*/       OPC_MoveChild, 10,
/*73089*/       OPC_RecordNode, // #9 = $tfe
/*73090*/       OPC_MoveParent,
/*73091*/       OPC_MoveChild, 11,
/*73093*/       OPC_RecordNode, // #10 = $lwe
/*73094*/       OPC_MoveParent,
/*73095*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73098*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73101*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73104*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73107*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73110*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73113*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73116*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73119*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6025:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73136*/     /*Scope*/ 69, /*->73206*/
/*73137*/       OPC_CheckChild0Integer, 119|128,46/*6007*/, 
/*73140*/       OPC_RecordChild1, // #0 = $addr
/*73141*/       OPC_CheckChild1Type, MVT::v4i32,
/*73143*/       OPC_RecordChild2, // #1 = $rsrc
/*73144*/       OPC_RecordChild3, // #2 = $sampler
/*73145*/       OPC_RecordChild4, // #3 = $dmask
/*73146*/       OPC_RecordChild5, // #4 = $unorm
/*73147*/       OPC_RecordChild6, // #5 = $r128
/*73148*/       OPC_RecordChild7, // #6 = $da
/*73149*/       OPC_MoveChild, 8,
/*73151*/       OPC_RecordNode, // #7 = $glc
/*73152*/       OPC_MoveParent,
/*73153*/       OPC_MoveChild, 9,
/*73155*/       OPC_RecordNode, // #8 = $slc
/*73156*/       OPC_MoveParent,
/*73157*/       OPC_MoveChild, 10,
/*73159*/       OPC_RecordNode, // #9 = $tfe
/*73160*/       OPC_MoveParent,
/*73161*/       OPC_MoveChild, 11,
/*73163*/       OPC_RecordNode, // #10 = $lwe
/*73164*/       OPC_MoveParent,
/*73165*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73168*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73171*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73174*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73177*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73180*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73183*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73186*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73189*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6007:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73206*/     /*Scope*/ 10|128,1/*138*/, /*->73346*/
/*73208*/       OPC_CheckChild0Integer, 120|128,46/*6008*/, 
/*73211*/       OPC_RecordChild1, // #0 = $addr
/*73212*/       OPC_Scope, 65, /*->73279*/ // 2 children in Scope
/*73214*/         OPC_CheckChild1Type, MVT::v4i32,
/*73216*/         OPC_RecordChild2, // #1 = $rsrc
/*73217*/         OPC_RecordChild3, // #2 = $sampler
/*73218*/         OPC_RecordChild4, // #3 = $dmask
/*73219*/         OPC_RecordChild5, // #4 = $unorm
/*73220*/         OPC_RecordChild6, // #5 = $r128
/*73221*/         OPC_RecordChild7, // #6 = $da
/*73222*/         OPC_MoveChild, 8,
/*73224*/         OPC_RecordNode, // #7 = $glc
/*73225*/         OPC_MoveParent,
/*73226*/         OPC_MoveChild, 9,
/*73228*/         OPC_RecordNode, // #8 = $slc
/*73229*/         OPC_MoveParent,
/*73230*/         OPC_MoveChild, 10,
/*73232*/         OPC_RecordNode, // #9 = $tfe
/*73233*/         OPC_MoveParent,
/*73234*/         OPC_MoveChild, 11,
/*73236*/         OPC_RecordNode, // #10 = $lwe
/*73237*/         OPC_MoveParent,
/*73238*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73241*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73244*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73247*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73250*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73253*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73256*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73259*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73262*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6008:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73279*/       /*Scope*/ 65, /*->73345*/
/*73280*/         OPC_CheckChild1Type, MVT::v8i32,
/*73282*/         OPC_RecordChild2, // #1 = $rsrc
/*73283*/         OPC_RecordChild3, // #2 = $sampler
/*73284*/         OPC_RecordChild4, // #3 = $dmask
/*73285*/         OPC_RecordChild5, // #4 = $unorm
/*73286*/         OPC_RecordChild6, // #5 = $r128
/*73287*/         OPC_RecordChild7, // #6 = $da
/*73288*/         OPC_MoveChild, 8,
/*73290*/         OPC_RecordNode, // #7 = $glc
/*73291*/         OPC_MoveParent,
/*73292*/         OPC_MoveChild, 9,
/*73294*/         OPC_RecordNode, // #8 = $slc
/*73295*/         OPC_MoveParent,
/*73296*/         OPC_MoveChild, 10,
/*73298*/         OPC_RecordNode, // #9 = $tfe
/*73299*/         OPC_MoveParent,
/*73300*/         OPC_MoveChild, 11,
/*73302*/         OPC_RecordNode, // #10 = $lwe
/*73303*/         OPC_MoveParent,
/*73304*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73307*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73310*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73313*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73316*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73319*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73322*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73325*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73328*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6008:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73345*/       0, /*End of Scope*/
/*73346*/     /*Scope*/ 10|128,1/*138*/, /*->73486*/
/*73348*/       OPC_CheckChild0Integer, 11|128,47/*6027*/, 
/*73351*/       OPC_RecordChild1, // #0 = $addr
/*73352*/       OPC_Scope, 65, /*->73419*/ // 2 children in Scope
/*73354*/         OPC_CheckChild1Type, MVT::v2i32,
/*73356*/         OPC_RecordChild2, // #1 = $rsrc
/*73357*/         OPC_RecordChild3, // #2 = $sampler
/*73358*/         OPC_RecordChild4, // #3 = $dmask
/*73359*/         OPC_RecordChild5, // #4 = $unorm
/*73360*/         OPC_RecordChild6, // #5 = $r128
/*73361*/         OPC_RecordChild7, // #6 = $da
/*73362*/         OPC_MoveChild, 8,
/*73364*/         OPC_RecordNode, // #7 = $glc
/*73365*/         OPC_MoveParent,
/*73366*/         OPC_MoveChild, 9,
/*73368*/         OPC_RecordNode, // #8 = $slc
/*73369*/         OPC_MoveParent,
/*73370*/         OPC_MoveChild, 10,
/*73372*/         OPC_RecordNode, // #9 = $tfe
/*73373*/         OPC_MoveParent,
/*73374*/         OPC_MoveChild, 11,
/*73376*/         OPC_RecordNode, // #10 = $lwe
/*73377*/         OPC_MoveParent,
/*73378*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73381*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73384*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73390*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73396*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73399*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73402*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6027:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73419*/       /*Scope*/ 65, /*->73485*/
/*73420*/         OPC_CheckChild1Type, MVT::v4i32,
/*73422*/         OPC_RecordChild2, // #1 = $rsrc
/*73423*/         OPC_RecordChild3, // #2 = $sampler
/*73424*/         OPC_RecordChild4, // #3 = $dmask
/*73425*/         OPC_RecordChild5, // #4 = $unorm
/*73426*/         OPC_RecordChild6, // #5 = $r128
/*73427*/         OPC_RecordChild7, // #6 = $da
/*73428*/         OPC_MoveChild, 8,
/*73430*/         OPC_RecordNode, // #7 = $glc
/*73431*/         OPC_MoveParent,
/*73432*/         OPC_MoveChild, 9,
/*73434*/         OPC_RecordNode, // #8 = $slc
/*73435*/         OPC_MoveParent,
/*73436*/         OPC_MoveChild, 10,
/*73438*/         OPC_RecordNode, // #9 = $tfe
/*73439*/         OPC_MoveParent,
/*73440*/         OPC_MoveChild, 11,
/*73442*/         OPC_RecordNode, // #10 = $lwe
/*73443*/         OPC_MoveParent,
/*73444*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73447*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73450*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73453*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73456*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73459*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73462*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73465*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73468*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6027:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73485*/       0, /*End of Scope*/
/*73486*/     /*Scope*/ 69, /*->73556*/
/*73487*/       OPC_CheckChild0Integer, 123|128,46/*6011*/, 
/*73490*/       OPC_RecordChild1, // #0 = $addr
/*73491*/       OPC_CheckChild1Type, MVT::v4i32,
/*73493*/       OPC_RecordChild2, // #1 = $rsrc
/*73494*/       OPC_RecordChild3, // #2 = $sampler
/*73495*/       OPC_RecordChild4, // #3 = $dmask
/*73496*/       OPC_RecordChild5, // #4 = $unorm
/*73497*/       OPC_RecordChild6, // #5 = $r128
/*73498*/       OPC_RecordChild7, // #6 = $da
/*73499*/       OPC_MoveChild, 8,
/*73501*/       OPC_RecordNode, // #7 = $glc
/*73502*/       OPC_MoveParent,
/*73503*/       OPC_MoveChild, 9,
/*73505*/       OPC_RecordNode, // #8 = $slc
/*73506*/       OPC_MoveParent,
/*73507*/       OPC_MoveChild, 10,
/*73509*/       OPC_RecordNode, // #9 = $tfe
/*73510*/       OPC_MoveParent,
/*73511*/       OPC_MoveChild, 11,
/*73513*/       OPC_RecordNode, // #10 = $lwe
/*73514*/       OPC_MoveParent,
/*73515*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73518*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73521*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73524*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73527*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73530*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73533*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73536*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73539*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6011:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73556*/     /*Scope*/ 10|128,1/*138*/, /*->73696*/
/*73558*/       OPC_CheckChild0Integer, 0|128,47/*6016*/, 
/*73561*/       OPC_RecordChild1, // #0 = $addr
/*73562*/       OPC_Scope, 65, /*->73629*/ // 2 children in Scope
/*73564*/         OPC_CheckChild1Type, MVT::v4i32,
/*73566*/         OPC_RecordChild2, // #1 = $rsrc
/*73567*/         OPC_RecordChild3, // #2 = $sampler
/*73568*/         OPC_RecordChild4, // #3 = $dmask
/*73569*/         OPC_RecordChild5, // #4 = $unorm
/*73570*/         OPC_RecordChild6, // #5 = $r128
/*73571*/         OPC_RecordChild7, // #6 = $da
/*73572*/         OPC_MoveChild, 8,
/*73574*/         OPC_RecordNode, // #7 = $glc
/*73575*/         OPC_MoveParent,
/*73576*/         OPC_MoveChild, 9,
/*73578*/         OPC_RecordNode, // #8 = $slc
/*73579*/         OPC_MoveParent,
/*73580*/         OPC_MoveChild, 10,
/*73582*/         OPC_RecordNode, // #9 = $tfe
/*73583*/         OPC_MoveParent,
/*73584*/         OPC_MoveChild, 11,
/*73586*/         OPC_RecordNode, // #10 = $lwe
/*73587*/         OPC_MoveParent,
/*73588*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73591*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73594*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73597*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73600*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73603*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73606*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73609*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73612*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6016:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73629*/       /*Scope*/ 65, /*->73695*/
/*73630*/         OPC_CheckChild1Type, MVT::v8i32,
/*73632*/         OPC_RecordChild2, // #1 = $rsrc
/*73633*/         OPC_RecordChild3, // #2 = $sampler
/*73634*/         OPC_RecordChild4, // #3 = $dmask
/*73635*/         OPC_RecordChild5, // #4 = $unorm
/*73636*/         OPC_RecordChild6, // #5 = $r128
/*73637*/         OPC_RecordChild7, // #6 = $da
/*73638*/         OPC_MoveChild, 8,
/*73640*/         OPC_RecordNode, // #7 = $glc
/*73641*/         OPC_MoveParent,
/*73642*/         OPC_MoveChild, 9,
/*73644*/         OPC_RecordNode, // #8 = $slc
/*73645*/         OPC_MoveParent,
/*73646*/         OPC_MoveChild, 10,
/*73648*/         OPC_RecordNode, // #9 = $tfe
/*73649*/         OPC_MoveParent,
/*73650*/         OPC_MoveChild, 11,
/*73652*/         OPC_RecordNode, // #10 = $lwe
/*73653*/         OPC_MoveParent,
/*73654*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73657*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73660*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73663*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73666*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73669*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73672*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73675*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73678*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6016:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73695*/       0, /*End of Scope*/
/*73696*/     /*Scope*/ 10|128,1/*138*/, /*->73836*/
/*73698*/       OPC_CheckChild0Integer, 2|128,47/*6018*/, 
/*73701*/       OPC_RecordChild1, // #0 = $addr
/*73702*/       OPC_Scope, 65, /*->73769*/ // 2 children in Scope
/*73704*/         OPC_CheckChild1Type, MVT::v4i32,
/*73706*/         OPC_RecordChild2, // #1 = $rsrc
/*73707*/         OPC_RecordChild3, // #2 = $sampler
/*73708*/         OPC_RecordChild4, // #3 = $dmask
/*73709*/         OPC_RecordChild5, // #4 = $unorm
/*73710*/         OPC_RecordChild6, // #5 = $r128
/*73711*/         OPC_RecordChild7, // #6 = $da
/*73712*/         OPC_MoveChild, 8,
/*73714*/         OPC_RecordNode, // #7 = $glc
/*73715*/         OPC_MoveParent,
/*73716*/         OPC_MoveChild, 9,
/*73718*/         OPC_RecordNode, // #8 = $slc
/*73719*/         OPC_MoveParent,
/*73720*/         OPC_MoveChild, 10,
/*73722*/         OPC_RecordNode, // #9 = $tfe
/*73723*/         OPC_MoveParent,
/*73724*/         OPC_MoveChild, 11,
/*73726*/         OPC_RecordNode, // #10 = $lwe
/*73727*/         OPC_MoveParent,
/*73728*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73731*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73734*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73737*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73740*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73743*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73746*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73752*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6018:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73769*/       /*Scope*/ 65, /*->73835*/
/*73770*/         OPC_CheckChild1Type, MVT::v8i32,
/*73772*/         OPC_RecordChild2, // #1 = $rsrc
/*73773*/         OPC_RecordChild3, // #2 = $sampler
/*73774*/         OPC_RecordChild4, // #3 = $dmask
/*73775*/         OPC_RecordChild5, // #4 = $unorm
/*73776*/         OPC_RecordChild6, // #5 = $r128
/*73777*/         OPC_RecordChild7, // #6 = $da
/*73778*/         OPC_MoveChild, 8,
/*73780*/         OPC_RecordNode, // #7 = $glc
/*73781*/         OPC_MoveParent,
/*73782*/         OPC_MoveChild, 9,
/*73784*/         OPC_RecordNode, // #8 = $slc
/*73785*/         OPC_MoveParent,
/*73786*/         OPC_MoveChild, 10,
/*73788*/         OPC_RecordNode, // #9 = $tfe
/*73789*/         OPC_MoveParent,
/*73790*/         OPC_MoveChild, 11,
/*73792*/         OPC_RecordNode, // #10 = $lwe
/*73793*/         OPC_MoveParent,
/*73794*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73803*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73818*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6018:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73835*/       0, /*End of Scope*/
/*73836*/     /*Scope*/ 10|128,1/*138*/, /*->73976*/
/*73838*/       OPC_CheckChild0Integer, 124|128,46/*6012*/, 
/*73841*/       OPC_RecordChild1, // #0 = $addr
/*73842*/       OPC_Scope, 65, /*->73909*/ // 2 children in Scope
/*73844*/         OPC_CheckChild1Type, MVT::v4i32,
/*73846*/         OPC_RecordChild2, // #1 = $rsrc
/*73847*/         OPC_RecordChild3, // #2 = $sampler
/*73848*/         OPC_RecordChild4, // #3 = $dmask
/*73849*/         OPC_RecordChild5, // #4 = $unorm
/*73850*/         OPC_RecordChild6, // #5 = $r128
/*73851*/         OPC_RecordChild7, // #6 = $da
/*73852*/         OPC_MoveChild, 8,
/*73854*/         OPC_RecordNode, // #7 = $glc
/*73855*/         OPC_MoveParent,
/*73856*/         OPC_MoveChild, 9,
/*73858*/         OPC_RecordNode, // #8 = $slc
/*73859*/         OPC_MoveParent,
/*73860*/         OPC_MoveChild, 10,
/*73862*/         OPC_RecordNode, // #9 = $tfe
/*73863*/         OPC_MoveParent,
/*73864*/         OPC_MoveChild, 11,
/*73866*/         OPC_RecordNode, // #10 = $lwe
/*73867*/         OPC_MoveParent,
/*73868*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73877*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73889*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73892*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6012:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73909*/       /*Scope*/ 65, /*->73975*/
/*73910*/         OPC_CheckChild1Type, MVT::v8i32,
/*73912*/         OPC_RecordChild2, // #1 = $rsrc
/*73913*/         OPC_RecordChild3, // #2 = $sampler
/*73914*/         OPC_RecordChild4, // #3 = $dmask
/*73915*/         OPC_RecordChild5, // #4 = $unorm
/*73916*/         OPC_RecordChild6, // #5 = $r128
/*73917*/         OPC_RecordChild7, // #6 = $da
/*73918*/         OPC_MoveChild, 8,
/*73920*/         OPC_RecordNode, // #7 = $glc
/*73921*/         OPC_MoveParent,
/*73922*/         OPC_MoveChild, 9,
/*73924*/         OPC_RecordNode, // #8 = $slc
/*73925*/         OPC_MoveParent,
/*73926*/         OPC_MoveChild, 10,
/*73928*/         OPC_RecordNode, // #9 = $tfe
/*73929*/         OPC_MoveParent,
/*73930*/         OPC_MoveChild, 11,
/*73932*/         OPC_RecordNode, // #10 = $lwe
/*73933*/         OPC_MoveParent,
/*73934*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*73955*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73958*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6012:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73975*/       0, /*End of Scope*/
/*73976*/     /*Scope*/ 69, /*->74046*/
/*73977*/       OPC_CheckChild0Integer, 125|128,46/*6013*/, 
/*73980*/       OPC_RecordChild1, // #0 = $addr
/*73981*/       OPC_CheckChild1Type, MVT::v8i32,
/*73983*/       OPC_RecordChild2, // #1 = $rsrc
/*73984*/       OPC_RecordChild3, // #2 = $sampler
/*73985*/       OPC_RecordChild4, // #3 = $dmask
/*73986*/       OPC_RecordChild5, // #4 = $unorm
/*73987*/       OPC_RecordChild6, // #5 = $r128
/*73988*/       OPC_RecordChild7, // #6 = $da
/*73989*/       OPC_MoveChild, 8,
/*73991*/       OPC_RecordNode, // #7 = $glc
/*73992*/       OPC_MoveParent,
/*73993*/       OPC_MoveChild, 9,
/*73995*/       OPC_RecordNode, // #8 = $slc
/*73996*/       OPC_MoveParent,
/*73997*/       OPC_MoveChild, 10,
/*73999*/       OPC_RecordNode, // #9 = $tfe
/*74000*/       OPC_MoveParent,
/*74001*/       OPC_MoveChild, 11,
/*74003*/       OPC_RecordNode, // #10 = $lwe
/*74004*/       OPC_MoveParent,
/*74005*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74008*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74011*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74014*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74017*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74020*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74023*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74026*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74029*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6013:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74046*/     /*Scope*/ 69, /*->74116*/
/*74047*/       OPC_CheckChild0Integer, 4|128,47/*6020*/, 
/*74050*/       OPC_RecordChild1, // #0 = $addr
/*74051*/       OPC_CheckChild1Type, MVT::v4i32,
/*74053*/       OPC_RecordChild2, // #1 = $rsrc
/*74054*/       OPC_RecordChild3, // #2 = $sampler
/*74055*/       OPC_RecordChild4, // #3 = $dmask
/*74056*/       OPC_RecordChild5, // #4 = $unorm
/*74057*/       OPC_RecordChild6, // #5 = $r128
/*74058*/       OPC_RecordChild7, // #6 = $da
/*74059*/       OPC_MoveChild, 8,
/*74061*/       OPC_RecordNode, // #7 = $glc
/*74062*/       OPC_MoveParent,
/*74063*/       OPC_MoveChild, 9,
/*74065*/       OPC_RecordNode, // #8 = $slc
/*74066*/       OPC_MoveParent,
/*74067*/       OPC_MoveChild, 10,
/*74069*/       OPC_RecordNode, // #9 = $tfe
/*74070*/       OPC_MoveParent,
/*74071*/       OPC_MoveChild, 11,
/*74073*/       OPC_RecordNode, // #10 = $lwe
/*74074*/       OPC_MoveParent,
/*74075*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74078*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74081*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74084*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74087*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74090*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74093*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74096*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74099*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6020:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74116*/     /*Scope*/ 69, /*->74186*/
/*74117*/       OPC_CheckChild0Integer, 13|128,47/*6029*/, 
/*74120*/       OPC_RecordChild1, // #0 = $addr
/*74121*/       OPC_CheckChild1Type, MVT::v4i32,
/*74123*/       OPC_RecordChild2, // #1 = $rsrc
/*74124*/       OPC_RecordChild3, // #2 = $sampler
/*74125*/       OPC_RecordChild4, // #3 = $dmask
/*74126*/       OPC_RecordChild5, // #4 = $unorm
/*74127*/       OPC_RecordChild6, // #5 = $r128
/*74128*/       OPC_RecordChild7, // #6 = $da
/*74129*/       OPC_MoveChild, 8,
/*74131*/       OPC_RecordNode, // #7 = $glc
/*74132*/       OPC_MoveParent,
/*74133*/       OPC_MoveChild, 9,
/*74135*/       OPC_RecordNode, // #8 = $slc
/*74136*/       OPC_MoveParent,
/*74137*/       OPC_MoveChild, 10,
/*74139*/       OPC_RecordNode, // #9 = $tfe
/*74140*/       OPC_MoveParent,
/*74141*/       OPC_MoveChild, 11,
/*74143*/       OPC_RecordNode, // #10 = $lwe
/*74144*/       OPC_MoveParent,
/*74145*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74148*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74151*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74154*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74157*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74160*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74163*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74166*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74169*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6029:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74186*/     /*Scope*/ 10|128,1/*138*/, /*->74326*/
/*74188*/       OPC_CheckChild0Integer, 8|128,47/*6024*/, 
/*74191*/       OPC_RecordChild1, // #0 = $addr
/*74192*/       OPC_Scope, 65, /*->74259*/ // 2 children in Scope
/*74194*/         OPC_CheckChild1Type, MVT::v4i32,
/*74196*/         OPC_RecordChild2, // #1 = $rsrc
/*74197*/         OPC_RecordChild3, // #2 = $sampler
/*74198*/         OPC_RecordChild4, // #3 = $dmask
/*74199*/         OPC_RecordChild5, // #4 = $unorm
/*74200*/         OPC_RecordChild6, // #5 = $r128
/*74201*/         OPC_RecordChild7, // #6 = $da
/*74202*/         OPC_MoveChild, 8,
/*74204*/         OPC_RecordNode, // #7 = $glc
/*74205*/         OPC_MoveParent,
/*74206*/         OPC_MoveChild, 9,
/*74208*/         OPC_RecordNode, // #8 = $slc
/*74209*/         OPC_MoveParent,
/*74210*/         OPC_MoveChild, 10,
/*74212*/         OPC_RecordNode, // #9 = $tfe
/*74213*/         OPC_MoveParent,
/*74214*/         OPC_MoveChild, 11,
/*74216*/         OPC_RecordNode, // #10 = $lwe
/*74217*/         OPC_MoveParent,
/*74218*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74221*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74224*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74227*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74230*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74233*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74236*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74239*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74242*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6024:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74259*/       /*Scope*/ 65, /*->74325*/
/*74260*/         OPC_CheckChild1Type, MVT::v8i32,
/*74262*/         OPC_RecordChild2, // #1 = $rsrc
/*74263*/         OPC_RecordChild3, // #2 = $sampler
/*74264*/         OPC_RecordChild4, // #3 = $dmask
/*74265*/         OPC_RecordChild5, // #4 = $unorm
/*74266*/         OPC_RecordChild6, // #5 = $r128
/*74267*/         OPC_RecordChild7, // #6 = $da
/*74268*/         OPC_MoveChild, 8,
/*74270*/         OPC_RecordNode, // #7 = $glc
/*74271*/         OPC_MoveParent,
/*74272*/         OPC_MoveChild, 9,
/*74274*/         OPC_RecordNode, // #8 = $slc
/*74275*/         OPC_MoveParent,
/*74276*/         OPC_MoveChild, 10,
/*74278*/         OPC_RecordNode, // #9 = $tfe
/*74279*/         OPC_MoveParent,
/*74280*/         OPC_MoveChild, 11,
/*74282*/         OPC_RecordNode, // #10 = $lwe
/*74283*/         OPC_MoveParent,
/*74284*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74287*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74290*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74293*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74296*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74299*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74302*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74308*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6024:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74325*/       0, /*End of Scope*/
/*74326*/     /*Scope*/ 10|128,1/*138*/, /*->74466*/
/*74328*/       OPC_CheckChild0Integer, 10|128,47/*6026*/, 
/*74331*/       OPC_RecordChild1, // #0 = $addr
/*74332*/       OPC_Scope, 65, /*->74399*/ // 2 children in Scope
/*74334*/         OPC_CheckChild1Type, MVT::v4i32,
/*74336*/         OPC_RecordChild2, // #1 = $rsrc
/*74337*/         OPC_RecordChild3, // #2 = $sampler
/*74338*/         OPC_RecordChild4, // #3 = $dmask
/*74339*/         OPC_RecordChild5, // #4 = $unorm
/*74340*/         OPC_RecordChild6, // #5 = $r128
/*74341*/         OPC_RecordChild7, // #6 = $da
/*74342*/         OPC_MoveChild, 8,
/*74344*/         OPC_RecordNode, // #7 = $glc
/*74345*/         OPC_MoveParent,
/*74346*/         OPC_MoveChild, 9,
/*74348*/         OPC_RecordNode, // #8 = $slc
/*74349*/         OPC_MoveParent,
/*74350*/         OPC_MoveChild, 10,
/*74352*/         OPC_RecordNode, // #9 = $tfe
/*74353*/         OPC_MoveParent,
/*74354*/         OPC_MoveChild, 11,
/*74356*/         OPC_RecordNode, // #10 = $lwe
/*74357*/         OPC_MoveParent,
/*74358*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74361*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74364*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74367*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74370*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74373*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74376*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74379*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74382*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6026:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74399*/       /*Scope*/ 65, /*->74465*/
/*74400*/         OPC_CheckChild1Type, MVT::v8i32,
/*74402*/         OPC_RecordChild2, // #1 = $rsrc
/*74403*/         OPC_RecordChild3, // #2 = $sampler
/*74404*/         OPC_RecordChild4, // #3 = $dmask
/*74405*/         OPC_RecordChild5, // #4 = $unorm
/*74406*/         OPC_RecordChild6, // #5 = $r128
/*74407*/         OPC_RecordChild7, // #6 = $da
/*74408*/         OPC_MoveChild, 8,
/*74410*/         OPC_RecordNode, // #7 = $glc
/*74411*/         OPC_MoveParent,
/*74412*/         OPC_MoveChild, 9,
/*74414*/         OPC_RecordNode, // #8 = $slc
/*74415*/         OPC_MoveParent,
/*74416*/         OPC_MoveChild, 10,
/*74418*/         OPC_RecordNode, // #9 = $tfe
/*74419*/         OPC_MoveParent,
/*74420*/         OPC_MoveChild, 11,
/*74422*/         OPC_RecordNode, // #10 = $lwe
/*74423*/         OPC_MoveParent,
/*74424*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74433*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74448*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6026:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74465*/       0, /*End of Scope*/
/*74466*/     /*Scope*/ 10|128,1/*138*/, /*->74606*/
/*74468*/       OPC_CheckChild0Integer, 122|128,46/*6010*/, 
/*74471*/       OPC_RecordChild1, // #0 = $addr
/*74472*/       OPC_Scope, 65, /*->74539*/ // 2 children in Scope
/*74474*/         OPC_CheckChild1Type, MVT::v4i32,
/*74476*/         OPC_RecordChild2, // #1 = $rsrc
/*74477*/         OPC_RecordChild3, // #2 = $sampler
/*74478*/         OPC_RecordChild4, // #3 = $dmask
/*74479*/         OPC_RecordChild5, // #4 = $unorm
/*74480*/         OPC_RecordChild6, // #5 = $r128
/*74481*/         OPC_RecordChild7, // #6 = $da
/*74482*/         OPC_MoveChild, 8,
/*74484*/         OPC_RecordNode, // #7 = $glc
/*74485*/         OPC_MoveParent,
/*74486*/         OPC_MoveChild, 9,
/*74488*/         OPC_RecordNode, // #8 = $slc
/*74489*/         OPC_MoveParent,
/*74490*/         OPC_MoveChild, 10,
/*74492*/         OPC_RecordNode, // #9 = $tfe
/*74493*/         OPC_MoveParent,
/*74494*/         OPC_MoveChild, 11,
/*74496*/         OPC_RecordNode, // #10 = $lwe
/*74497*/         OPC_MoveParent,
/*74498*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74501*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74504*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74507*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74510*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74513*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74516*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74519*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74522*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6010:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74539*/       /*Scope*/ 65, /*->74605*/
/*74540*/         OPC_CheckChild1Type, MVT::v8i32,
/*74542*/         OPC_RecordChild2, // #1 = $rsrc
/*74543*/         OPC_RecordChild3, // #2 = $sampler
/*74544*/         OPC_RecordChild4, // #3 = $dmask
/*74545*/         OPC_RecordChild5, // #4 = $unorm
/*74546*/         OPC_RecordChild6, // #5 = $r128
/*74547*/         OPC_RecordChild7, // #6 = $da
/*74548*/         OPC_MoveChild, 8,
/*74550*/         OPC_RecordNode, // #7 = $glc
/*74551*/         OPC_MoveParent,
/*74552*/         OPC_MoveChild, 9,
/*74554*/         OPC_RecordNode, // #8 = $slc
/*74555*/         OPC_MoveParent,
/*74556*/         OPC_MoveChild, 10,
/*74558*/         OPC_RecordNode, // #9 = $tfe
/*74559*/         OPC_MoveParent,
/*74560*/         OPC_MoveChild, 11,
/*74562*/         OPC_RecordNode, // #10 = $lwe
/*74563*/         OPC_MoveParent,
/*74564*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74573*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74585*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74588*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6010:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74605*/       0, /*End of Scope*/
/*74606*/     /*Scope*/ 69, /*->74676*/
/*74607*/       OPC_CheckChild0Integer, 121|128,46/*6009*/, 
/*74610*/       OPC_RecordChild1, // #0 = $addr
/*74611*/       OPC_CheckChild1Type, MVT::v8i32,
/*74613*/       OPC_RecordChild2, // #1 = $rsrc
/*74614*/       OPC_RecordChild3, // #2 = $sampler
/*74615*/       OPC_RecordChild4, // #3 = $dmask
/*74616*/       OPC_RecordChild5, // #4 = $unorm
/*74617*/       OPC_RecordChild6, // #5 = $r128
/*74618*/       OPC_RecordChild7, // #6 = $da
/*74619*/       OPC_MoveChild, 8,
/*74621*/       OPC_RecordNode, // #7 = $glc
/*74622*/       OPC_MoveParent,
/*74623*/       OPC_MoveChild, 9,
/*74625*/       OPC_RecordNode, // #8 = $slc
/*74626*/       OPC_MoveParent,
/*74627*/       OPC_MoveChild, 10,
/*74629*/       OPC_RecordNode, // #9 = $tfe
/*74630*/       OPC_MoveParent,
/*74631*/       OPC_MoveChild, 11,
/*74633*/       OPC_RecordNode, // #10 = $lwe
/*74634*/       OPC_MoveParent,
/*74635*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74638*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74641*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74644*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74647*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74650*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74653*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74656*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74659*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6009:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74676*/     /*Scope*/ 69, /*->74746*/
/*74677*/       OPC_CheckChild0Integer, 12|128,47/*6028*/, 
/*74680*/       OPC_RecordChild1, // #0 = $addr
/*74681*/       OPC_CheckChild1Type, MVT::v4i32,
/*74683*/       OPC_RecordChild2, // #1 = $rsrc
/*74684*/       OPC_RecordChild3, // #2 = $sampler
/*74685*/       OPC_RecordChild4, // #3 = $dmask
/*74686*/       OPC_RecordChild5, // #4 = $unorm
/*74687*/       OPC_RecordChild6, // #5 = $r128
/*74688*/       OPC_RecordChild7, // #6 = $da
/*74689*/       OPC_MoveChild, 8,
/*74691*/       OPC_RecordNode, // #7 = $glc
/*74692*/       OPC_MoveParent,
/*74693*/       OPC_MoveChild, 9,
/*74695*/       OPC_RecordNode, // #8 = $slc
/*74696*/       OPC_MoveParent,
/*74697*/       OPC_MoveChild, 10,
/*74699*/       OPC_RecordNode, // #9 = $tfe
/*74700*/       OPC_MoveParent,
/*74701*/       OPC_MoveChild, 11,
/*74703*/       OPC_RecordNode, // #10 = $lwe
/*74704*/       OPC_MoveParent,
/*74705*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74708*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74711*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74714*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74717*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74720*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74723*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74726*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74729*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6028:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74746*/     /*Scope*/ 10|128,1/*138*/, /*->74886*/
/*74748*/       OPC_CheckChild0Integer, 6|128,47/*6022*/, 
/*74751*/       OPC_RecordChild1, // #0 = $addr
/*74752*/       OPC_Scope, 65, /*->74819*/ // 2 children in Scope
/*74754*/         OPC_CheckChild1Type, MVT::v4i32,
/*74756*/         OPC_RecordChild2, // #1 = $rsrc
/*74757*/         OPC_RecordChild3, // #2 = $sampler
/*74758*/         OPC_RecordChild4, // #3 = $dmask
/*74759*/         OPC_RecordChild5, // #4 = $unorm
/*74760*/         OPC_RecordChild6, // #5 = $r128
/*74761*/         OPC_RecordChild7, // #6 = $da
/*74762*/         OPC_MoveChild, 8,
/*74764*/         OPC_RecordNode, // #7 = $glc
/*74765*/         OPC_MoveParent,
/*74766*/         OPC_MoveChild, 9,
/*74768*/         OPC_RecordNode, // #8 = $slc
/*74769*/         OPC_MoveParent,
/*74770*/         OPC_MoveChild, 10,
/*74772*/         OPC_RecordNode, // #9 = $tfe
/*74773*/         OPC_MoveParent,
/*74774*/         OPC_MoveChild, 11,
/*74776*/         OPC_RecordNode, // #10 = $lwe
/*74777*/         OPC_MoveParent,
/*74778*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74799*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74802*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6022:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74819*/       /*Scope*/ 65, /*->74885*/
/*74820*/         OPC_CheckChild1Type, MVT::v8i32,
/*74822*/         OPC_RecordChild2, // #1 = $rsrc
/*74823*/         OPC_RecordChild3, // #2 = $sampler
/*74824*/         OPC_RecordChild4, // #3 = $dmask
/*74825*/         OPC_RecordChild5, // #4 = $unorm
/*74826*/         OPC_RecordChild6, // #5 = $r128
/*74827*/         OPC_RecordChild7, // #6 = $da
/*74828*/         OPC_MoveChild, 8,
/*74830*/         OPC_RecordNode, // #7 = $glc
/*74831*/         OPC_MoveParent,
/*74832*/         OPC_MoveChild, 9,
/*74834*/         OPC_RecordNode, // #8 = $slc
/*74835*/         OPC_MoveParent,
/*74836*/         OPC_MoveChild, 10,
/*74838*/         OPC_RecordNode, // #9 = $tfe
/*74839*/         OPC_MoveParent,
/*74840*/         OPC_MoveChild, 11,
/*74842*/         OPC_RecordNode, // #10 = $lwe
/*74843*/         OPC_MoveParent,
/*74844*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74847*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74850*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74853*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74856*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74859*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74862*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74865*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74868*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6022:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74885*/       0, /*End of Scope*/
/*74886*/     /*Scope*/ 69, /*->74956*/
/*74887*/       OPC_CheckChild0Integer, 1|128,47/*6017*/, 
/*74890*/       OPC_RecordChild1, // #0 = $addr
/*74891*/       OPC_CheckChild1Type, MVT::v8i32,
/*74893*/       OPC_RecordChild2, // #1 = $rsrc
/*74894*/       OPC_RecordChild3, // #2 = $sampler
/*74895*/       OPC_RecordChild4, // #3 = $dmask
/*74896*/       OPC_RecordChild5, // #4 = $unorm
/*74897*/       OPC_RecordChild6, // #5 = $r128
/*74898*/       OPC_RecordChild7, // #6 = $da
/*74899*/       OPC_MoveChild, 8,
/*74901*/       OPC_RecordNode, // #7 = $glc
/*74902*/       OPC_MoveParent,
/*74903*/       OPC_MoveChild, 9,
/*74905*/       OPC_RecordNode, // #8 = $slc
/*74906*/       OPC_MoveParent,
/*74907*/       OPC_MoveChild, 10,
/*74909*/       OPC_RecordNode, // #9 = $tfe
/*74910*/       OPC_MoveParent,
/*74911*/       OPC_MoveChild, 11,
/*74913*/       OPC_RecordNode, // #10 = $lwe
/*74914*/       OPC_MoveParent,
/*74915*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74918*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74921*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74924*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74927*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74930*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74933*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74936*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74939*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6017:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74956*/     /*Scope*/ 69, /*->75026*/
/*74957*/       OPC_CheckChild0Integer, 3|128,47/*6019*/, 
/*74960*/       OPC_RecordChild1, // #0 = $addr
/*74961*/       OPC_CheckChild1Type, MVT::v8i32,
/*74963*/       OPC_RecordChild2, // #1 = $rsrc
/*74964*/       OPC_RecordChild3, // #2 = $sampler
/*74965*/       OPC_RecordChild4, // #3 = $dmask
/*74966*/       OPC_RecordChild5, // #4 = $unorm
/*74967*/       OPC_RecordChild6, // #5 = $r128
/*74968*/       OPC_RecordChild7, // #6 = $da
/*74969*/       OPC_MoveChild, 8,
/*74971*/       OPC_RecordNode, // #7 = $glc
/*74972*/       OPC_MoveParent,
/*74973*/       OPC_MoveChild, 9,
/*74975*/       OPC_RecordNode, // #8 = $slc
/*74976*/       OPC_MoveParent,
/*74977*/       OPC_MoveChild, 10,
/*74979*/       OPC_RecordNode, // #9 = $tfe
/*74980*/       OPC_MoveParent,
/*74981*/       OPC_MoveChild, 11,
/*74983*/       OPC_RecordNode, // #10 = $lwe
/*74984*/       OPC_MoveParent,
/*74985*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74988*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74991*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74994*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74997*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75000*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75003*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75006*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75009*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6019:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75026*/     /*Scope*/ 69, /*->75096*/
/*75027*/       OPC_CheckChild0Integer, 127|128,46/*6015*/, 
/*75030*/       OPC_RecordChild1, // #0 = $addr
/*75031*/       OPC_CheckChild1Type, MVT::v8i32,
/*75033*/       OPC_RecordChild2, // #1 = $rsrc
/*75034*/       OPC_RecordChild3, // #2 = $sampler
/*75035*/       OPC_RecordChild4, // #3 = $dmask
/*75036*/       OPC_RecordChild5, // #4 = $unorm
/*75037*/       OPC_RecordChild6, // #5 = $r128
/*75038*/       OPC_RecordChild7, // #6 = $da
/*75039*/       OPC_MoveChild, 8,
/*75041*/       OPC_RecordNode, // #7 = $glc
/*75042*/       OPC_MoveParent,
/*75043*/       OPC_MoveChild, 9,
/*75045*/       OPC_RecordNode, // #8 = $slc
/*75046*/       OPC_MoveParent,
/*75047*/       OPC_MoveChild, 10,
/*75049*/       OPC_RecordNode, // #9 = $tfe
/*75050*/       OPC_MoveParent,
/*75051*/       OPC_MoveChild, 11,
/*75053*/       OPC_RecordNode, // #10 = $lwe
/*75054*/       OPC_MoveParent,
/*75055*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75058*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75061*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75064*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75067*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75070*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75073*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75076*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75079*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6015:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75096*/     /*Scope*/ 69, /*->75166*/
/*75097*/       OPC_CheckChild0Integer, 126|128,46/*6014*/, 
/*75100*/       OPC_RecordChild1, // #0 = $addr
/*75101*/       OPC_CheckChild1Type, MVT::v8i32,
/*75103*/       OPC_RecordChild2, // #1 = $rsrc
/*75104*/       OPC_RecordChild3, // #2 = $sampler
/*75105*/       OPC_RecordChild4, // #3 = $dmask
/*75106*/       OPC_RecordChild5, // #4 = $unorm
/*75107*/       OPC_RecordChild6, // #5 = $r128
/*75108*/       OPC_RecordChild7, // #6 = $da
/*75109*/       OPC_MoveChild, 8,
/*75111*/       OPC_RecordNode, // #7 = $glc
/*75112*/       OPC_MoveParent,
/*75113*/       OPC_MoveChild, 9,
/*75115*/       OPC_RecordNode, // #8 = $slc
/*75116*/       OPC_MoveParent,
/*75117*/       OPC_MoveChild, 10,
/*75119*/       OPC_RecordNode, // #9 = $tfe
/*75120*/       OPC_MoveParent,
/*75121*/       OPC_MoveChild, 11,
/*75123*/       OPC_RecordNode, // #10 = $lwe
/*75124*/       OPC_MoveParent,
/*75125*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75128*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75131*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75134*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75137*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75140*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75143*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75146*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75149*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6014:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75166*/     /*Scope*/ 10|128,1/*138*/, /*->75306*/
/*75168*/       OPC_CheckChild0Integer, 5|128,47/*6021*/, 
/*75171*/       OPC_RecordChild1, // #0 = $addr
/*75172*/       OPC_Scope, 65, /*->75239*/ // 2 children in Scope
/*75174*/         OPC_CheckChild1Type, MVT::v4i32,
/*75176*/         OPC_RecordChild2, // #1 = $rsrc
/*75177*/         OPC_RecordChild3, // #2 = $sampler
/*75178*/         OPC_RecordChild4, // #3 = $dmask
/*75179*/         OPC_RecordChild5, // #4 = $unorm
/*75180*/         OPC_RecordChild6, // #5 = $r128
/*75181*/         OPC_RecordChild7, // #6 = $da
/*75182*/         OPC_MoveChild, 8,
/*75184*/         OPC_RecordNode, // #7 = $glc
/*75185*/         OPC_MoveParent,
/*75186*/         OPC_MoveChild, 9,
/*75188*/         OPC_RecordNode, // #8 = $slc
/*75189*/         OPC_MoveParent,
/*75190*/         OPC_MoveChild, 10,
/*75192*/         OPC_RecordNode, // #9 = $tfe
/*75193*/         OPC_MoveParent,
/*75194*/         OPC_MoveChild, 11,
/*75196*/         OPC_RecordNode, // #10 = $lwe
/*75197*/         OPC_MoveParent,
/*75198*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75201*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75204*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75207*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75210*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75213*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75216*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75222*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6021:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75239*/       /*Scope*/ 65, /*->75305*/
/*75240*/         OPC_CheckChild1Type, MVT::v8i32,
/*75242*/         OPC_RecordChild2, // #1 = $rsrc
/*75243*/         OPC_RecordChild3, // #2 = $sampler
/*75244*/         OPC_RecordChild4, // #3 = $dmask
/*75245*/         OPC_RecordChild5, // #4 = $unorm
/*75246*/         OPC_RecordChild6, // #5 = $r128
/*75247*/         OPC_RecordChild7, // #6 = $da
/*75248*/         OPC_MoveChild, 8,
/*75250*/         OPC_RecordNode, // #7 = $glc
/*75251*/         OPC_MoveParent,
/*75252*/         OPC_MoveChild, 9,
/*75254*/         OPC_RecordNode, // #8 = $slc
/*75255*/         OPC_MoveParent,
/*75256*/         OPC_MoveChild, 10,
/*75258*/         OPC_RecordNode, // #9 = $tfe
/*75259*/         OPC_MoveParent,
/*75260*/         OPC_MoveChild, 11,
/*75262*/         OPC_RecordNode, // #10 = $lwe
/*75263*/         OPC_MoveParent,
/*75264*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75267*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75270*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75273*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75276*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75279*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75282*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75285*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75288*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6021:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75305*/       0, /*End of Scope*/
/*75306*/     /*Scope*/ 80|128,2/*336*/, /*->75644*/
/*75308*/       OPC_CheckChild0Integer, 18|128,47/*6034*/, 
/*75311*/       OPC_RecordChild1, // #0 = $addr
/*75312*/       OPC_Scope, 65, /*->75379*/ // 5 children in Scope
/*75314*/         OPC_CheckChild1Type, MVT::i32,
/*75316*/         OPC_RecordChild2, // #1 = $rsrc
/*75317*/         OPC_RecordChild3, // #2 = $sampler
/*75318*/         OPC_RecordChild4, // #3 = $dmask
/*75319*/         OPC_RecordChild5, // #4 = $unorm
/*75320*/         OPC_RecordChild6, // #5 = $r128
/*75321*/         OPC_RecordChild7, // #6 = $da
/*75322*/         OPC_MoveChild, 8,
/*75324*/         OPC_RecordNode, // #7 = $glc
/*75325*/         OPC_MoveParent,
/*75326*/         OPC_MoveChild, 9,
/*75328*/         OPC_RecordNode, // #8 = $slc
/*75329*/         OPC_MoveParent,
/*75330*/         OPC_MoveChild, 10,
/*75332*/         OPC_RecordNode, // #9 = $tfe
/*75333*/         OPC_MoveParent,
/*75334*/         OPC_MoveChild, 11,
/*75336*/         OPC_RecordNode, // #10 = $lwe
/*75337*/         OPC_MoveParent,
/*75338*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75341*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75344*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75347*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75350*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75353*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75356*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75379*/       /*Scope*/ 65, /*->75445*/
/*75380*/         OPC_CheckChild1Type, MVT::v2i32,
/*75382*/         OPC_RecordChild2, // #1 = $rsrc
/*75383*/         OPC_RecordChild3, // #2 = $sampler
/*75384*/         OPC_RecordChild4, // #3 = $dmask
/*75385*/         OPC_RecordChild5, // #4 = $unorm
/*75386*/         OPC_RecordChild6, // #5 = $r128
/*75387*/         OPC_RecordChild7, // #6 = $da
/*75388*/         OPC_MoveChild, 8,
/*75390*/         OPC_RecordNode, // #7 = $glc
/*75391*/         OPC_MoveParent,
/*75392*/         OPC_MoveChild, 9,
/*75394*/         OPC_RecordNode, // #8 = $slc
/*75395*/         OPC_MoveParent,
/*75396*/         OPC_MoveChild, 10,
/*75398*/         OPC_RecordNode, // #9 = $tfe
/*75399*/         OPC_MoveParent,
/*75400*/         OPC_MoveChild, 11,
/*75402*/         OPC_RecordNode, // #10 = $lwe
/*75403*/         OPC_MoveParent,
/*75404*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75413*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75425*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75428*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75445*/       /*Scope*/ 65, /*->75511*/
/*75446*/         OPC_CheckChild1Type, MVT::v4i32,
/*75448*/         OPC_RecordChild2, // #1 = $rsrc
/*75449*/         OPC_RecordChild3, // #2 = $sampler
/*75450*/         OPC_RecordChild4, // #3 = $dmask
/*75451*/         OPC_RecordChild5, // #4 = $unorm
/*75452*/         OPC_RecordChild6, // #5 = $r128
/*75453*/         OPC_RecordChild7, // #6 = $da
/*75454*/         OPC_MoveChild, 8,
/*75456*/         OPC_RecordNode, // #7 = $glc
/*75457*/         OPC_MoveParent,
/*75458*/         OPC_MoveChild, 9,
/*75460*/         OPC_RecordNode, // #8 = $slc
/*75461*/         OPC_MoveParent,
/*75462*/         OPC_MoveChild, 10,
/*75464*/         OPC_RecordNode, // #9 = $tfe
/*75465*/         OPC_MoveParent,
/*75466*/         OPC_MoveChild, 11,
/*75468*/         OPC_RecordNode, // #10 = $lwe
/*75469*/         OPC_MoveParent,
/*75470*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75473*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75476*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75482*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75485*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75488*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75494*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75511*/       /*Scope*/ 65, /*->75577*/
/*75512*/         OPC_CheckChild1Type, MVT::v8i32,
/*75514*/         OPC_RecordChild2, // #1 = $rsrc
/*75515*/         OPC_RecordChild3, // #2 = $sampler
/*75516*/         OPC_RecordChild4, // #3 = $dmask
/*75517*/         OPC_RecordChild5, // #4 = $unorm
/*75518*/         OPC_RecordChild6, // #5 = $r128
/*75519*/         OPC_RecordChild7, // #6 = $da
/*75520*/         OPC_MoveChild, 8,
/*75522*/         OPC_RecordNode, // #7 = $glc
/*75523*/         OPC_MoveParent,
/*75524*/         OPC_MoveChild, 9,
/*75526*/         OPC_RecordNode, // #8 = $slc
/*75527*/         OPC_MoveParent,
/*75528*/         OPC_MoveChild, 10,
/*75530*/         OPC_RecordNode, // #9 = $tfe
/*75531*/         OPC_MoveParent,
/*75532*/         OPC_MoveChild, 11,
/*75534*/         OPC_RecordNode, // #10 = $lwe
/*75535*/         OPC_MoveParent,
/*75536*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75539*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75542*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75545*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75548*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75551*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75554*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75557*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75560*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75577*/       /*Scope*/ 65, /*->75643*/
/*75578*/         OPC_CheckChild1Type, MVT::v16i32,
/*75580*/         OPC_RecordChild2, // #1 = $rsrc
/*75581*/         OPC_RecordChild3, // #2 = $sampler
/*75582*/         OPC_RecordChild4, // #3 = $dmask
/*75583*/         OPC_RecordChild5, // #4 = $unorm
/*75584*/         OPC_RecordChild6, // #5 = $r128
/*75585*/         OPC_RecordChild7, // #6 = $da
/*75586*/         OPC_MoveChild, 8,
/*75588*/         OPC_RecordNode, // #7 = $glc
/*75589*/         OPC_MoveParent,
/*75590*/         OPC_MoveChild, 9,
/*75592*/         OPC_RecordNode, // #8 = $slc
/*75593*/         OPC_MoveParent,
/*75594*/         OPC_MoveChild, 10,
/*75596*/         OPC_RecordNode, // #9 = $tfe
/*75597*/         OPC_MoveParent,
/*75598*/         OPC_MoveChild, 11,
/*75600*/         OPC_RecordNode, // #10 = $lwe
/*75601*/         OPC_MoveParent,
/*75602*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75623*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75626*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75643*/       0, /*End of Scope*/
/*75644*/     /*Scope*/ 80|128,2/*336*/, /*->75982*/
/*75646*/       OPC_CheckChild0Integer, 47|128,47/*6063*/, 
/*75649*/       OPC_RecordChild1, // #0 = $addr
/*75650*/       OPC_Scope, 65, /*->75717*/ // 5 children in Scope
/*75652*/         OPC_CheckChild1Type, MVT::i32,
/*75654*/         OPC_RecordChild2, // #1 = $rsrc
/*75655*/         OPC_RecordChild3, // #2 = $sampler
/*75656*/         OPC_RecordChild4, // #3 = $dmask
/*75657*/         OPC_RecordChild5, // #4 = $unorm
/*75658*/         OPC_RecordChild6, // #5 = $r128
/*75659*/         OPC_RecordChild7, // #6 = $da
/*75660*/         OPC_MoveChild, 8,
/*75662*/         OPC_RecordNode, // #7 = $glc
/*75663*/         OPC_MoveParent,
/*75664*/         OPC_MoveChild, 9,
/*75666*/         OPC_RecordNode, // #8 = $slc
/*75667*/         OPC_MoveParent,
/*75668*/         OPC_MoveChild, 10,
/*75670*/         OPC_RecordNode, // #9 = $tfe
/*75671*/         OPC_MoveParent,
/*75672*/         OPC_MoveChild, 11,
/*75674*/         OPC_RecordNode, // #10 = $lwe
/*75675*/         OPC_MoveParent,
/*75676*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75679*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75682*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75685*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75688*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75691*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75694*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75700*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75717*/       /*Scope*/ 65, /*->75783*/
/*75718*/         OPC_CheckChild1Type, MVT::v2i32,
/*75720*/         OPC_RecordChild2, // #1 = $rsrc
/*75721*/         OPC_RecordChild3, // #2 = $sampler
/*75722*/         OPC_RecordChild4, // #3 = $dmask
/*75723*/         OPC_RecordChild5, // #4 = $unorm
/*75724*/         OPC_RecordChild6, // #5 = $r128
/*75725*/         OPC_RecordChild7, // #6 = $da
/*75726*/         OPC_MoveChild, 8,
/*75728*/         OPC_RecordNode, // #7 = $glc
/*75729*/         OPC_MoveParent,
/*75730*/         OPC_MoveChild, 9,
/*75732*/         OPC_RecordNode, // #8 = $slc
/*75733*/         OPC_MoveParent,
/*75734*/         OPC_MoveChild, 10,
/*75736*/         OPC_RecordNode, // #9 = $tfe
/*75737*/         OPC_MoveParent,
/*75738*/         OPC_MoveChild, 11,
/*75740*/         OPC_RecordNode, // #10 = $lwe
/*75741*/         OPC_MoveParent,
/*75742*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75745*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75748*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75754*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75757*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75760*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75763*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75766*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75783*/       /*Scope*/ 65, /*->75849*/
/*75784*/         OPC_CheckChild1Type, MVT::v4i32,
/*75786*/         OPC_RecordChild2, // #1 = $rsrc
/*75787*/         OPC_RecordChild3, // #2 = $sampler
/*75788*/         OPC_RecordChild4, // #3 = $dmask
/*75789*/         OPC_RecordChild5, // #4 = $unorm
/*75790*/         OPC_RecordChild6, // #5 = $r128
/*75791*/         OPC_RecordChild7, // #6 = $da
/*75792*/         OPC_MoveChild, 8,
/*75794*/         OPC_RecordNode, // #7 = $glc
/*75795*/         OPC_MoveParent,
/*75796*/         OPC_MoveChild, 9,
/*75798*/         OPC_RecordNode, // #8 = $slc
/*75799*/         OPC_MoveParent,
/*75800*/         OPC_MoveChild, 10,
/*75802*/         OPC_RecordNode, // #9 = $tfe
/*75803*/         OPC_MoveParent,
/*75804*/         OPC_MoveChild, 11,
/*75806*/         OPC_RecordNode, // #10 = $lwe
/*75807*/         OPC_MoveParent,
/*75808*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75811*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75814*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75817*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75820*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75823*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75826*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75829*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75832*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75849*/       /*Scope*/ 65, /*->75915*/
/*75850*/         OPC_CheckChild1Type, MVT::v8i32,
/*75852*/         OPC_RecordChild2, // #1 = $rsrc
/*75853*/         OPC_RecordChild3, // #2 = $sampler
/*75854*/         OPC_RecordChild4, // #3 = $dmask
/*75855*/         OPC_RecordChild5, // #4 = $unorm
/*75856*/         OPC_RecordChild6, // #5 = $r128
/*75857*/         OPC_RecordChild7, // #6 = $da
/*75858*/         OPC_MoveChild, 8,
/*75860*/         OPC_RecordNode, // #7 = $glc
/*75861*/         OPC_MoveParent,
/*75862*/         OPC_MoveChild, 9,
/*75864*/         OPC_RecordNode, // #8 = $slc
/*75865*/         OPC_MoveParent,
/*75866*/         OPC_MoveChild, 10,
/*75868*/         OPC_RecordNode, // #9 = $tfe
/*75869*/         OPC_MoveParent,
/*75870*/         OPC_MoveChild, 11,
/*75872*/         OPC_RecordNode, // #10 = $lwe
/*75873*/         OPC_MoveParent,
/*75874*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75877*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75880*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75883*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75886*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75889*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75892*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75895*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75898*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75915*/       /*Scope*/ 65, /*->75981*/
/*75916*/         OPC_CheckChild1Type, MVT::v16i32,
/*75918*/         OPC_RecordChild2, // #1 = $rsrc
/*75919*/         OPC_RecordChild3, // #2 = $sampler
/*75920*/         OPC_RecordChild4, // #3 = $dmask
/*75921*/         OPC_RecordChild5, // #4 = $unorm
/*75922*/         OPC_RecordChild6, // #5 = $r128
/*75923*/         OPC_RecordChild7, // #6 = $da
/*75924*/         OPC_MoveChild, 8,
/*75926*/         OPC_RecordNode, // #7 = $glc
/*75927*/         OPC_MoveParent,
/*75928*/         OPC_MoveChild, 9,
/*75930*/         OPC_RecordNode, // #8 = $slc
/*75931*/         OPC_MoveParent,
/*75932*/         OPC_MoveChild, 10,
/*75934*/         OPC_RecordNode, // #9 = $tfe
/*75935*/         OPC_MoveParent,
/*75936*/         OPC_MoveChild, 11,
/*75938*/         OPC_RecordNode, // #10 = $lwe
/*75939*/         OPC_MoveParent,
/*75940*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75943*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75946*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75949*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75952*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75955*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75958*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75961*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75964*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75981*/       0, /*End of Scope*/
/*75982*/     /*Scope*/ 80|128,2/*336*/, /*->76320*/
/*75984*/       OPC_CheckChild0Integer, 49|128,47/*6065*/, 
/*75987*/       OPC_RecordChild1, // #0 = $addr
/*75988*/       OPC_Scope, 65, /*->76055*/ // 5 children in Scope
/*75990*/         OPC_CheckChild1Type, MVT::i32,
/*75992*/         OPC_RecordChild2, // #1 = $rsrc
/*75993*/         OPC_RecordChild3, // #2 = $sampler
/*75994*/         OPC_RecordChild4, // #3 = $dmask
/*75995*/         OPC_RecordChild5, // #4 = $unorm
/*75996*/         OPC_RecordChild6, // #5 = $r128
/*75997*/         OPC_RecordChild7, // #6 = $da
/*75998*/         OPC_MoveChild, 8,
/*76000*/         OPC_RecordNode, // #7 = $glc
/*76001*/         OPC_MoveParent,
/*76002*/         OPC_MoveChild, 9,
/*76004*/         OPC_RecordNode, // #8 = $slc
/*76005*/         OPC_MoveParent,
/*76006*/         OPC_MoveChild, 10,
/*76008*/         OPC_RecordNode, // #9 = $tfe
/*76009*/         OPC_MoveParent,
/*76010*/         OPC_MoveChild, 11,
/*76012*/         OPC_RecordNode, // #10 = $lwe
/*76013*/         OPC_MoveParent,
/*76014*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76035*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76038*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76055*/       /*Scope*/ 65, /*->76121*/
/*76056*/         OPC_CheckChild1Type, MVT::v2i32,
/*76058*/         OPC_RecordChild2, // #1 = $rsrc
/*76059*/         OPC_RecordChild3, // #2 = $sampler
/*76060*/         OPC_RecordChild4, // #3 = $dmask
/*76061*/         OPC_RecordChild5, // #4 = $unorm
/*76062*/         OPC_RecordChild6, // #5 = $r128
/*76063*/         OPC_RecordChild7, // #6 = $da
/*76064*/         OPC_MoveChild, 8,
/*76066*/         OPC_RecordNode, // #7 = $glc
/*76067*/         OPC_MoveParent,
/*76068*/         OPC_MoveChild, 9,
/*76070*/         OPC_RecordNode, // #8 = $slc
/*76071*/         OPC_MoveParent,
/*76072*/         OPC_MoveChild, 10,
/*76074*/         OPC_RecordNode, // #9 = $tfe
/*76075*/         OPC_MoveParent,
/*76076*/         OPC_MoveChild, 11,
/*76078*/         OPC_RecordNode, // #10 = $lwe
/*76079*/         OPC_MoveParent,
/*76080*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76083*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76086*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76089*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76092*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76095*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76098*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76101*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76104*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76121*/       /*Scope*/ 65, /*->76187*/
/*76122*/         OPC_CheckChild1Type, MVT::v4i32,
/*76124*/         OPC_RecordChild2, // #1 = $rsrc
/*76125*/         OPC_RecordChild3, // #2 = $sampler
/*76126*/         OPC_RecordChild4, // #3 = $dmask
/*76127*/         OPC_RecordChild5, // #4 = $unorm
/*76128*/         OPC_RecordChild6, // #5 = $r128
/*76129*/         OPC_RecordChild7, // #6 = $da
/*76130*/         OPC_MoveChild, 8,
/*76132*/         OPC_RecordNode, // #7 = $glc
/*76133*/         OPC_MoveParent,
/*76134*/         OPC_MoveChild, 9,
/*76136*/         OPC_RecordNode, // #8 = $slc
/*76137*/         OPC_MoveParent,
/*76138*/         OPC_MoveChild, 10,
/*76140*/         OPC_RecordNode, // #9 = $tfe
/*76141*/         OPC_MoveParent,
/*76142*/         OPC_MoveChild, 11,
/*76144*/         OPC_RecordNode, // #10 = $lwe
/*76145*/         OPC_MoveParent,
/*76146*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76149*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76152*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76155*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76158*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76161*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76164*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76170*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76187*/       /*Scope*/ 65, /*->76253*/
/*76188*/         OPC_CheckChild1Type, MVT::v8i32,
/*76190*/         OPC_RecordChild2, // #1 = $rsrc
/*76191*/         OPC_RecordChild3, // #2 = $sampler
/*76192*/         OPC_RecordChild4, // #3 = $dmask
/*76193*/         OPC_RecordChild5, // #4 = $unorm
/*76194*/         OPC_RecordChild6, // #5 = $r128
/*76195*/         OPC_RecordChild7, // #6 = $da
/*76196*/         OPC_MoveChild, 8,
/*76198*/         OPC_RecordNode, // #7 = $glc
/*76199*/         OPC_MoveParent,
/*76200*/         OPC_MoveChild, 9,
/*76202*/         OPC_RecordNode, // #8 = $slc
/*76203*/         OPC_MoveParent,
/*76204*/         OPC_MoveChild, 10,
/*76206*/         OPC_RecordNode, // #9 = $tfe
/*76207*/         OPC_MoveParent,
/*76208*/         OPC_MoveChild, 11,
/*76210*/         OPC_RecordNode, // #10 = $lwe
/*76211*/         OPC_MoveParent,
/*76212*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76215*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76218*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76221*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76224*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76227*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76230*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76233*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76236*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76253*/       /*Scope*/ 65, /*->76319*/
/*76254*/         OPC_CheckChild1Type, MVT::v16i32,
/*76256*/         OPC_RecordChild2, // #1 = $rsrc
/*76257*/         OPC_RecordChild3, // #2 = $sampler
/*76258*/         OPC_RecordChild4, // #3 = $dmask
/*76259*/         OPC_RecordChild5, // #4 = $unorm
/*76260*/         OPC_RecordChild6, // #5 = $r128
/*76261*/         OPC_RecordChild7, // #6 = $da
/*76262*/         OPC_MoveChild, 8,
/*76264*/         OPC_RecordNode, // #7 = $glc
/*76265*/         OPC_MoveParent,
/*76266*/         OPC_MoveChild, 9,
/*76268*/         OPC_RecordNode, // #8 = $slc
/*76269*/         OPC_MoveParent,
/*76270*/         OPC_MoveChild, 10,
/*76272*/         OPC_RecordNode, // #9 = $tfe
/*76273*/         OPC_MoveParent,
/*76274*/         OPC_MoveChild, 11,
/*76276*/         OPC_RecordNode, // #10 = $lwe
/*76277*/         OPC_MoveParent,
/*76278*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76281*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76284*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76290*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76293*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76296*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76302*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76319*/       0, /*End of Scope*/
/*76320*/     /*Scope*/ 80|128,2/*336*/, /*->76658*/
/*76322*/       OPC_CheckChild0Integer, 50|128,47/*6066*/, 
/*76325*/       OPC_RecordChild1, // #0 = $addr
/*76326*/       OPC_Scope, 65, /*->76393*/ // 5 children in Scope
/*76328*/         OPC_CheckChild1Type, MVT::i32,
/*76330*/         OPC_RecordChild2, // #1 = $rsrc
/*76331*/         OPC_RecordChild3, // #2 = $sampler
/*76332*/         OPC_RecordChild4, // #3 = $dmask
/*76333*/         OPC_RecordChild5, // #4 = $unorm
/*76334*/         OPC_RecordChild6, // #5 = $r128
/*76335*/         OPC_RecordChild7, // #6 = $da
/*76336*/         OPC_MoveChild, 8,
/*76338*/         OPC_RecordNode, // #7 = $glc
/*76339*/         OPC_MoveParent,
/*76340*/         OPC_MoveChild, 9,
/*76342*/         OPC_RecordNode, // #8 = $slc
/*76343*/         OPC_MoveParent,
/*76344*/         OPC_MoveChild, 10,
/*76346*/         OPC_RecordNode, // #9 = $tfe
/*76347*/         OPC_MoveParent,
/*76348*/         OPC_MoveChild, 11,
/*76350*/         OPC_RecordNode, // #10 = $lwe
/*76351*/         OPC_MoveParent,
/*76352*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76355*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76358*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76361*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76364*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76367*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76370*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76373*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76376*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76393*/       /*Scope*/ 65, /*->76459*/
/*76394*/         OPC_CheckChild1Type, MVT::v2i32,
/*76396*/         OPC_RecordChild2, // #1 = $rsrc
/*76397*/         OPC_RecordChild3, // #2 = $sampler
/*76398*/         OPC_RecordChild4, // #3 = $dmask
/*76399*/         OPC_RecordChild5, // #4 = $unorm
/*76400*/         OPC_RecordChild6, // #5 = $r128
/*76401*/         OPC_RecordChild7, // #6 = $da
/*76402*/         OPC_MoveChild, 8,
/*76404*/         OPC_RecordNode, // #7 = $glc
/*76405*/         OPC_MoveParent,
/*76406*/         OPC_MoveChild, 9,
/*76408*/         OPC_RecordNode, // #8 = $slc
/*76409*/         OPC_MoveParent,
/*76410*/         OPC_MoveChild, 10,
/*76412*/         OPC_RecordNode, // #9 = $tfe
/*76413*/         OPC_MoveParent,
/*76414*/         OPC_MoveChild, 11,
/*76416*/         OPC_RecordNode, // #10 = $lwe
/*76417*/         OPC_MoveParent,
/*76418*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76427*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76439*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76442*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76459*/       /*Scope*/ 65, /*->76525*/
/*76460*/         OPC_CheckChild1Type, MVT::v4i32,
/*76462*/         OPC_RecordChild2, // #1 = $rsrc
/*76463*/         OPC_RecordChild3, // #2 = $sampler
/*76464*/         OPC_RecordChild4, // #3 = $dmask
/*76465*/         OPC_RecordChild5, // #4 = $unorm
/*76466*/         OPC_RecordChild6, // #5 = $r128
/*76467*/         OPC_RecordChild7, // #6 = $da
/*76468*/         OPC_MoveChild, 8,
/*76470*/         OPC_RecordNode, // #7 = $glc
/*76471*/         OPC_MoveParent,
/*76472*/         OPC_MoveChild, 9,
/*76474*/         OPC_RecordNode, // #8 = $slc
/*76475*/         OPC_MoveParent,
/*76476*/         OPC_MoveChild, 10,
/*76478*/         OPC_RecordNode, // #9 = $tfe
/*76479*/         OPC_MoveParent,
/*76480*/         OPC_MoveChild, 11,
/*76482*/         OPC_RecordNode, // #10 = $lwe
/*76483*/         OPC_MoveParent,
/*76484*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76487*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76490*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76493*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76496*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76499*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76502*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76505*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76508*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76525*/       /*Scope*/ 65, /*->76591*/
/*76526*/         OPC_CheckChild1Type, MVT::v8i32,
/*76528*/         OPC_RecordChild2, // #1 = $rsrc
/*76529*/         OPC_RecordChild3, // #2 = $sampler
/*76530*/         OPC_RecordChild4, // #3 = $dmask
/*76531*/         OPC_RecordChild5, // #4 = $unorm
/*76532*/         OPC_RecordChild6, // #5 = $r128
/*76533*/         OPC_RecordChild7, // #6 = $da
/*76534*/         OPC_MoveChild, 8,
/*76536*/         OPC_RecordNode, // #7 = $glc
/*76537*/         OPC_MoveParent,
/*76538*/         OPC_MoveChild, 9,
/*76540*/         OPC_RecordNode, // #8 = $slc
/*76541*/         OPC_MoveParent,
/*76542*/         OPC_MoveChild, 10,
/*76544*/         OPC_RecordNode, // #9 = $tfe
/*76545*/         OPC_MoveParent,
/*76546*/         OPC_MoveChild, 11,
/*76548*/         OPC_RecordNode, // #10 = $lwe
/*76549*/         OPC_MoveParent,
/*76550*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76553*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76556*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76559*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76562*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76565*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76568*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76571*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76574*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76591*/       /*Scope*/ 65, /*->76657*/
/*76592*/         OPC_CheckChild1Type, MVT::v16i32,
/*76594*/         OPC_RecordChild2, // #1 = $rsrc
/*76595*/         OPC_RecordChild3, // #2 = $sampler
/*76596*/         OPC_RecordChild4, // #3 = $dmask
/*76597*/         OPC_RecordChild5, // #4 = $unorm
/*76598*/         OPC_RecordChild6, // #5 = $r128
/*76599*/         OPC_RecordChild7, // #6 = $da
/*76600*/         OPC_MoveChild, 8,
/*76602*/         OPC_RecordNode, // #7 = $glc
/*76603*/         OPC_MoveParent,
/*76604*/         OPC_MoveChild, 9,
/*76606*/         OPC_RecordNode, // #8 = $slc
/*76607*/         OPC_MoveParent,
/*76608*/         OPC_MoveChild, 10,
/*76610*/         OPC_RecordNode, // #9 = $tfe
/*76611*/         OPC_MoveParent,
/*76612*/         OPC_MoveChild, 11,
/*76614*/         OPC_RecordNode, // #10 = $lwe
/*76615*/         OPC_MoveParent,
/*76616*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76619*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76622*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76625*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76628*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76631*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76634*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76637*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76657*/       0, /*End of Scope*/
/*76658*/     /*Scope*/ 80|128,2/*336*/, /*->76996*/
/*76660*/       OPC_CheckChild0Integer, 53|128,47/*6069*/, 
/*76663*/       OPC_RecordChild1, // #0 = $addr
/*76664*/       OPC_Scope, 65, /*->76731*/ // 5 children in Scope
/*76666*/         OPC_CheckChild1Type, MVT::i32,
/*76668*/         OPC_RecordChild2, // #1 = $rsrc
/*76669*/         OPC_RecordChild3, // #2 = $sampler
/*76670*/         OPC_RecordChild4, // #3 = $dmask
/*76671*/         OPC_RecordChild5, // #4 = $unorm
/*76672*/         OPC_RecordChild6, // #5 = $r128
/*76673*/         OPC_RecordChild7, // #6 = $da
/*76674*/         OPC_MoveChild, 8,
/*76676*/         OPC_RecordNode, // #7 = $glc
/*76677*/         OPC_MoveParent,
/*76678*/         OPC_MoveChild, 9,
/*76680*/         OPC_RecordNode, // #8 = $slc
/*76681*/         OPC_MoveParent,
/*76682*/         OPC_MoveChild, 10,
/*76684*/         OPC_RecordNode, // #9 = $tfe
/*76685*/         OPC_MoveParent,
/*76686*/         OPC_MoveChild, 11,
/*76688*/         OPC_RecordNode, // #10 = $lwe
/*76689*/         OPC_MoveParent,
/*76690*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76693*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76696*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76702*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76705*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76708*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76714*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76731*/       /*Scope*/ 65, /*->76797*/
/*76732*/         OPC_CheckChild1Type, MVT::v2i32,
/*76734*/         OPC_RecordChild2, // #1 = $rsrc
/*76735*/         OPC_RecordChild3, // #2 = $sampler
/*76736*/         OPC_RecordChild4, // #3 = $dmask
/*76737*/         OPC_RecordChild5, // #4 = $unorm
/*76738*/         OPC_RecordChild6, // #5 = $r128
/*76739*/         OPC_RecordChild7, // #6 = $da
/*76740*/         OPC_MoveChild, 8,
/*76742*/         OPC_RecordNode, // #7 = $glc
/*76743*/         OPC_MoveParent,
/*76744*/         OPC_MoveChild, 9,
/*76746*/         OPC_RecordNode, // #8 = $slc
/*76747*/         OPC_MoveParent,
/*76748*/         OPC_MoveChild, 10,
/*76750*/         OPC_RecordNode, // #9 = $tfe
/*76751*/         OPC_MoveParent,
/*76752*/         OPC_MoveChild, 11,
/*76754*/         OPC_RecordNode, // #10 = $lwe
/*76755*/         OPC_MoveParent,
/*76756*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76762*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76765*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76768*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76771*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76774*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76777*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76780*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76797*/       /*Scope*/ 65, /*->76863*/
/*76798*/         OPC_CheckChild1Type, MVT::v4i32,
/*76800*/         OPC_RecordChild2, // #1 = $rsrc
/*76801*/         OPC_RecordChild3, // #2 = $sampler
/*76802*/         OPC_RecordChild4, // #3 = $dmask
/*76803*/         OPC_RecordChild5, // #4 = $unorm
/*76804*/         OPC_RecordChild6, // #5 = $r128
/*76805*/         OPC_RecordChild7, // #6 = $da
/*76806*/         OPC_MoveChild, 8,
/*76808*/         OPC_RecordNode, // #7 = $glc
/*76809*/         OPC_MoveParent,
/*76810*/         OPC_MoveChild, 9,
/*76812*/         OPC_RecordNode, // #8 = $slc
/*76813*/         OPC_MoveParent,
/*76814*/         OPC_MoveChild, 10,
/*76816*/         OPC_RecordNode, // #9 = $tfe
/*76817*/         OPC_MoveParent,
/*76818*/         OPC_MoveChild, 11,
/*76820*/         OPC_RecordNode, // #10 = $lwe
/*76821*/         OPC_MoveParent,
/*76822*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76825*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76828*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76834*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76837*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76840*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76843*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76846*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76863*/       /*Scope*/ 65, /*->76929*/
/*76864*/         OPC_CheckChild1Type, MVT::v8i32,
/*76866*/         OPC_RecordChild2, // #1 = $rsrc
/*76867*/         OPC_RecordChild3, // #2 = $sampler
/*76868*/         OPC_RecordChild4, // #3 = $dmask
/*76869*/         OPC_RecordChild5, // #4 = $unorm
/*76870*/         OPC_RecordChild6, // #5 = $r128
/*76871*/         OPC_RecordChild7, // #6 = $da
/*76872*/         OPC_MoveChild, 8,
/*76874*/         OPC_RecordNode, // #7 = $glc
/*76875*/         OPC_MoveParent,
/*76876*/         OPC_MoveChild, 9,
/*76878*/         OPC_RecordNode, // #8 = $slc
/*76879*/         OPC_MoveParent,
/*76880*/         OPC_MoveChild, 10,
/*76882*/         OPC_RecordNode, // #9 = $tfe
/*76883*/         OPC_MoveParent,
/*76884*/         OPC_MoveChild, 11,
/*76886*/         OPC_RecordNode, // #10 = $lwe
/*76887*/         OPC_MoveParent,
/*76888*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76891*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76894*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76897*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76900*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76903*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76906*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76909*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76929*/       /*Scope*/ 65, /*->76995*/
/*76930*/         OPC_CheckChild1Type, MVT::v16i32,
/*76932*/         OPC_RecordChild2, // #1 = $rsrc
/*76933*/         OPC_RecordChild3, // #2 = $sampler
/*76934*/         OPC_RecordChild4, // #3 = $dmask
/*76935*/         OPC_RecordChild5, // #4 = $unorm
/*76936*/         OPC_RecordChild6, // #5 = $r128
/*76937*/         OPC_RecordChild7, // #6 = $da
/*76938*/         OPC_MoveChild, 8,
/*76940*/         OPC_RecordNode, // #7 = $glc
/*76941*/         OPC_MoveParent,
/*76942*/         OPC_MoveChild, 9,
/*76944*/         OPC_RecordNode, // #8 = $slc
/*76945*/         OPC_MoveParent,
/*76946*/         OPC_MoveChild, 10,
/*76948*/         OPC_RecordNode, // #9 = $tfe
/*76949*/         OPC_MoveParent,
/*76950*/         OPC_MoveChild, 11,
/*76952*/         OPC_RecordNode, // #10 = $lwe
/*76953*/         OPC_MoveParent,
/*76954*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76975*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76978*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76995*/       0, /*End of Scope*/
/*76996*/     /*Scope*/ 80|128,2/*336*/, /*->77334*/
/*76998*/       OPC_CheckChild0Integer, 19|128,47/*6035*/, 
/*77001*/       OPC_RecordChild1, // #0 = $addr
/*77002*/       OPC_Scope, 65, /*->77069*/ // 5 children in Scope
/*77004*/         OPC_CheckChild1Type, MVT::i32,
/*77006*/         OPC_RecordChild2, // #1 = $rsrc
/*77007*/         OPC_RecordChild3, // #2 = $sampler
/*77008*/         OPC_RecordChild4, // #3 = $dmask
/*77009*/         OPC_RecordChild5, // #4 = $unorm
/*77010*/         OPC_RecordChild6, // #5 = $r128
/*77011*/         OPC_RecordChild7, // #6 = $da
/*77012*/         OPC_MoveChild, 8,
/*77014*/         OPC_RecordNode, // #7 = $glc
/*77015*/         OPC_MoveParent,
/*77016*/         OPC_MoveChild, 9,
/*77018*/         OPC_RecordNode, // #8 = $slc
/*77019*/         OPC_MoveParent,
/*77020*/         OPC_MoveChild, 10,
/*77022*/         OPC_RecordNode, // #9 = $tfe
/*77023*/         OPC_MoveParent,
/*77024*/         OPC_MoveChild, 11,
/*77026*/         OPC_RecordNode, // #10 = $lwe
/*77027*/         OPC_MoveParent,
/*77028*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77031*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77034*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77037*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77040*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77043*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77046*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77052*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77069*/       /*Scope*/ 65, /*->77135*/
/*77070*/         OPC_CheckChild1Type, MVT::v2i32,
/*77072*/         OPC_RecordChild2, // #1 = $rsrc
/*77073*/         OPC_RecordChild3, // #2 = $sampler
/*77074*/         OPC_RecordChild4, // #3 = $dmask
/*77075*/         OPC_RecordChild5, // #4 = $unorm
/*77076*/         OPC_RecordChild6, // #5 = $r128
/*77077*/         OPC_RecordChild7, // #6 = $da
/*77078*/         OPC_MoveChild, 8,
/*77080*/         OPC_RecordNode, // #7 = $glc
/*77081*/         OPC_MoveParent,
/*77082*/         OPC_MoveChild, 9,
/*77084*/         OPC_RecordNode, // #8 = $slc
/*77085*/         OPC_MoveParent,
/*77086*/         OPC_MoveChild, 10,
/*77088*/         OPC_RecordNode, // #9 = $tfe
/*77089*/         OPC_MoveParent,
/*77090*/         OPC_MoveChild, 11,
/*77092*/         OPC_RecordNode, // #10 = $lwe
/*77093*/         OPC_MoveParent,
/*77094*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77115*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77135*/       /*Scope*/ 65, /*->77201*/
/*77136*/         OPC_CheckChild1Type, MVT::v4i32,
/*77138*/         OPC_RecordChild2, // #1 = $rsrc
/*77139*/         OPC_RecordChild3, // #2 = $sampler
/*77140*/         OPC_RecordChild4, // #3 = $dmask
/*77141*/         OPC_RecordChild5, // #4 = $unorm
/*77142*/         OPC_RecordChild6, // #5 = $r128
/*77143*/         OPC_RecordChild7, // #6 = $da
/*77144*/         OPC_MoveChild, 8,
/*77146*/         OPC_RecordNode, // #7 = $glc
/*77147*/         OPC_MoveParent,
/*77148*/         OPC_MoveChild, 9,
/*77150*/         OPC_RecordNode, // #8 = $slc
/*77151*/         OPC_MoveParent,
/*77152*/         OPC_MoveChild, 10,
/*77154*/         OPC_RecordNode, // #9 = $tfe
/*77155*/         OPC_MoveParent,
/*77156*/         OPC_MoveChild, 11,
/*77158*/         OPC_RecordNode, // #10 = $lwe
/*77159*/         OPC_MoveParent,
/*77160*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77163*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77166*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77169*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77172*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77175*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77178*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77181*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77184*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77201*/       /*Scope*/ 65, /*->77267*/
/*77202*/         OPC_CheckChild1Type, MVT::v8i32,
/*77204*/         OPC_RecordChild2, // #1 = $rsrc
/*77205*/         OPC_RecordChild3, // #2 = $sampler
/*77206*/         OPC_RecordChild4, // #3 = $dmask
/*77207*/         OPC_RecordChild5, // #4 = $unorm
/*77208*/         OPC_RecordChild6, // #5 = $r128
/*77209*/         OPC_RecordChild7, // #6 = $da
/*77210*/         OPC_MoveChild, 8,
/*77212*/         OPC_RecordNode, // #7 = $glc
/*77213*/         OPC_MoveParent,
/*77214*/         OPC_MoveChild, 9,
/*77216*/         OPC_RecordNode, // #8 = $slc
/*77217*/         OPC_MoveParent,
/*77218*/         OPC_MoveChild, 10,
/*77220*/         OPC_RecordNode, // #9 = $tfe
/*77221*/         OPC_MoveParent,
/*77222*/         OPC_MoveChild, 11,
/*77224*/         OPC_RecordNode, // #10 = $lwe
/*77225*/         OPC_MoveParent,
/*77226*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77229*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77232*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77235*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77238*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77241*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77244*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77247*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77250*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77267*/       /*Scope*/ 65, /*->77333*/
/*77268*/         OPC_CheckChild1Type, MVT::v16i32,
/*77270*/         OPC_RecordChild2, // #1 = $rsrc
/*77271*/         OPC_RecordChild3, // #2 = $sampler
/*77272*/         OPC_RecordChild4, // #3 = $dmask
/*77273*/         OPC_RecordChild5, // #4 = $unorm
/*77274*/         OPC_RecordChild6, // #5 = $r128
/*77275*/         OPC_RecordChild7, // #6 = $da
/*77276*/         OPC_MoveChild, 8,
/*77278*/         OPC_RecordNode, // #7 = $glc
/*77279*/         OPC_MoveParent,
/*77280*/         OPC_MoveChild, 9,
/*77282*/         OPC_RecordNode, // #8 = $slc
/*77283*/         OPC_MoveParent,
/*77284*/         OPC_MoveChild, 10,
/*77286*/         OPC_RecordNode, // #9 = $tfe
/*77287*/         OPC_MoveParent,
/*77288*/         OPC_MoveChild, 11,
/*77290*/         OPC_RecordNode, // #10 = $lwe
/*77291*/         OPC_MoveParent,
/*77292*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77295*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77298*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77301*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77304*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77307*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77310*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77313*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77316*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77333*/       0, /*End of Scope*/
/*77334*/     /*Scope*/ 80|128,2/*336*/, /*->77672*/
/*77336*/       OPC_CheckChild0Integer, 20|128,47/*6036*/, 
/*77339*/       OPC_RecordChild1, // #0 = $addr
/*77340*/       OPC_Scope, 65, /*->77407*/ // 5 children in Scope
/*77342*/         OPC_CheckChild1Type, MVT::i32,
/*77344*/         OPC_RecordChild2, // #1 = $rsrc
/*77345*/         OPC_RecordChild3, // #2 = $sampler
/*77346*/         OPC_RecordChild4, // #3 = $dmask
/*77347*/         OPC_RecordChild5, // #4 = $unorm
/*77348*/         OPC_RecordChild6, // #5 = $r128
/*77349*/         OPC_RecordChild7, // #6 = $da
/*77350*/         OPC_MoveChild, 8,
/*77352*/         OPC_RecordNode, // #7 = $glc
/*77353*/         OPC_MoveParent,
/*77354*/         OPC_MoveChild, 9,
/*77356*/         OPC_RecordNode, // #8 = $slc
/*77357*/         OPC_MoveParent,
/*77358*/         OPC_MoveChild, 10,
/*77360*/         OPC_RecordNode, // #9 = $tfe
/*77361*/         OPC_MoveParent,
/*77362*/         OPC_MoveChild, 11,
/*77364*/         OPC_RecordNode, // #10 = $lwe
/*77365*/         OPC_MoveParent,
/*77366*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77387*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77390*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77407*/       /*Scope*/ 65, /*->77473*/
/*77408*/         OPC_CheckChild1Type, MVT::v2i32,
/*77410*/         OPC_RecordChild2, // #1 = $rsrc
/*77411*/         OPC_RecordChild3, // #2 = $sampler
/*77412*/         OPC_RecordChild4, // #3 = $dmask
/*77413*/         OPC_RecordChild5, // #4 = $unorm
/*77414*/         OPC_RecordChild6, // #5 = $r128
/*77415*/         OPC_RecordChild7, // #6 = $da
/*77416*/         OPC_MoveChild, 8,
/*77418*/         OPC_RecordNode, // #7 = $glc
/*77419*/         OPC_MoveParent,
/*77420*/         OPC_MoveChild, 9,
/*77422*/         OPC_RecordNode, // #8 = $slc
/*77423*/         OPC_MoveParent,
/*77424*/         OPC_MoveChild, 10,
/*77426*/         OPC_RecordNode, // #9 = $tfe
/*77427*/         OPC_MoveParent,
/*77428*/         OPC_MoveChild, 11,
/*77430*/         OPC_RecordNode, // #10 = $lwe
/*77431*/         OPC_MoveParent,
/*77432*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77435*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77438*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77441*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77444*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77447*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77450*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77453*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77456*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77473*/       /*Scope*/ 65, /*->77539*/
/*77474*/         OPC_CheckChild1Type, MVT::v4i32,
/*77476*/         OPC_RecordChild2, // #1 = $rsrc
/*77477*/         OPC_RecordChild3, // #2 = $sampler
/*77478*/         OPC_RecordChild4, // #3 = $dmask
/*77479*/         OPC_RecordChild5, // #4 = $unorm
/*77480*/         OPC_RecordChild6, // #5 = $r128
/*77481*/         OPC_RecordChild7, // #6 = $da
/*77482*/         OPC_MoveChild, 8,
/*77484*/         OPC_RecordNode, // #7 = $glc
/*77485*/         OPC_MoveParent,
/*77486*/         OPC_MoveChild, 9,
/*77488*/         OPC_RecordNode, // #8 = $slc
/*77489*/         OPC_MoveParent,
/*77490*/         OPC_MoveChild, 10,
/*77492*/         OPC_RecordNode, // #9 = $tfe
/*77493*/         OPC_MoveParent,
/*77494*/         OPC_MoveChild, 11,
/*77496*/         OPC_RecordNode, // #10 = $lwe
/*77497*/         OPC_MoveParent,
/*77498*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77501*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77504*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77507*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77510*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77513*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77516*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77519*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77522*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77539*/       /*Scope*/ 65, /*->77605*/
/*77540*/         OPC_CheckChild1Type, MVT::v8i32,
/*77542*/         OPC_RecordChild2, // #1 = $rsrc
/*77543*/         OPC_RecordChild3, // #2 = $sampler
/*77544*/         OPC_RecordChild4, // #3 = $dmask
/*77545*/         OPC_RecordChild5, // #4 = $unorm
/*77546*/         OPC_RecordChild6, // #5 = $r128
/*77547*/         OPC_RecordChild7, // #6 = $da
/*77548*/         OPC_MoveChild, 8,
/*77550*/         OPC_RecordNode, // #7 = $glc
/*77551*/         OPC_MoveParent,
/*77552*/         OPC_MoveChild, 9,
/*77554*/         OPC_RecordNode, // #8 = $slc
/*77555*/         OPC_MoveParent,
/*77556*/         OPC_MoveChild, 10,
/*77558*/         OPC_RecordNode, // #9 = $tfe
/*77559*/         OPC_MoveParent,
/*77560*/         OPC_MoveChild, 11,
/*77562*/         OPC_RecordNode, // #10 = $lwe
/*77563*/         OPC_MoveParent,
/*77564*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77573*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77585*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77588*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77605*/       /*Scope*/ 65, /*->77671*/
/*77606*/         OPC_CheckChild1Type, MVT::v16i32,
/*77608*/         OPC_RecordChild2, // #1 = $rsrc
/*77609*/         OPC_RecordChild3, // #2 = $sampler
/*77610*/         OPC_RecordChild4, // #3 = $dmask
/*77611*/         OPC_RecordChild5, // #4 = $unorm
/*77612*/         OPC_RecordChild6, // #5 = $r128
/*77613*/         OPC_RecordChild7, // #6 = $da
/*77614*/         OPC_MoveChild, 8,
/*77616*/         OPC_RecordNode, // #7 = $glc
/*77617*/         OPC_MoveParent,
/*77618*/         OPC_MoveChild, 9,
/*77620*/         OPC_RecordNode, // #8 = $slc
/*77621*/         OPC_MoveParent,
/*77622*/         OPC_MoveChild, 10,
/*77624*/         OPC_RecordNode, // #9 = $tfe
/*77625*/         OPC_MoveParent,
/*77626*/         OPC_MoveChild, 11,
/*77628*/         OPC_RecordNode, // #10 = $lwe
/*77629*/         OPC_MoveParent,
/*77630*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77633*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77636*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77639*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77642*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77645*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77648*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77651*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77654*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77671*/       0, /*End of Scope*/
/*77672*/     /*Scope*/ 80|128,2/*336*/, /*->78010*/
/*77674*/       OPC_CheckChild0Integer, 55|128,47/*6071*/, 
/*77677*/       OPC_RecordChild1, // #0 = $addr
/*77678*/       OPC_Scope, 65, /*->77745*/ // 5 children in Scope
/*77680*/         OPC_CheckChild1Type, MVT::i32,
/*77682*/         OPC_RecordChild2, // #1 = $rsrc
/*77683*/         OPC_RecordChild3, // #2 = $sampler
/*77684*/         OPC_RecordChild4, // #3 = $dmask
/*77685*/         OPC_RecordChild5, // #4 = $unorm
/*77686*/         OPC_RecordChild6, // #5 = $r128
/*77687*/         OPC_RecordChild7, // #6 = $da
/*77688*/         OPC_MoveChild, 8,
/*77690*/         OPC_RecordNode, // #7 = $glc
/*77691*/         OPC_MoveParent,
/*77692*/         OPC_MoveChild, 9,
/*77694*/         OPC_RecordNode, // #8 = $slc
/*77695*/         OPC_MoveParent,
/*77696*/         OPC_MoveChild, 10,
/*77698*/         OPC_RecordNode, // #9 = $tfe
/*77699*/         OPC_MoveParent,
/*77700*/         OPC_MoveChild, 11,
/*77702*/         OPC_RecordNode, // #10 = $lwe
/*77703*/         OPC_MoveParent,
/*77704*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77707*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77710*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77716*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77719*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77722*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77725*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77728*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77745*/       /*Scope*/ 65, /*->77811*/
/*77746*/         OPC_CheckChild1Type, MVT::v2i32,
/*77748*/         OPC_RecordChild2, // #1 = $rsrc
/*77749*/         OPC_RecordChild3, // #2 = $sampler
/*77750*/         OPC_RecordChild4, // #3 = $dmask
/*77751*/         OPC_RecordChild5, // #4 = $unorm
/*77752*/         OPC_RecordChild6, // #5 = $r128
/*77753*/         OPC_RecordChild7, // #6 = $da
/*77754*/         OPC_MoveChild, 8,
/*77756*/         OPC_RecordNode, // #7 = $glc
/*77757*/         OPC_MoveParent,
/*77758*/         OPC_MoveChild, 9,
/*77760*/         OPC_RecordNode, // #8 = $slc
/*77761*/         OPC_MoveParent,
/*77762*/         OPC_MoveChild, 10,
/*77764*/         OPC_RecordNode, // #9 = $tfe
/*77765*/         OPC_MoveParent,
/*77766*/         OPC_MoveChild, 11,
/*77768*/         OPC_RecordNode, // #10 = $lwe
/*77769*/         OPC_MoveParent,
/*77770*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77773*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77776*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77779*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77782*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77785*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77788*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77791*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77794*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77811*/       /*Scope*/ 65, /*->77877*/
/*77812*/         OPC_CheckChild1Type, MVT::v4i32,
/*77814*/         OPC_RecordChild2, // #1 = $rsrc
/*77815*/         OPC_RecordChild3, // #2 = $sampler
/*77816*/         OPC_RecordChild4, // #3 = $dmask
/*77817*/         OPC_RecordChild5, // #4 = $unorm
/*77818*/         OPC_RecordChild6, // #5 = $r128
/*77819*/         OPC_RecordChild7, // #6 = $da
/*77820*/         OPC_MoveChild, 8,
/*77822*/         OPC_RecordNode, // #7 = $glc
/*77823*/         OPC_MoveParent,
/*77824*/         OPC_MoveChild, 9,
/*77826*/         OPC_RecordNode, // #8 = $slc
/*77827*/         OPC_MoveParent,
/*77828*/         OPC_MoveChild, 10,
/*77830*/         OPC_RecordNode, // #9 = $tfe
/*77831*/         OPC_MoveParent,
/*77832*/         OPC_MoveChild, 11,
/*77834*/         OPC_RecordNode, // #10 = $lwe
/*77835*/         OPC_MoveParent,
/*77836*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77839*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77842*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77845*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77848*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77851*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77854*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77860*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77877*/       /*Scope*/ 65, /*->77943*/
/*77878*/         OPC_CheckChild1Type, MVT::v8i32,
/*77880*/         OPC_RecordChild2, // #1 = $rsrc
/*77881*/         OPC_RecordChild3, // #2 = $sampler
/*77882*/         OPC_RecordChild4, // #3 = $dmask
/*77883*/         OPC_RecordChild5, // #4 = $unorm
/*77884*/         OPC_RecordChild6, // #5 = $r128
/*77885*/         OPC_RecordChild7, // #6 = $da
/*77886*/         OPC_MoveChild, 8,
/*77888*/         OPC_RecordNode, // #7 = $glc
/*77889*/         OPC_MoveParent,
/*77890*/         OPC_MoveChild, 9,
/*77892*/         OPC_RecordNode, // #8 = $slc
/*77893*/         OPC_MoveParent,
/*77894*/         OPC_MoveChild, 10,
/*77896*/         OPC_RecordNode, // #9 = $tfe
/*77897*/         OPC_MoveParent,
/*77898*/         OPC_MoveChild, 11,
/*77900*/         OPC_RecordNode, // #10 = $lwe
/*77901*/         OPC_MoveParent,
/*77902*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77905*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77908*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77911*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77914*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77917*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77920*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77923*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77926*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77943*/       /*Scope*/ 65, /*->78009*/
/*77944*/         OPC_CheckChild1Type, MVT::v16i32,
/*77946*/         OPC_RecordChild2, // #1 = $rsrc
/*77947*/         OPC_RecordChild3, // #2 = $sampler
/*77948*/         OPC_RecordChild4, // #3 = $dmask
/*77949*/         OPC_RecordChild5, // #4 = $unorm
/*77950*/         OPC_RecordChild6, // #5 = $r128
/*77951*/         OPC_RecordChild7, // #6 = $da
/*77952*/         OPC_MoveChild, 8,
/*77954*/         OPC_RecordNode, // #7 = $glc
/*77955*/         OPC_MoveParent,
/*77956*/         OPC_MoveChild, 9,
/*77958*/         OPC_RecordNode, // #8 = $slc
/*77959*/         OPC_MoveParent,
/*77960*/         OPC_MoveChild, 10,
/*77962*/         OPC_RecordNode, // #9 = $tfe
/*77963*/         OPC_MoveParent,
/*77964*/         OPC_MoveChild, 11,
/*77966*/         OPC_RecordNode, // #10 = $lwe
/*77967*/         OPC_MoveParent,
/*77968*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77971*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77974*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77977*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77980*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77983*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77986*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77989*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77992*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78009*/       0, /*End of Scope*/
/*78010*/     /*Scope*/ 80|128,2/*336*/, /*->78348*/
/*78012*/       OPC_CheckChild0Integer, 43|128,47/*6059*/, 
/*78015*/       OPC_RecordChild1, // #0 = $addr
/*78016*/       OPC_Scope, 65, /*->78083*/ // 5 children in Scope
/*78018*/         OPC_CheckChild1Type, MVT::i32,
/*78020*/         OPC_RecordChild2, // #1 = $rsrc
/*78021*/         OPC_RecordChild3, // #2 = $sampler
/*78022*/         OPC_RecordChild4, // #3 = $dmask
/*78023*/         OPC_RecordChild5, // #4 = $unorm
/*78024*/         OPC_RecordChild6, // #5 = $r128
/*78025*/         OPC_RecordChild7, // #6 = $da
/*78026*/         OPC_MoveChild, 8,
/*78028*/         OPC_RecordNode, // #7 = $glc
/*78029*/         OPC_MoveParent,
/*78030*/         OPC_MoveChild, 9,
/*78032*/         OPC_RecordNode, // #8 = $slc
/*78033*/         OPC_MoveParent,
/*78034*/         OPC_MoveChild, 10,
/*78036*/         OPC_RecordNode, // #9 = $tfe
/*78037*/         OPC_MoveParent,
/*78038*/         OPC_MoveChild, 11,
/*78040*/         OPC_RecordNode, // #10 = $lwe
/*78041*/         OPC_MoveParent,
/*78042*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78045*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78048*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78054*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78057*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78060*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78063*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78066*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78083*/       /*Scope*/ 65, /*->78149*/
/*78084*/         OPC_CheckChild1Type, MVT::v2i32,
/*78086*/         OPC_RecordChild2, // #1 = $rsrc
/*78087*/         OPC_RecordChild3, // #2 = $sampler
/*78088*/         OPC_RecordChild4, // #3 = $dmask
/*78089*/         OPC_RecordChild5, // #4 = $unorm
/*78090*/         OPC_RecordChild6, // #5 = $r128
/*78091*/         OPC_RecordChild7, // #6 = $da
/*78092*/         OPC_MoveChild, 8,
/*78094*/         OPC_RecordNode, // #7 = $glc
/*78095*/         OPC_MoveParent,
/*78096*/         OPC_MoveChild, 9,
/*78098*/         OPC_RecordNode, // #8 = $slc
/*78099*/         OPC_MoveParent,
/*78100*/         OPC_MoveChild, 10,
/*78102*/         OPC_RecordNode, // #9 = $tfe
/*78103*/         OPC_MoveParent,
/*78104*/         OPC_MoveChild, 11,
/*78106*/         OPC_RecordNode, // #10 = $lwe
/*78107*/         OPC_MoveParent,
/*78108*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78111*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78114*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78117*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78120*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78123*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78126*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78129*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78149*/       /*Scope*/ 65, /*->78215*/
/*78150*/         OPC_CheckChild1Type, MVT::v4i32,
/*78152*/         OPC_RecordChild2, // #1 = $rsrc
/*78153*/         OPC_RecordChild3, // #2 = $sampler
/*78154*/         OPC_RecordChild4, // #3 = $dmask
/*78155*/         OPC_RecordChild5, // #4 = $unorm
/*78156*/         OPC_RecordChild6, // #5 = $r128
/*78157*/         OPC_RecordChild7, // #6 = $da
/*78158*/         OPC_MoveChild, 8,
/*78160*/         OPC_RecordNode, // #7 = $glc
/*78161*/         OPC_MoveParent,
/*78162*/         OPC_MoveChild, 9,
/*78164*/         OPC_RecordNode, // #8 = $slc
/*78165*/         OPC_MoveParent,
/*78166*/         OPC_MoveChild, 10,
/*78168*/         OPC_RecordNode, // #9 = $tfe
/*78169*/         OPC_MoveParent,
/*78170*/         OPC_MoveChild, 11,
/*78172*/         OPC_RecordNode, // #10 = $lwe
/*78173*/         OPC_MoveParent,
/*78174*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78177*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78180*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78186*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78189*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78192*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78195*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78198*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78215*/       /*Scope*/ 65, /*->78281*/
/*78216*/         OPC_CheckChild1Type, MVT::v8i32,
/*78218*/         OPC_RecordChild2, // #1 = $rsrc
/*78219*/         OPC_RecordChild3, // #2 = $sampler
/*78220*/         OPC_RecordChild4, // #3 = $dmask
/*78221*/         OPC_RecordChild5, // #4 = $unorm
/*78222*/         OPC_RecordChild6, // #5 = $r128
/*78223*/         OPC_RecordChild7, // #6 = $da
/*78224*/         OPC_MoveChild, 8,
/*78226*/         OPC_RecordNode, // #7 = $glc
/*78227*/         OPC_MoveParent,
/*78228*/         OPC_MoveChild, 9,
/*78230*/         OPC_RecordNode, // #8 = $slc
/*78231*/         OPC_MoveParent,
/*78232*/         OPC_MoveChild, 10,
/*78234*/         OPC_RecordNode, // #9 = $tfe
/*78235*/         OPC_MoveParent,
/*78236*/         OPC_MoveChild, 11,
/*78238*/         OPC_RecordNode, // #10 = $lwe
/*78239*/         OPC_MoveParent,
/*78240*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78243*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78246*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78249*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78252*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78255*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78258*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78261*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78264*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78281*/       /*Scope*/ 65, /*->78347*/
/*78282*/         OPC_CheckChild1Type, MVT::v16i32,
/*78284*/         OPC_RecordChild2, // #1 = $rsrc
/*78285*/         OPC_RecordChild3, // #2 = $sampler
/*78286*/         OPC_RecordChild4, // #3 = $dmask
/*78287*/         OPC_RecordChild5, // #4 = $unorm
/*78288*/         OPC_RecordChild6, // #5 = $r128
/*78289*/         OPC_RecordChild7, // #6 = $da
/*78290*/         OPC_MoveChild, 8,
/*78292*/         OPC_RecordNode, // #7 = $glc
/*78293*/         OPC_MoveParent,
/*78294*/         OPC_MoveChild, 9,
/*78296*/         OPC_RecordNode, // #8 = $slc
/*78297*/         OPC_MoveParent,
/*78298*/         OPC_MoveChild, 10,
/*78300*/         OPC_RecordNode, // #9 = $tfe
/*78301*/         OPC_MoveParent,
/*78302*/         OPC_MoveChild, 11,
/*78304*/         OPC_RecordNode, // #10 = $lwe
/*78305*/         OPC_MoveParent,
/*78306*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78309*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78312*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78318*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78321*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78324*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78330*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78347*/       0, /*End of Scope*/
/*78348*/     /*Scope*/ 80|128,2/*336*/, /*->78686*/
/*78350*/       OPC_CheckChild0Integer, 44|128,47/*6060*/, 
/*78353*/       OPC_RecordChild1, // #0 = $addr
/*78354*/       OPC_Scope, 65, /*->78421*/ // 5 children in Scope
/*78356*/         OPC_CheckChild1Type, MVT::i32,
/*78358*/         OPC_RecordChild2, // #1 = $rsrc
/*78359*/         OPC_RecordChild3, // #2 = $sampler
/*78360*/         OPC_RecordChild4, // #3 = $dmask
/*78361*/         OPC_RecordChild5, // #4 = $unorm
/*78362*/         OPC_RecordChild6, // #5 = $r128
/*78363*/         OPC_RecordChild7, // #6 = $da
/*78364*/         OPC_MoveChild, 8,
/*78366*/         OPC_RecordNode, // #7 = $glc
/*78367*/         OPC_MoveParent,
/*78368*/         OPC_MoveChild, 9,
/*78370*/         OPC_RecordNode, // #8 = $slc
/*78371*/         OPC_MoveParent,
/*78372*/         OPC_MoveChild, 10,
/*78374*/         OPC_RecordNode, // #9 = $tfe
/*78375*/         OPC_MoveParent,
/*78376*/         OPC_MoveChild, 11,
/*78378*/         OPC_RecordNode, // #10 = $lwe
/*78379*/         OPC_MoveParent,
/*78380*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78383*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78386*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78389*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78392*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78395*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78398*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78401*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78404*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78421*/       /*Scope*/ 65, /*->78487*/
/*78422*/         OPC_CheckChild1Type, MVT::v2i32,
/*78424*/         OPC_RecordChild2, // #1 = $rsrc
/*78425*/         OPC_RecordChild3, // #2 = $sampler
/*78426*/         OPC_RecordChild4, // #3 = $dmask
/*78427*/         OPC_RecordChild5, // #4 = $unorm
/*78428*/         OPC_RecordChild6, // #5 = $r128
/*78429*/         OPC_RecordChild7, // #6 = $da
/*78430*/         OPC_MoveChild, 8,
/*78432*/         OPC_RecordNode, // #7 = $glc
/*78433*/         OPC_MoveParent,
/*78434*/         OPC_MoveChild, 9,
/*78436*/         OPC_RecordNode, // #8 = $slc
/*78437*/         OPC_MoveParent,
/*78438*/         OPC_MoveChild, 10,
/*78440*/         OPC_RecordNode, // #9 = $tfe
/*78441*/         OPC_MoveParent,
/*78442*/         OPC_MoveChild, 11,
/*78444*/         OPC_RecordNode, // #10 = $lwe
/*78445*/         OPC_MoveParent,
/*78446*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78487*/       /*Scope*/ 65, /*->78553*/
/*78488*/         OPC_CheckChild1Type, MVT::v4i32,
/*78490*/         OPC_RecordChild2, // #1 = $rsrc
/*78491*/         OPC_RecordChild3, // #2 = $sampler
/*78492*/         OPC_RecordChild4, // #3 = $dmask
/*78493*/         OPC_RecordChild5, // #4 = $unorm
/*78494*/         OPC_RecordChild6, // #5 = $r128
/*78495*/         OPC_RecordChild7, // #6 = $da
/*78496*/         OPC_MoveChild, 8,
/*78498*/         OPC_RecordNode, // #7 = $glc
/*78499*/         OPC_MoveParent,
/*78500*/         OPC_MoveChild, 9,
/*78502*/         OPC_RecordNode, // #8 = $slc
/*78503*/         OPC_MoveParent,
/*78504*/         OPC_MoveChild, 10,
/*78506*/         OPC_RecordNode, // #9 = $tfe
/*78507*/         OPC_MoveParent,
/*78508*/         OPC_MoveChild, 11,
/*78510*/         OPC_RecordNode, // #10 = $lwe
/*78511*/         OPC_MoveParent,
/*78512*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78515*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78518*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78521*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78524*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78530*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78533*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78536*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78553*/       /*Scope*/ 65, /*->78619*/
/*78554*/         OPC_CheckChild1Type, MVT::v8i32,
/*78556*/         OPC_RecordChild2, // #1 = $rsrc
/*78557*/         OPC_RecordChild3, // #2 = $sampler
/*78558*/         OPC_RecordChild4, // #3 = $dmask
/*78559*/         OPC_RecordChild5, // #4 = $unorm
/*78560*/         OPC_RecordChild6, // #5 = $r128
/*78561*/         OPC_RecordChild7, // #6 = $da
/*78562*/         OPC_MoveChild, 8,
/*78564*/         OPC_RecordNode, // #7 = $glc
/*78565*/         OPC_MoveParent,
/*78566*/         OPC_MoveChild, 9,
/*78568*/         OPC_RecordNode, // #8 = $slc
/*78569*/         OPC_MoveParent,
/*78570*/         OPC_MoveChild, 10,
/*78572*/         OPC_RecordNode, // #9 = $tfe
/*78573*/         OPC_MoveParent,
/*78574*/         OPC_MoveChild, 11,
/*78576*/         OPC_RecordNode, // #10 = $lwe
/*78577*/         OPC_MoveParent,
/*78578*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78581*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78584*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78587*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78590*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78593*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78596*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78602*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78619*/       /*Scope*/ 65, /*->78685*/
/*78620*/         OPC_CheckChild1Type, MVT::v16i32,
/*78622*/         OPC_RecordChild2, // #1 = $rsrc
/*78623*/         OPC_RecordChild3, // #2 = $sampler
/*78624*/         OPC_RecordChild4, // #3 = $dmask
/*78625*/         OPC_RecordChild5, // #4 = $unorm
/*78626*/         OPC_RecordChild6, // #5 = $r128
/*78627*/         OPC_RecordChild7, // #6 = $da
/*78628*/         OPC_MoveChild, 8,
/*78630*/         OPC_RecordNode, // #7 = $glc
/*78631*/         OPC_MoveParent,
/*78632*/         OPC_MoveChild, 9,
/*78634*/         OPC_RecordNode, // #8 = $slc
/*78635*/         OPC_MoveParent,
/*78636*/         OPC_MoveChild, 10,
/*78638*/         OPC_RecordNode, // #9 = $tfe
/*78639*/         OPC_MoveParent,
/*78640*/         OPC_MoveChild, 11,
/*78642*/         OPC_RecordNode, // #10 = $lwe
/*78643*/         OPC_MoveParent,
/*78644*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78647*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78650*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78653*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78656*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78659*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78662*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78665*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78668*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78685*/       0, /*End of Scope*/
/*78686*/     /*Scope*/ 80|128,2/*336*/, /*->79024*/
/*78688*/       OPC_CheckChild0Integer, 23|128,47/*6039*/, 
/*78691*/       OPC_RecordChild1, // #0 = $addr
/*78692*/       OPC_Scope, 65, /*->78759*/ // 5 children in Scope
/*78694*/         OPC_CheckChild1Type, MVT::i32,
/*78696*/         OPC_RecordChild2, // #1 = $rsrc
/*78697*/         OPC_RecordChild3, // #2 = $sampler
/*78698*/         OPC_RecordChild4, // #3 = $dmask
/*78699*/         OPC_RecordChild5, // #4 = $unorm
/*78700*/         OPC_RecordChild6, // #5 = $r128
/*78701*/         OPC_RecordChild7, // #6 = $da
/*78702*/         OPC_MoveChild, 8,
/*78704*/         OPC_RecordNode, // #7 = $glc
/*78705*/         OPC_MoveParent,
/*78706*/         OPC_MoveChild, 9,
/*78708*/         OPC_RecordNode, // #8 = $slc
/*78709*/         OPC_MoveParent,
/*78710*/         OPC_MoveChild, 10,
/*78712*/         OPC_RecordNode, // #9 = $tfe
/*78713*/         OPC_MoveParent,
/*78714*/         OPC_MoveChild, 11,
/*78716*/         OPC_RecordNode, // #10 = $lwe
/*78717*/         OPC_MoveParent,
/*78718*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78742*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78759*/       /*Scope*/ 65, /*->78825*/
/*78760*/         OPC_CheckChild1Type, MVT::v2i32,
/*78762*/         OPC_RecordChild2, // #1 = $rsrc
/*78763*/         OPC_RecordChild3, // #2 = $sampler
/*78764*/         OPC_RecordChild4, // #3 = $dmask
/*78765*/         OPC_RecordChild5, // #4 = $unorm
/*78766*/         OPC_RecordChild6, // #5 = $r128
/*78767*/         OPC_RecordChild7, // #6 = $da
/*78768*/         OPC_MoveChild, 8,
/*78770*/         OPC_RecordNode, // #7 = $glc
/*78771*/         OPC_MoveParent,
/*78772*/         OPC_MoveChild, 9,
/*78774*/         OPC_RecordNode, // #8 = $slc
/*78775*/         OPC_MoveParent,
/*78776*/         OPC_MoveChild, 10,
/*78778*/         OPC_RecordNode, // #9 = $tfe
/*78779*/         OPC_MoveParent,
/*78780*/         OPC_MoveChild, 11,
/*78782*/         OPC_RecordNode, // #10 = $lwe
/*78783*/         OPC_MoveParent,
/*78784*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78787*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78790*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78793*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78796*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78799*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78802*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78808*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78825*/       /*Scope*/ 65, /*->78891*/
/*78826*/         OPC_CheckChild1Type, MVT::v4i32,
/*78828*/         OPC_RecordChild2, // #1 = $rsrc
/*78829*/         OPC_RecordChild3, // #2 = $sampler
/*78830*/         OPC_RecordChild4, // #3 = $dmask
/*78831*/         OPC_RecordChild5, // #4 = $unorm
/*78832*/         OPC_RecordChild6, // #5 = $r128
/*78833*/         OPC_RecordChild7, // #6 = $da
/*78834*/         OPC_MoveChild, 8,
/*78836*/         OPC_RecordNode, // #7 = $glc
/*78837*/         OPC_MoveParent,
/*78838*/         OPC_MoveChild, 9,
/*78840*/         OPC_RecordNode, // #8 = $slc
/*78841*/         OPC_MoveParent,
/*78842*/         OPC_MoveChild, 10,
/*78844*/         OPC_RecordNode, // #9 = $tfe
/*78845*/         OPC_MoveParent,
/*78846*/         OPC_MoveChild, 11,
/*78848*/         OPC_RecordNode, // #10 = $lwe
/*78849*/         OPC_MoveParent,
/*78850*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78853*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78856*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78862*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78865*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78868*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78871*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78874*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78891*/       /*Scope*/ 65, /*->78957*/
/*78892*/         OPC_CheckChild1Type, MVT::v8i32,
/*78894*/         OPC_RecordChild2, // #1 = $rsrc
/*78895*/         OPC_RecordChild3, // #2 = $sampler
/*78896*/         OPC_RecordChild4, // #3 = $dmask
/*78897*/         OPC_RecordChild5, // #4 = $unorm
/*78898*/         OPC_RecordChild6, // #5 = $r128
/*78899*/         OPC_RecordChild7, // #6 = $da
/*78900*/         OPC_MoveChild, 8,
/*78902*/         OPC_RecordNode, // #7 = $glc
/*78903*/         OPC_MoveParent,
/*78904*/         OPC_MoveChild, 9,
/*78906*/         OPC_RecordNode, // #8 = $slc
/*78907*/         OPC_MoveParent,
/*78908*/         OPC_MoveChild, 10,
/*78910*/         OPC_RecordNode, // #9 = $tfe
/*78911*/         OPC_MoveParent,
/*78912*/         OPC_MoveChild, 11,
/*78914*/         OPC_RecordNode, // #10 = $lwe
/*78915*/         OPC_MoveParent,
/*78916*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78919*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78922*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78925*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78928*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78931*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78934*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78937*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78940*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78957*/       /*Scope*/ 65, /*->79023*/
/*78958*/         OPC_CheckChild1Type, MVT::v16i32,
/*78960*/         OPC_RecordChild2, // #1 = $rsrc
/*78961*/         OPC_RecordChild3, // #2 = $sampler
/*78962*/         OPC_RecordChild4, // #3 = $dmask
/*78963*/         OPC_RecordChild5, // #4 = $unorm
/*78964*/         OPC_RecordChild6, // #5 = $r128
/*78965*/         OPC_RecordChild7, // #6 = $da
/*78966*/         OPC_MoveChild, 8,
/*78968*/         OPC_RecordNode, // #7 = $glc
/*78969*/         OPC_MoveParent,
/*78970*/         OPC_MoveChild, 9,
/*78972*/         OPC_RecordNode, // #8 = $slc
/*78973*/         OPC_MoveParent,
/*78974*/         OPC_MoveChild, 10,
/*78976*/         OPC_RecordNode, // #9 = $tfe
/*78977*/         OPC_MoveParent,
/*78978*/         OPC_MoveChild, 11,
/*78980*/         OPC_RecordNode, // #10 = $lwe
/*78981*/         OPC_MoveParent,
/*78982*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78991*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79003*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79006*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79023*/       0, /*End of Scope*/
/*79024*/     /*Scope*/ 80|128,2/*336*/, /*->79362*/
/*79026*/       OPC_CheckChild0Integer, 32|128,47/*6048*/, 
/*79029*/       OPC_RecordChild1, // #0 = $addr
/*79030*/       OPC_Scope, 65, /*->79097*/ // 5 children in Scope
/*79032*/         OPC_CheckChild1Type, MVT::i32,
/*79034*/         OPC_RecordChild2, // #1 = $rsrc
/*79035*/         OPC_RecordChild3, // #2 = $sampler
/*79036*/         OPC_RecordChild4, // #3 = $dmask
/*79037*/         OPC_RecordChild5, // #4 = $unorm
/*79038*/         OPC_RecordChild6, // #5 = $r128
/*79039*/         OPC_RecordChild7, // #6 = $da
/*79040*/         OPC_MoveChild, 8,
/*79042*/         OPC_RecordNode, // #7 = $glc
/*79043*/         OPC_MoveParent,
/*79044*/         OPC_MoveChild, 9,
/*79046*/         OPC_RecordNode, // #8 = $slc
/*79047*/         OPC_MoveParent,
/*79048*/         OPC_MoveChild, 10,
/*79050*/         OPC_RecordNode, // #9 = $tfe
/*79051*/         OPC_MoveParent,
/*79052*/         OPC_MoveChild, 11,
/*79054*/         OPC_RecordNode, // #10 = $lwe
/*79055*/         OPC_MoveParent,
/*79056*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79059*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79062*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79065*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79068*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79071*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79074*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79077*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79080*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79097*/       /*Scope*/ 65, /*->79163*/
/*79098*/         OPC_CheckChild1Type, MVT::v2i32,
/*79100*/         OPC_RecordChild2, // #1 = $rsrc
/*79101*/         OPC_RecordChild3, // #2 = $sampler
/*79102*/         OPC_RecordChild4, // #3 = $dmask
/*79103*/         OPC_RecordChild5, // #4 = $unorm
/*79104*/         OPC_RecordChild6, // #5 = $r128
/*79105*/         OPC_RecordChild7, // #6 = $da
/*79106*/         OPC_MoveChild, 8,
/*79108*/         OPC_RecordNode, // #7 = $glc
/*79109*/         OPC_MoveParent,
/*79110*/         OPC_MoveChild, 9,
/*79112*/         OPC_RecordNode, // #8 = $slc
/*79113*/         OPC_MoveParent,
/*79114*/         OPC_MoveChild, 10,
/*79116*/         OPC_RecordNode, // #9 = $tfe
/*79117*/         OPC_MoveParent,
/*79118*/         OPC_MoveChild, 11,
/*79120*/         OPC_RecordNode, // #10 = $lwe
/*79121*/         OPC_MoveParent,
/*79122*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79125*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79128*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79134*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79137*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79140*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79143*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79163*/       /*Scope*/ 65, /*->79229*/
/*79164*/         OPC_CheckChild1Type, MVT::v4i32,
/*79166*/         OPC_RecordChild2, // #1 = $rsrc
/*79167*/         OPC_RecordChild3, // #2 = $sampler
/*79168*/         OPC_RecordChild4, // #3 = $dmask
/*79169*/         OPC_RecordChild5, // #4 = $unorm
/*79170*/         OPC_RecordChild6, // #5 = $r128
/*79171*/         OPC_RecordChild7, // #6 = $da
/*79172*/         OPC_MoveChild, 8,
/*79174*/         OPC_RecordNode, // #7 = $glc
/*79175*/         OPC_MoveParent,
/*79176*/         OPC_MoveChild, 9,
/*79178*/         OPC_RecordNode, // #8 = $slc
/*79179*/         OPC_MoveParent,
/*79180*/         OPC_MoveChild, 10,
/*79182*/         OPC_RecordNode, // #9 = $tfe
/*79183*/         OPC_MoveParent,
/*79184*/         OPC_MoveChild, 11,
/*79186*/         OPC_RecordNode, // #10 = $lwe
/*79187*/         OPC_MoveParent,
/*79188*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79191*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79194*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79197*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79200*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79203*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79206*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79209*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79212*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79229*/       /*Scope*/ 65, /*->79295*/
/*79230*/         OPC_CheckChild1Type, MVT::v8i32,
/*79232*/         OPC_RecordChild2, // #1 = $rsrc
/*79233*/         OPC_RecordChild3, // #2 = $sampler
/*79234*/         OPC_RecordChild4, // #3 = $dmask
/*79235*/         OPC_RecordChild5, // #4 = $unorm
/*79236*/         OPC_RecordChild6, // #5 = $r128
/*79237*/         OPC_RecordChild7, // #6 = $da
/*79238*/         OPC_MoveChild, 8,
/*79240*/         OPC_RecordNode, // #7 = $glc
/*79241*/         OPC_MoveParent,
/*79242*/         OPC_MoveChild, 9,
/*79244*/         OPC_RecordNode, // #8 = $slc
/*79245*/         OPC_MoveParent,
/*79246*/         OPC_MoveChild, 10,
/*79248*/         OPC_RecordNode, // #9 = $tfe
/*79249*/         OPC_MoveParent,
/*79250*/         OPC_MoveChild, 11,
/*79252*/         OPC_RecordNode, // #10 = $lwe
/*79253*/         OPC_MoveParent,
/*79254*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79257*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79260*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79263*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79266*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79269*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79272*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79278*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79295*/       /*Scope*/ 65, /*->79361*/
/*79296*/         OPC_CheckChild1Type, MVT::v16i32,
/*79298*/         OPC_RecordChild2, // #1 = $rsrc
/*79299*/         OPC_RecordChild3, // #2 = $sampler
/*79300*/         OPC_RecordChild4, // #3 = $dmask
/*79301*/         OPC_RecordChild5, // #4 = $unorm
/*79302*/         OPC_RecordChild6, // #5 = $r128
/*79303*/         OPC_RecordChild7, // #6 = $da
/*79304*/         OPC_MoveChild, 8,
/*79306*/         OPC_RecordNode, // #7 = $glc
/*79307*/         OPC_MoveParent,
/*79308*/         OPC_MoveChild, 9,
/*79310*/         OPC_RecordNode, // #8 = $slc
/*79311*/         OPC_MoveParent,
/*79312*/         OPC_MoveChild, 10,
/*79314*/         OPC_RecordNode, // #9 = $tfe
/*79315*/         OPC_MoveParent,
/*79316*/         OPC_MoveChild, 11,
/*79318*/         OPC_RecordNode, // #10 = $lwe
/*79319*/         OPC_MoveParent,
/*79320*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79323*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79326*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79332*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79335*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79338*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79341*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79344*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79361*/       0, /*End of Scope*/
/*79362*/     /*Scope*/ 80|128,2/*336*/, /*->79700*/
/*79364*/       OPC_CheckChild0Integer, 34|128,47/*6050*/, 
/*79367*/       OPC_RecordChild1, // #0 = $addr
/*79368*/       OPC_Scope, 65, /*->79435*/ // 5 children in Scope
/*79370*/         OPC_CheckChild1Type, MVT::i32,
/*79372*/         OPC_RecordChild2, // #1 = $rsrc
/*79373*/         OPC_RecordChild3, // #2 = $sampler
/*79374*/         OPC_RecordChild4, // #3 = $dmask
/*79375*/         OPC_RecordChild5, // #4 = $unorm
/*79376*/         OPC_RecordChild6, // #5 = $r128
/*79377*/         OPC_RecordChild7, // #6 = $da
/*79378*/         OPC_MoveChild, 8,
/*79380*/         OPC_RecordNode, // #7 = $glc
/*79381*/         OPC_MoveParent,
/*79382*/         OPC_MoveChild, 9,
/*79384*/         OPC_RecordNode, // #8 = $slc
/*79385*/         OPC_MoveParent,
/*79386*/         OPC_MoveChild, 10,
/*79388*/         OPC_RecordNode, // #9 = $tfe
/*79389*/         OPC_MoveParent,
/*79390*/         OPC_MoveChild, 11,
/*79392*/         OPC_RecordNode, // #10 = $lwe
/*79393*/         OPC_MoveParent,
/*79394*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79397*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79400*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79403*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79406*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79409*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79412*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79415*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79435*/       /*Scope*/ 65, /*->79501*/
/*79436*/         OPC_CheckChild1Type, MVT::v2i32,
/*79438*/         OPC_RecordChild2, // #1 = $rsrc
/*79439*/         OPC_RecordChild3, // #2 = $sampler
/*79440*/         OPC_RecordChild4, // #3 = $dmask
/*79441*/         OPC_RecordChild5, // #4 = $unorm
/*79442*/         OPC_RecordChild6, // #5 = $r128
/*79443*/         OPC_RecordChild7, // #6 = $da
/*79444*/         OPC_MoveChild, 8,
/*79446*/         OPC_RecordNode, // #7 = $glc
/*79447*/         OPC_MoveParent,
/*79448*/         OPC_MoveChild, 9,
/*79450*/         OPC_RecordNode, // #8 = $slc
/*79451*/         OPC_MoveParent,
/*79452*/         OPC_MoveChild, 10,
/*79454*/         OPC_RecordNode, // #9 = $tfe
/*79455*/         OPC_MoveParent,
/*79456*/         OPC_MoveChild, 11,
/*79458*/         OPC_RecordNode, // #10 = $lwe
/*79459*/         OPC_MoveParent,
/*79460*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79463*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79466*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79469*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79472*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79475*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79478*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79481*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79484*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79501*/       /*Scope*/ 65, /*->79567*/
/*79502*/         OPC_CheckChild1Type, MVT::v4i32,
/*79504*/         OPC_RecordChild2, // #1 = $rsrc
/*79505*/         OPC_RecordChild3, // #2 = $sampler
/*79506*/         OPC_RecordChild4, // #3 = $dmask
/*79507*/         OPC_RecordChild5, // #4 = $unorm
/*79508*/         OPC_RecordChild6, // #5 = $r128
/*79509*/         OPC_RecordChild7, // #6 = $da
/*79510*/         OPC_MoveChild, 8,
/*79512*/         OPC_RecordNode, // #7 = $glc
/*79513*/         OPC_MoveParent,
/*79514*/         OPC_MoveChild, 9,
/*79516*/         OPC_RecordNode, // #8 = $slc
/*79517*/         OPC_MoveParent,
/*79518*/         OPC_MoveChild, 10,
/*79520*/         OPC_RecordNode, // #9 = $tfe
/*79521*/         OPC_MoveParent,
/*79522*/         OPC_MoveChild, 11,
/*79524*/         OPC_RecordNode, // #10 = $lwe
/*79525*/         OPC_MoveParent,
/*79526*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79529*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79532*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79535*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79538*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79541*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79544*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79547*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79550*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79567*/       /*Scope*/ 65, /*->79633*/
/*79568*/         OPC_CheckChild1Type, MVT::v8i32,
/*79570*/         OPC_RecordChild2, // #1 = $rsrc
/*79571*/         OPC_RecordChild3, // #2 = $sampler
/*79572*/         OPC_RecordChild4, // #3 = $dmask
/*79573*/         OPC_RecordChild5, // #4 = $unorm
/*79574*/         OPC_RecordChild6, // #5 = $r128
/*79575*/         OPC_RecordChild7, // #6 = $da
/*79576*/         OPC_MoveChild, 8,
/*79578*/         OPC_RecordNode, // #7 = $glc
/*79579*/         OPC_MoveParent,
/*79580*/         OPC_MoveChild, 9,
/*79582*/         OPC_RecordNode, // #8 = $slc
/*79583*/         OPC_MoveParent,
/*79584*/         OPC_MoveChild, 10,
/*79586*/         OPC_RecordNode, // #9 = $tfe
/*79587*/         OPC_MoveParent,
/*79588*/         OPC_MoveChild, 11,
/*79590*/         OPC_RecordNode, // #10 = $lwe
/*79591*/         OPC_MoveParent,
/*79592*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79595*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79598*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79601*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79604*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79607*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79610*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79613*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79616*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79633*/       /*Scope*/ 65, /*->79699*/
/*79634*/         OPC_CheckChild1Type, MVT::v16i32,
/*79636*/         OPC_RecordChild2, // #1 = $rsrc
/*79637*/         OPC_RecordChild3, // #2 = $sampler
/*79638*/         OPC_RecordChild4, // #3 = $dmask
/*79639*/         OPC_RecordChild5, // #4 = $unorm
/*79640*/         OPC_RecordChild6, // #5 = $r128
/*79641*/         OPC_RecordChild7, // #6 = $da
/*79642*/         OPC_MoveChild, 8,
/*79644*/         OPC_RecordNode, // #7 = $glc
/*79645*/         OPC_MoveParent,
/*79646*/         OPC_MoveChild, 9,
/*79648*/         OPC_RecordNode, // #8 = $slc
/*79649*/         OPC_MoveParent,
/*79650*/         OPC_MoveChild, 10,
/*79652*/         OPC_RecordNode, // #9 = $tfe
/*79653*/         OPC_MoveParent,
/*79654*/         OPC_MoveChild, 11,
/*79656*/         OPC_RecordNode, // #10 = $lwe
/*79657*/         OPC_MoveParent,
/*79658*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79661*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79664*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79667*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79670*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79673*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79676*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79679*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79682*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79699*/       0, /*End of Scope*/
/*79700*/     /*Scope*/ 80|128,2/*336*/, /*->80038*/
/*79702*/       OPC_CheckChild0Integer, 35|128,47/*6051*/, 
/*79705*/       OPC_RecordChild1, // #0 = $addr
/*79706*/       OPC_Scope, 65, /*->79773*/ // 5 children in Scope
/*79708*/         OPC_CheckChild1Type, MVT::i32,
/*79710*/         OPC_RecordChild2, // #1 = $rsrc
/*79711*/         OPC_RecordChild3, // #2 = $sampler
/*79712*/         OPC_RecordChild4, // #3 = $dmask
/*79713*/         OPC_RecordChild5, // #4 = $unorm
/*79714*/         OPC_RecordChild6, // #5 = $r128
/*79715*/         OPC_RecordChild7, // #6 = $da
/*79716*/         OPC_MoveChild, 8,
/*79718*/         OPC_RecordNode, // #7 = $glc
/*79719*/         OPC_MoveParent,
/*79720*/         OPC_MoveChild, 9,
/*79722*/         OPC_RecordNode, // #8 = $slc
/*79723*/         OPC_MoveParent,
/*79724*/         OPC_MoveChild, 10,
/*79726*/         OPC_RecordNode, // #9 = $tfe
/*79727*/         OPC_MoveParent,
/*79728*/         OPC_MoveChild, 11,
/*79730*/         OPC_RecordNode, // #10 = $lwe
/*79731*/         OPC_MoveParent,
/*79732*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79735*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79738*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79741*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79744*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79747*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79750*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79753*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79756*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79773*/       /*Scope*/ 65, /*->79839*/
/*79774*/         OPC_CheckChild1Type, MVT::v2i32,
/*79776*/         OPC_RecordChild2, // #1 = $rsrc
/*79777*/         OPC_RecordChild3, // #2 = $sampler
/*79778*/         OPC_RecordChild4, // #3 = $dmask
/*79779*/         OPC_RecordChild5, // #4 = $unorm
/*79780*/         OPC_RecordChild6, // #5 = $r128
/*79781*/         OPC_RecordChild7, // #6 = $da
/*79782*/         OPC_MoveChild, 8,
/*79784*/         OPC_RecordNode, // #7 = $glc
/*79785*/         OPC_MoveParent,
/*79786*/         OPC_MoveChild, 9,
/*79788*/         OPC_RecordNode, // #8 = $slc
/*79789*/         OPC_MoveParent,
/*79790*/         OPC_MoveChild, 10,
/*79792*/         OPC_RecordNode, // #9 = $tfe
/*79793*/         OPC_MoveParent,
/*79794*/         OPC_MoveChild, 11,
/*79796*/         OPC_RecordNode, // #10 = $lwe
/*79797*/         OPC_MoveParent,
/*79798*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79807*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79839*/       /*Scope*/ 65, /*->79905*/
/*79840*/         OPC_CheckChild1Type, MVT::v4i32,
/*79842*/         OPC_RecordChild2, // #1 = $rsrc
/*79843*/         OPC_RecordChild3, // #2 = $sampler
/*79844*/         OPC_RecordChild4, // #3 = $dmask
/*79845*/         OPC_RecordChild5, // #4 = $unorm
/*79846*/         OPC_RecordChild6, // #5 = $r128
/*79847*/         OPC_RecordChild7, // #6 = $da
/*79848*/         OPC_MoveChild, 8,
/*79850*/         OPC_RecordNode, // #7 = $glc
/*79851*/         OPC_MoveParent,
/*79852*/         OPC_MoveChild, 9,
/*79854*/         OPC_RecordNode, // #8 = $slc
/*79855*/         OPC_MoveParent,
/*79856*/         OPC_MoveChild, 10,
/*79858*/         OPC_RecordNode, // #9 = $tfe
/*79859*/         OPC_MoveParent,
/*79860*/         OPC_MoveChild, 11,
/*79862*/         OPC_RecordNode, // #10 = $lwe
/*79863*/         OPC_MoveParent,
/*79864*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79867*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79870*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79873*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79876*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79885*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79888*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79905*/       /*Scope*/ 65, /*->79971*/
/*79906*/         OPC_CheckChild1Type, MVT::v8i32,
/*79908*/         OPC_RecordChild2, // #1 = $rsrc
/*79909*/         OPC_RecordChild3, // #2 = $sampler
/*79910*/         OPC_RecordChild4, // #3 = $dmask
/*79911*/         OPC_RecordChild5, // #4 = $unorm
/*79912*/         OPC_RecordChild6, // #5 = $r128
/*79913*/         OPC_RecordChild7, // #6 = $da
/*79914*/         OPC_MoveChild, 8,
/*79916*/         OPC_RecordNode, // #7 = $glc
/*79917*/         OPC_MoveParent,
/*79918*/         OPC_MoveChild, 9,
/*79920*/         OPC_RecordNode, // #8 = $slc
/*79921*/         OPC_MoveParent,
/*79922*/         OPC_MoveChild, 10,
/*79924*/         OPC_RecordNode, // #9 = $tfe
/*79925*/         OPC_MoveParent,
/*79926*/         OPC_MoveChild, 11,
/*79928*/         OPC_RecordNode, // #10 = $lwe
/*79929*/         OPC_MoveParent,
/*79930*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79933*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79936*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79942*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79945*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79948*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79951*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79954*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79971*/       /*Scope*/ 65, /*->80037*/
/*79972*/         OPC_CheckChild1Type, MVT::v16i32,
/*79974*/         OPC_RecordChild2, // #1 = $rsrc
/*79975*/         OPC_RecordChild3, // #2 = $sampler
/*79976*/         OPC_RecordChild4, // #3 = $dmask
/*79977*/         OPC_RecordChild5, // #4 = $unorm
/*79978*/         OPC_RecordChild6, // #5 = $r128
/*79979*/         OPC_RecordChild7, // #6 = $da
/*79980*/         OPC_MoveChild, 8,
/*79982*/         OPC_RecordNode, // #7 = $glc
/*79983*/         OPC_MoveParent,
/*79984*/         OPC_MoveChild, 9,
/*79986*/         OPC_RecordNode, // #8 = $slc
/*79987*/         OPC_MoveParent,
/*79988*/         OPC_MoveChild, 10,
/*79990*/         OPC_RecordNode, // #9 = $tfe
/*79991*/         OPC_MoveParent,
/*79992*/         OPC_MoveChild, 11,
/*79994*/         OPC_RecordNode, // #10 = $lwe
/*79995*/         OPC_MoveParent,
/*79996*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79999*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80002*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80005*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80008*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80011*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80014*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80017*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80020*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80037*/       0, /*End of Scope*/
/*80038*/     /*Scope*/ 80|128,2/*336*/, /*->80376*/
/*80040*/       OPC_CheckChild0Integer, 38|128,47/*6054*/, 
/*80043*/       OPC_RecordChild1, // #0 = $addr
/*80044*/       OPC_Scope, 65, /*->80111*/ // 5 children in Scope
/*80046*/         OPC_CheckChild1Type, MVT::i32,
/*80048*/         OPC_RecordChild2, // #1 = $rsrc
/*80049*/         OPC_RecordChild3, // #2 = $sampler
/*80050*/         OPC_RecordChild4, // #3 = $dmask
/*80051*/         OPC_RecordChild5, // #4 = $unorm
/*80052*/         OPC_RecordChild6, // #5 = $r128
/*80053*/         OPC_RecordChild7, // #6 = $da
/*80054*/         OPC_MoveChild, 8,
/*80056*/         OPC_RecordNode, // #7 = $glc
/*80057*/         OPC_MoveParent,
/*80058*/         OPC_MoveChild, 9,
/*80060*/         OPC_RecordNode, // #8 = $slc
/*80061*/         OPC_MoveParent,
/*80062*/         OPC_MoveChild, 10,
/*80064*/         OPC_RecordNode, // #9 = $tfe
/*80065*/         OPC_MoveParent,
/*80066*/         OPC_MoveChild, 11,
/*80068*/         OPC_RecordNode, // #10 = $lwe
/*80069*/         OPC_MoveParent,
/*80070*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80073*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80076*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80079*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80082*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80085*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80088*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80094*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80111*/       /*Scope*/ 65, /*->80177*/
/*80112*/         OPC_CheckChild1Type, MVT::v2i32,
/*80114*/         OPC_RecordChild2, // #1 = $rsrc
/*80115*/         OPC_RecordChild3, // #2 = $sampler
/*80116*/         OPC_RecordChild4, // #3 = $dmask
/*80117*/         OPC_RecordChild5, // #4 = $unorm
/*80118*/         OPC_RecordChild6, // #5 = $r128
/*80119*/         OPC_RecordChild7, // #6 = $da
/*80120*/         OPC_MoveChild, 8,
/*80122*/         OPC_RecordNode, // #7 = $glc
/*80123*/         OPC_MoveParent,
/*80124*/         OPC_MoveChild, 9,
/*80126*/         OPC_RecordNode, // #8 = $slc
/*80127*/         OPC_MoveParent,
/*80128*/         OPC_MoveChild, 10,
/*80130*/         OPC_RecordNode, // #9 = $tfe
/*80131*/         OPC_MoveParent,
/*80132*/         OPC_MoveChild, 11,
/*80134*/         OPC_RecordNode, // #10 = $lwe
/*80135*/         OPC_MoveParent,
/*80136*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80139*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80142*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80145*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80148*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80151*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80154*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80157*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80160*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80177*/       /*Scope*/ 65, /*->80243*/
/*80178*/         OPC_CheckChild1Type, MVT::v4i32,
/*80180*/         OPC_RecordChild2, // #1 = $rsrc
/*80181*/         OPC_RecordChild3, // #2 = $sampler
/*80182*/         OPC_RecordChild4, // #3 = $dmask
/*80183*/         OPC_RecordChild5, // #4 = $unorm
/*80184*/         OPC_RecordChild6, // #5 = $r128
/*80185*/         OPC_RecordChild7, // #6 = $da
/*80186*/         OPC_MoveChild, 8,
/*80188*/         OPC_RecordNode, // #7 = $glc
/*80189*/         OPC_MoveParent,
/*80190*/         OPC_MoveChild, 9,
/*80192*/         OPC_RecordNode, // #8 = $slc
/*80193*/         OPC_MoveParent,
/*80194*/         OPC_MoveChild, 10,
/*80196*/         OPC_RecordNode, // #9 = $tfe
/*80197*/         OPC_MoveParent,
/*80198*/         OPC_MoveChild, 11,
/*80200*/         OPC_RecordNode, // #10 = $lwe
/*80201*/         OPC_MoveParent,
/*80202*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80205*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80208*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80214*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80217*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80220*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80223*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80226*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80243*/       /*Scope*/ 65, /*->80309*/
/*80244*/         OPC_CheckChild1Type, MVT::v8i32,
/*80246*/         OPC_RecordChild2, // #1 = $rsrc
/*80247*/         OPC_RecordChild3, // #2 = $sampler
/*80248*/         OPC_RecordChild4, // #3 = $dmask
/*80249*/         OPC_RecordChild5, // #4 = $unorm
/*80250*/         OPC_RecordChild6, // #5 = $r128
/*80251*/         OPC_RecordChild7, // #6 = $da
/*80252*/         OPC_MoveChild, 8,
/*80254*/         OPC_RecordNode, // #7 = $glc
/*80255*/         OPC_MoveParent,
/*80256*/         OPC_MoveChild, 9,
/*80258*/         OPC_RecordNode, // #8 = $slc
/*80259*/         OPC_MoveParent,
/*80260*/         OPC_MoveChild, 10,
/*80262*/         OPC_RecordNode, // #9 = $tfe
/*80263*/         OPC_MoveParent,
/*80264*/         OPC_MoveChild, 11,
/*80266*/         OPC_RecordNode, // #10 = $lwe
/*80267*/         OPC_MoveParent,
/*80268*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80271*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80274*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80277*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80280*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80283*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80286*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80289*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80292*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80309*/       /*Scope*/ 65, /*->80375*/
/*80310*/         OPC_CheckChild1Type, MVT::v16i32,
/*80312*/         OPC_RecordChild2, // #1 = $rsrc
/*80313*/         OPC_RecordChild3, // #2 = $sampler
/*80314*/         OPC_RecordChild4, // #3 = $dmask
/*80315*/         OPC_RecordChild5, // #4 = $unorm
/*80316*/         OPC_RecordChild6, // #5 = $r128
/*80317*/         OPC_RecordChild7, // #6 = $da
/*80318*/         OPC_MoveChild, 8,
/*80320*/         OPC_RecordNode, // #7 = $glc
/*80321*/         OPC_MoveParent,
/*80322*/         OPC_MoveChild, 9,
/*80324*/         OPC_RecordNode, // #8 = $slc
/*80325*/         OPC_MoveParent,
/*80326*/         OPC_MoveChild, 10,
/*80328*/         OPC_RecordNode, // #9 = $tfe
/*80329*/         OPC_MoveParent,
/*80330*/         OPC_MoveChild, 11,
/*80332*/         OPC_RecordNode, // #10 = $lwe
/*80333*/         OPC_MoveParent,
/*80334*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80343*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80355*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80358*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80375*/       0, /*End of Scope*/
/*80376*/     /*Scope*/ 80|128,2/*336*/, /*->80714*/
/*80378*/       OPC_CheckChild0Integer, 24|128,47/*6040*/, 
/*80381*/       OPC_RecordChild1, // #0 = $addr
/*80382*/       OPC_Scope, 65, /*->80449*/ // 5 children in Scope
/*80384*/         OPC_CheckChild1Type, MVT::i32,
/*80386*/         OPC_RecordChild2, // #1 = $rsrc
/*80387*/         OPC_RecordChild3, // #2 = $sampler
/*80388*/         OPC_RecordChild4, // #3 = $dmask
/*80389*/         OPC_RecordChild5, // #4 = $unorm
/*80390*/         OPC_RecordChild6, // #5 = $r128
/*80391*/         OPC_RecordChild7, // #6 = $da
/*80392*/         OPC_MoveChild, 8,
/*80394*/         OPC_RecordNode, // #7 = $glc
/*80395*/         OPC_MoveParent,
/*80396*/         OPC_MoveChild, 9,
/*80398*/         OPC_RecordNode, // #8 = $slc
/*80399*/         OPC_MoveParent,
/*80400*/         OPC_MoveChild, 10,
/*80402*/         OPC_RecordNode, // #9 = $tfe
/*80403*/         OPC_MoveParent,
/*80404*/         OPC_MoveChild, 11,
/*80406*/         OPC_RecordNode, // #10 = $lwe
/*80407*/         OPC_MoveParent,
/*80408*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80411*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80414*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80417*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80420*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80423*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80426*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80429*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80432*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80449*/       /*Scope*/ 65, /*->80515*/
/*80450*/         OPC_CheckChild1Type, MVT::v2i32,
/*80452*/         OPC_RecordChild2, // #1 = $rsrc
/*80453*/         OPC_RecordChild3, // #2 = $sampler
/*80454*/         OPC_RecordChild4, // #3 = $dmask
/*80455*/         OPC_RecordChild5, // #4 = $unorm
/*80456*/         OPC_RecordChild6, // #5 = $r128
/*80457*/         OPC_RecordChild7, // #6 = $da
/*80458*/         OPC_MoveChild, 8,
/*80460*/         OPC_RecordNode, // #7 = $glc
/*80461*/         OPC_MoveParent,
/*80462*/         OPC_MoveChild, 9,
/*80464*/         OPC_RecordNode, // #8 = $slc
/*80465*/         OPC_MoveParent,
/*80466*/         OPC_MoveChild, 10,
/*80468*/         OPC_RecordNode, // #9 = $tfe
/*80469*/         OPC_MoveParent,
/*80470*/         OPC_MoveChild, 11,
/*80472*/         OPC_RecordNode, // #10 = $lwe
/*80473*/         OPC_MoveParent,
/*80474*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80477*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80480*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80486*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80489*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80492*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80495*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80498*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80515*/       /*Scope*/ 65, /*->80581*/
/*80516*/         OPC_CheckChild1Type, MVT::v4i32,
/*80518*/         OPC_RecordChild2, // #1 = $rsrc
/*80519*/         OPC_RecordChild3, // #2 = $sampler
/*80520*/         OPC_RecordChild4, // #3 = $dmask
/*80521*/         OPC_RecordChild5, // #4 = $unorm
/*80522*/         OPC_RecordChild6, // #5 = $r128
/*80523*/         OPC_RecordChild7, // #6 = $da
/*80524*/         OPC_MoveChild, 8,
/*80526*/         OPC_RecordNode, // #7 = $glc
/*80527*/         OPC_MoveParent,
/*80528*/         OPC_MoveChild, 9,
/*80530*/         OPC_RecordNode, // #8 = $slc
/*80531*/         OPC_MoveParent,
/*80532*/         OPC_MoveChild, 10,
/*80534*/         OPC_RecordNode, // #9 = $tfe
/*80535*/         OPC_MoveParent,
/*80536*/         OPC_MoveChild, 11,
/*80538*/         OPC_RecordNode, // #10 = $lwe
/*80539*/         OPC_MoveParent,
/*80540*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80543*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80546*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80549*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80552*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80555*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80558*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80561*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80564*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80581*/       /*Scope*/ 65, /*->80647*/
/*80582*/         OPC_CheckChild1Type, MVT::v8i32,
/*80584*/         OPC_RecordChild2, // #1 = $rsrc
/*80585*/         OPC_RecordChild3, // #2 = $sampler
/*80586*/         OPC_RecordChild4, // #3 = $dmask
/*80587*/         OPC_RecordChild5, // #4 = $unorm
/*80588*/         OPC_RecordChild6, // #5 = $r128
/*80589*/         OPC_RecordChild7, // #6 = $da
/*80590*/         OPC_MoveChild, 8,
/*80592*/         OPC_RecordNode, // #7 = $glc
/*80593*/         OPC_MoveParent,
/*80594*/         OPC_MoveChild, 9,
/*80596*/         OPC_RecordNode, // #8 = $slc
/*80597*/         OPC_MoveParent,
/*80598*/         OPC_MoveChild, 10,
/*80600*/         OPC_RecordNode, // #9 = $tfe
/*80601*/         OPC_MoveParent,
/*80602*/         OPC_MoveChild, 11,
/*80604*/         OPC_RecordNode, // #10 = $lwe
/*80605*/         OPC_MoveParent,
/*80606*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80609*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80612*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80615*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80618*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80621*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80624*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80630*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80647*/       /*Scope*/ 65, /*->80713*/
/*80648*/         OPC_CheckChild1Type, MVT::v16i32,
/*80650*/         OPC_RecordChild2, // #1 = $rsrc
/*80651*/         OPC_RecordChild3, // #2 = $sampler
/*80652*/         OPC_RecordChild4, // #3 = $dmask
/*80653*/         OPC_RecordChild5, // #4 = $unorm
/*80654*/         OPC_RecordChild6, // #5 = $r128
/*80655*/         OPC_RecordChild7, // #6 = $da
/*80656*/         OPC_MoveChild, 8,
/*80658*/         OPC_RecordNode, // #7 = $glc
/*80659*/         OPC_MoveParent,
/*80660*/         OPC_MoveChild, 9,
/*80662*/         OPC_RecordNode, // #8 = $slc
/*80663*/         OPC_MoveParent,
/*80664*/         OPC_MoveChild, 10,
/*80666*/         OPC_RecordNode, // #9 = $tfe
/*80667*/         OPC_MoveParent,
/*80668*/         OPC_MoveChild, 11,
/*80670*/         OPC_RecordNode, // #10 = $lwe
/*80671*/         OPC_MoveParent,
/*80672*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80675*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80678*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80681*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80684*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80687*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80690*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80693*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80696*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80713*/       0, /*End of Scope*/
/*80714*/     /*Scope*/ 80|128,2/*336*/, /*->81052*/
/*80716*/       OPC_CheckChild0Integer, 25|128,47/*6041*/, 
/*80719*/       OPC_RecordChild1, // #0 = $addr
/*80720*/       OPC_Scope, 65, /*->80787*/ // 5 children in Scope
/*80722*/         OPC_CheckChild1Type, MVT::i32,
/*80724*/         OPC_RecordChild2, // #1 = $rsrc
/*80725*/         OPC_RecordChild3, // #2 = $sampler
/*80726*/         OPC_RecordChild4, // #3 = $dmask
/*80727*/         OPC_RecordChild5, // #4 = $unorm
/*80728*/         OPC_RecordChild6, // #5 = $r128
/*80729*/         OPC_RecordChild7, // #6 = $da
/*80730*/         OPC_MoveChild, 8,
/*80732*/         OPC_RecordNode, // #7 = $glc
/*80733*/         OPC_MoveParent,
/*80734*/         OPC_MoveChild, 9,
/*80736*/         OPC_RecordNode, // #8 = $slc
/*80737*/         OPC_MoveParent,
/*80738*/         OPC_MoveChild, 10,
/*80740*/         OPC_RecordNode, // #9 = $tfe
/*80741*/         OPC_MoveParent,
/*80742*/         OPC_MoveChild, 11,
/*80744*/         OPC_RecordNode, // #10 = $lwe
/*80745*/         OPC_MoveParent,
/*80746*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80755*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80767*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80770*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80787*/       /*Scope*/ 65, /*->80853*/
/*80788*/         OPC_CheckChild1Type, MVT::v2i32,
/*80790*/         OPC_RecordChild2, // #1 = $rsrc
/*80791*/         OPC_RecordChild3, // #2 = $sampler
/*80792*/         OPC_RecordChild4, // #3 = $dmask
/*80793*/         OPC_RecordChild5, // #4 = $unorm
/*80794*/         OPC_RecordChild6, // #5 = $r128
/*80795*/         OPC_RecordChild7, // #6 = $da
/*80796*/         OPC_MoveChild, 8,
/*80798*/         OPC_RecordNode, // #7 = $glc
/*80799*/         OPC_MoveParent,
/*80800*/         OPC_MoveChild, 9,
/*80802*/         OPC_RecordNode, // #8 = $slc
/*80803*/         OPC_MoveParent,
/*80804*/         OPC_MoveChild, 10,
/*80806*/         OPC_RecordNode, // #9 = $tfe
/*80807*/         OPC_MoveParent,
/*80808*/         OPC_MoveChild, 11,
/*80810*/         OPC_RecordNode, // #10 = $lwe
/*80811*/         OPC_MoveParent,
/*80812*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80815*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80818*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80821*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80824*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80827*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80830*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80833*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80836*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80853*/       /*Scope*/ 65, /*->80919*/
/*80854*/         OPC_CheckChild1Type, MVT::v4i32,
/*80856*/         OPC_RecordChild2, // #1 = $rsrc
/*80857*/         OPC_RecordChild3, // #2 = $sampler
/*80858*/         OPC_RecordChild4, // #3 = $dmask
/*80859*/         OPC_RecordChild5, // #4 = $unorm
/*80860*/         OPC_RecordChild6, // #5 = $r128
/*80861*/         OPC_RecordChild7, // #6 = $da
/*80862*/         OPC_MoveChild, 8,
/*80864*/         OPC_RecordNode, // #7 = $glc
/*80865*/         OPC_MoveParent,
/*80866*/         OPC_MoveChild, 9,
/*80868*/         OPC_RecordNode, // #8 = $slc
/*80869*/         OPC_MoveParent,
/*80870*/         OPC_MoveChild, 10,
/*80872*/         OPC_RecordNode, // #9 = $tfe
/*80873*/         OPC_MoveParent,
/*80874*/         OPC_MoveChild, 11,
/*80876*/         OPC_RecordNode, // #10 = $lwe
/*80877*/         OPC_MoveParent,
/*80878*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80887*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80899*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80902*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80919*/       /*Scope*/ 65, /*->80985*/
/*80920*/         OPC_CheckChild1Type, MVT::v8i32,
/*80922*/         OPC_RecordChild2, // #1 = $rsrc
/*80923*/         OPC_RecordChild3, // #2 = $sampler
/*80924*/         OPC_RecordChild4, // #3 = $dmask
/*80925*/         OPC_RecordChild5, // #4 = $unorm
/*80926*/         OPC_RecordChild6, // #5 = $r128
/*80927*/         OPC_RecordChild7, // #6 = $da
/*80928*/         OPC_MoveChild, 8,
/*80930*/         OPC_RecordNode, // #7 = $glc
/*80931*/         OPC_MoveParent,
/*80932*/         OPC_MoveChild, 9,
/*80934*/         OPC_RecordNode, // #8 = $slc
/*80935*/         OPC_MoveParent,
/*80936*/         OPC_MoveChild, 10,
/*80938*/         OPC_RecordNode, // #9 = $tfe
/*80939*/         OPC_MoveParent,
/*80940*/         OPC_MoveChild, 11,
/*80942*/         OPC_RecordNode, // #10 = $lwe
/*80943*/         OPC_MoveParent,
/*80944*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80947*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80950*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80953*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80956*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80959*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80962*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80965*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80968*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80985*/       /*Scope*/ 65, /*->81051*/
/*80986*/         OPC_CheckChild1Type, MVT::v16i32,
/*80988*/         OPC_RecordChild2, // #1 = $rsrc
/*80989*/         OPC_RecordChild3, // #2 = $sampler
/*80990*/         OPC_RecordChild4, // #3 = $dmask
/*80991*/         OPC_RecordChild5, // #4 = $unorm
/*80992*/         OPC_RecordChild6, // #5 = $r128
/*80993*/         OPC_RecordChild7, // #6 = $da
/*80994*/         OPC_MoveChild, 8,
/*80996*/         OPC_RecordNode, // #7 = $glc
/*80997*/         OPC_MoveParent,
/*80998*/         OPC_MoveChild, 9,
/*81000*/         OPC_RecordNode, // #8 = $slc
/*81001*/         OPC_MoveParent,
/*81002*/         OPC_MoveChild, 10,
/*81004*/         OPC_RecordNode, // #9 = $tfe
/*81005*/         OPC_MoveParent,
/*81006*/         OPC_MoveChild, 11,
/*81008*/         OPC_RecordNode, // #10 = $lwe
/*81009*/         OPC_MoveParent,
/*81010*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81013*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81016*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81019*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81022*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81025*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81028*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81034*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81051*/       0, /*End of Scope*/
/*81052*/     /*Scope*/ 80|128,2/*336*/, /*->81390*/
/*81054*/       OPC_CheckChild0Integer, 40|128,47/*6056*/, 
/*81057*/       OPC_RecordChild1, // #0 = $addr
/*81058*/       OPC_Scope, 65, /*->81125*/ // 5 children in Scope
/*81060*/         OPC_CheckChild1Type, MVT::i32,
/*81062*/         OPC_RecordChild2, // #1 = $rsrc
/*81063*/         OPC_RecordChild3, // #2 = $sampler
/*81064*/         OPC_RecordChild4, // #3 = $dmask
/*81065*/         OPC_RecordChild5, // #4 = $unorm
/*81066*/         OPC_RecordChild6, // #5 = $r128
/*81067*/         OPC_RecordChild7, // #6 = $da
/*81068*/         OPC_MoveChild, 8,
/*81070*/         OPC_RecordNode, // #7 = $glc
/*81071*/         OPC_MoveParent,
/*81072*/         OPC_MoveChild, 9,
/*81074*/         OPC_RecordNode, // #8 = $slc
/*81075*/         OPC_MoveParent,
/*81076*/         OPC_MoveChild, 10,
/*81078*/         OPC_RecordNode, // #9 = $tfe
/*81079*/         OPC_MoveParent,
/*81080*/         OPC_MoveChild, 11,
/*81082*/         OPC_RecordNode, // #10 = $lwe
/*81083*/         OPC_MoveParent,
/*81084*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81087*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81090*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81093*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81096*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81099*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81102*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81105*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81108*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81125*/       /*Scope*/ 65, /*->81191*/
/*81126*/         OPC_CheckChild1Type, MVT::v2i32,
/*81128*/         OPC_RecordChild2, // #1 = $rsrc
/*81129*/         OPC_RecordChild3, // #2 = $sampler
/*81130*/         OPC_RecordChild4, // #3 = $dmask
/*81131*/         OPC_RecordChild5, // #4 = $unorm
/*81132*/         OPC_RecordChild6, // #5 = $r128
/*81133*/         OPC_RecordChild7, // #6 = $da
/*81134*/         OPC_MoveChild, 8,
/*81136*/         OPC_RecordNode, // #7 = $glc
/*81137*/         OPC_MoveParent,
/*81138*/         OPC_MoveChild, 9,
/*81140*/         OPC_RecordNode, // #8 = $slc
/*81141*/         OPC_MoveParent,
/*81142*/         OPC_MoveChild, 10,
/*81144*/         OPC_RecordNode, // #9 = $tfe
/*81145*/         OPC_MoveParent,
/*81146*/         OPC_MoveChild, 11,
/*81148*/         OPC_RecordNode, // #10 = $lwe
/*81149*/         OPC_MoveParent,
/*81150*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81153*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81156*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81159*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81162*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81165*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81168*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81174*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81191*/       /*Scope*/ 65, /*->81257*/
/*81192*/         OPC_CheckChild1Type, MVT::v4i32,
/*81194*/         OPC_RecordChild2, // #1 = $rsrc
/*81195*/         OPC_RecordChild3, // #2 = $sampler
/*81196*/         OPC_RecordChild4, // #3 = $dmask
/*81197*/         OPC_RecordChild5, // #4 = $unorm
/*81198*/         OPC_RecordChild6, // #5 = $r128
/*81199*/         OPC_RecordChild7, // #6 = $da
/*81200*/         OPC_MoveChild, 8,
/*81202*/         OPC_RecordNode, // #7 = $glc
/*81203*/         OPC_MoveParent,
/*81204*/         OPC_MoveChild, 9,
/*81206*/         OPC_RecordNode, // #8 = $slc
/*81207*/         OPC_MoveParent,
/*81208*/         OPC_MoveChild, 10,
/*81210*/         OPC_RecordNode, // #9 = $tfe
/*81211*/         OPC_MoveParent,
/*81212*/         OPC_MoveChild, 11,
/*81214*/         OPC_RecordNode, // #10 = $lwe
/*81215*/         OPC_MoveParent,
/*81216*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81219*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81222*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81225*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81228*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81231*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81234*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81237*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81240*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81257*/       /*Scope*/ 65, /*->81323*/
/*81258*/         OPC_CheckChild1Type, MVT::v8i32,
/*81260*/         OPC_RecordChild2, // #1 = $rsrc
/*81261*/         OPC_RecordChild3, // #2 = $sampler
/*81262*/         OPC_RecordChild4, // #3 = $dmask
/*81263*/         OPC_RecordChild5, // #4 = $unorm
/*81264*/         OPC_RecordChild6, // #5 = $r128
/*81265*/         OPC_RecordChild7, // #6 = $da
/*81266*/         OPC_MoveChild, 8,
/*81268*/         OPC_RecordNode, // #7 = $glc
/*81269*/         OPC_MoveParent,
/*81270*/         OPC_MoveChild, 9,
/*81272*/         OPC_RecordNode, // #8 = $slc
/*81273*/         OPC_MoveParent,
/*81274*/         OPC_MoveChild, 10,
/*81276*/         OPC_RecordNode, // #9 = $tfe
/*81277*/         OPC_MoveParent,
/*81278*/         OPC_MoveChild, 11,
/*81280*/         OPC_RecordNode, // #10 = $lwe
/*81281*/         OPC_MoveParent,
/*81282*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81285*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81288*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81294*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81297*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81300*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81303*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81306*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81323*/       /*Scope*/ 65, /*->81389*/
/*81324*/         OPC_CheckChild1Type, MVT::v16i32,
/*81326*/         OPC_RecordChild2, // #1 = $rsrc
/*81327*/         OPC_RecordChild3, // #2 = $sampler
/*81328*/         OPC_RecordChild4, // #3 = $dmask
/*81329*/         OPC_RecordChild5, // #4 = $unorm
/*81330*/         OPC_RecordChild6, // #5 = $r128
/*81331*/         OPC_RecordChild7, // #6 = $da
/*81332*/         OPC_MoveChild, 8,
/*81334*/         OPC_RecordNode, // #7 = $glc
/*81335*/         OPC_MoveParent,
/*81336*/         OPC_MoveChild, 9,
/*81338*/         OPC_RecordNode, // #8 = $slc
/*81339*/         OPC_MoveParent,
/*81340*/         OPC_MoveChild, 10,
/*81342*/         OPC_RecordNode, // #9 = $tfe
/*81343*/         OPC_MoveParent,
/*81344*/         OPC_MoveChild, 11,
/*81346*/         OPC_RecordNode, // #10 = $lwe
/*81347*/         OPC_MoveParent,
/*81348*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81351*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81354*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81357*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81360*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81363*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81366*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81369*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81372*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81389*/       0, /*End of Scope*/
/*81390*/     /*Scope*/ 80|128,2/*336*/, /*->81728*/
/*81392*/       OPC_CheckChild0Integer, 28|128,47/*6044*/, 
/*81395*/       OPC_RecordChild1, // #0 = $addr
/*81396*/       OPC_Scope, 65, /*->81463*/ // 5 children in Scope
/*81398*/         OPC_CheckChild1Type, MVT::i32,
/*81400*/         OPC_RecordChild2, // #1 = $rsrc
/*81401*/         OPC_RecordChild3, // #2 = $sampler
/*81402*/         OPC_RecordChild4, // #3 = $dmask
/*81403*/         OPC_RecordChild5, // #4 = $unorm
/*81404*/         OPC_RecordChild6, // #5 = $r128
/*81405*/         OPC_RecordChild7, // #6 = $da
/*81406*/         OPC_MoveChild, 8,
/*81408*/         OPC_RecordNode, // #7 = $glc
/*81409*/         OPC_MoveParent,
/*81410*/         OPC_MoveChild, 9,
/*81412*/         OPC_RecordNode, // #8 = $slc
/*81413*/         OPC_MoveParent,
/*81414*/         OPC_MoveChild, 10,
/*81416*/         OPC_RecordNode, // #9 = $tfe
/*81417*/         OPC_MoveParent,
/*81418*/         OPC_MoveChild, 11,
/*81420*/         OPC_RecordNode, // #10 = $lwe
/*81421*/         OPC_MoveParent,
/*81422*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81425*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81428*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81431*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81434*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81437*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81440*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81443*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81446*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81463*/       /*Scope*/ 65, /*->81529*/
/*81464*/         OPC_CheckChild1Type, MVT::v2i32,
/*81466*/         OPC_RecordChild2, // #1 = $rsrc
/*81467*/         OPC_RecordChild3, // #2 = $sampler
/*81468*/         OPC_RecordChild4, // #3 = $dmask
/*81469*/         OPC_RecordChild5, // #4 = $unorm
/*81470*/         OPC_RecordChild6, // #5 = $r128
/*81471*/         OPC_RecordChild7, // #6 = $da
/*81472*/         OPC_MoveChild, 8,
/*81474*/         OPC_RecordNode, // #7 = $glc
/*81475*/         OPC_MoveParent,
/*81476*/         OPC_MoveChild, 9,
/*81478*/         OPC_RecordNode, // #8 = $slc
/*81479*/         OPC_MoveParent,
/*81480*/         OPC_MoveChild, 10,
/*81482*/         OPC_RecordNode, // #9 = $tfe
/*81483*/         OPC_MoveParent,
/*81484*/         OPC_MoveChild, 11,
/*81486*/         OPC_RecordNode, // #10 = $lwe
/*81487*/         OPC_MoveParent,
/*81488*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81491*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81494*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81497*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81500*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81503*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81506*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81509*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81512*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81529*/       /*Scope*/ 65, /*->81595*/
/*81530*/         OPC_CheckChild1Type, MVT::v4i32,
/*81532*/         OPC_RecordChild2, // #1 = $rsrc
/*81533*/         OPC_RecordChild3, // #2 = $sampler
/*81534*/         OPC_RecordChild4, // #3 = $dmask
/*81535*/         OPC_RecordChild5, // #4 = $unorm
/*81536*/         OPC_RecordChild6, // #5 = $r128
/*81537*/         OPC_RecordChild7, // #6 = $da
/*81538*/         OPC_MoveChild, 8,
/*81540*/         OPC_RecordNode, // #7 = $glc
/*81541*/         OPC_MoveParent,
/*81542*/         OPC_MoveChild, 9,
/*81544*/         OPC_RecordNode, // #8 = $slc
/*81545*/         OPC_MoveParent,
/*81546*/         OPC_MoveChild, 10,
/*81548*/         OPC_RecordNode, // #9 = $tfe
/*81549*/         OPC_MoveParent,
/*81550*/         OPC_MoveChild, 11,
/*81552*/         OPC_RecordNode, // #10 = $lwe
/*81553*/         OPC_MoveParent,
/*81554*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81575*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81578*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81595*/       /*Scope*/ 65, /*->81661*/
/*81596*/         OPC_CheckChild1Type, MVT::v8i32,
/*81598*/         OPC_RecordChild2, // #1 = $rsrc
/*81599*/         OPC_RecordChild3, // #2 = $sampler
/*81600*/         OPC_RecordChild4, // #3 = $dmask
/*81601*/         OPC_RecordChild5, // #4 = $unorm
/*81602*/         OPC_RecordChild6, // #5 = $r128
/*81603*/         OPC_RecordChild7, // #6 = $da
/*81604*/         OPC_MoveChild, 8,
/*81606*/         OPC_RecordNode, // #7 = $glc
/*81607*/         OPC_MoveParent,
/*81608*/         OPC_MoveChild, 9,
/*81610*/         OPC_RecordNode, // #8 = $slc
/*81611*/         OPC_MoveParent,
/*81612*/         OPC_MoveChild, 10,
/*81614*/         OPC_RecordNode, // #9 = $tfe
/*81615*/         OPC_MoveParent,
/*81616*/         OPC_MoveChild, 11,
/*81618*/         OPC_RecordNode, // #10 = $lwe
/*81619*/         OPC_MoveParent,
/*81620*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81623*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81626*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81629*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81632*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81635*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81638*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81641*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81644*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81661*/       /*Scope*/ 65, /*->81727*/
/*81662*/         OPC_CheckChild1Type, MVT::v16i32,
/*81664*/         OPC_RecordChild2, // #1 = $rsrc
/*81665*/         OPC_RecordChild3, // #2 = $sampler
/*81666*/         OPC_RecordChild4, // #3 = $dmask
/*81667*/         OPC_RecordChild5, // #4 = $unorm
/*81668*/         OPC_RecordChild6, // #5 = $r128
/*81669*/         OPC_RecordChild7, // #6 = $da
/*81670*/         OPC_MoveChild, 8,
/*81672*/         OPC_RecordNode, // #7 = $glc
/*81673*/         OPC_MoveParent,
/*81674*/         OPC_MoveChild, 9,
/*81676*/         OPC_RecordNode, // #8 = $slc
/*81677*/         OPC_MoveParent,
/*81678*/         OPC_MoveChild, 10,
/*81680*/         OPC_RecordNode, // #9 = $tfe
/*81681*/         OPC_MoveParent,
/*81682*/         OPC_MoveChild, 11,
/*81684*/         OPC_RecordNode, // #10 = $lwe
/*81685*/         OPC_MoveParent,
/*81686*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81689*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81692*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81695*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81698*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81701*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81704*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81707*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81710*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81727*/       0, /*End of Scope*/
/*81728*/     /*Scope*/ 80|128,2/*336*/, /*->82066*/
/*81730*/       OPC_CheckChild0Integer, 29|128,47/*6045*/, 
/*81733*/       OPC_RecordChild1, // #0 = $addr
/*81734*/       OPC_Scope, 65, /*->81801*/ // 5 children in Scope
/*81736*/         OPC_CheckChild1Type, MVT::i32,
/*81738*/         OPC_RecordChild2, // #1 = $rsrc
/*81739*/         OPC_RecordChild3, // #2 = $sampler
/*81740*/         OPC_RecordChild4, // #3 = $dmask
/*81741*/         OPC_RecordChild5, // #4 = $unorm
/*81742*/         OPC_RecordChild6, // #5 = $r128
/*81743*/         OPC_RecordChild7, // #6 = $da
/*81744*/         OPC_MoveChild, 8,
/*81746*/         OPC_RecordNode, // #7 = $glc
/*81747*/         OPC_MoveParent,
/*81748*/         OPC_MoveChild, 9,
/*81750*/         OPC_RecordNode, // #8 = $slc
/*81751*/         OPC_MoveParent,
/*81752*/         OPC_MoveChild, 10,
/*81754*/         OPC_RecordNode, // #9 = $tfe
/*81755*/         OPC_MoveParent,
/*81756*/         OPC_MoveChild, 11,
/*81758*/         OPC_RecordNode, // #10 = $lwe
/*81759*/         OPC_MoveParent,
/*81760*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81763*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81766*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81769*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81772*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81775*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81778*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81781*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81784*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81801*/       /*Scope*/ 65, /*->81867*/
/*81802*/         OPC_CheckChild1Type, MVT::v2i32,
/*81804*/         OPC_RecordChild2, // #1 = $rsrc
/*81805*/         OPC_RecordChild3, // #2 = $sampler
/*81806*/         OPC_RecordChild4, // #3 = $dmask
/*81807*/         OPC_RecordChild5, // #4 = $unorm
/*81808*/         OPC_RecordChild6, // #5 = $r128
/*81809*/         OPC_RecordChild7, // #6 = $da
/*81810*/         OPC_MoveChild, 8,
/*81812*/         OPC_RecordNode, // #7 = $glc
/*81813*/         OPC_MoveParent,
/*81814*/         OPC_MoveChild, 9,
/*81816*/         OPC_RecordNode, // #8 = $slc
/*81817*/         OPC_MoveParent,
/*81818*/         OPC_MoveChild, 10,
/*81820*/         OPC_RecordNode, // #9 = $tfe
/*81821*/         OPC_MoveParent,
/*81822*/         OPC_MoveChild, 11,
/*81824*/         OPC_RecordNode, // #10 = $lwe
/*81825*/         OPC_MoveParent,
/*81826*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81829*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81832*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81835*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81838*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81841*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81844*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81847*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81867*/       /*Scope*/ 65, /*->81933*/
/*81868*/         OPC_CheckChild1Type, MVT::v4i32,
/*81870*/         OPC_RecordChild2, // #1 = $rsrc
/*81871*/         OPC_RecordChild3, // #2 = $sampler
/*81872*/         OPC_RecordChild4, // #3 = $dmask
/*81873*/         OPC_RecordChild5, // #4 = $unorm
/*81874*/         OPC_RecordChild6, // #5 = $r128
/*81875*/         OPC_RecordChild7, // #6 = $da
/*81876*/         OPC_MoveChild, 8,
/*81878*/         OPC_RecordNode, // #7 = $glc
/*81879*/         OPC_MoveParent,
/*81880*/         OPC_MoveChild, 9,
/*81882*/         OPC_RecordNode, // #8 = $slc
/*81883*/         OPC_MoveParent,
/*81884*/         OPC_MoveChild, 10,
/*81886*/         OPC_RecordNode, // #9 = $tfe
/*81887*/         OPC_MoveParent,
/*81888*/         OPC_MoveChild, 11,
/*81890*/         OPC_RecordNode, // #10 = $lwe
/*81891*/         OPC_MoveParent,
/*81892*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81895*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81898*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81901*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81904*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81907*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81910*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81913*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81916*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81933*/       /*Scope*/ 65, /*->81999*/
/*81934*/         OPC_CheckChild1Type, MVT::v8i32,
/*81936*/         OPC_RecordChild2, // #1 = $rsrc
/*81937*/         OPC_RecordChild3, // #2 = $sampler
/*81938*/         OPC_RecordChild4, // #3 = $dmask
/*81939*/         OPC_RecordChild5, // #4 = $unorm
/*81940*/         OPC_RecordChild6, // #5 = $r128
/*81941*/         OPC_RecordChild7, // #6 = $da
/*81942*/         OPC_MoveChild, 8,
/*81944*/         OPC_RecordNode, // #7 = $glc
/*81945*/         OPC_MoveParent,
/*81946*/         OPC_MoveChild, 9,
/*81948*/         OPC_RecordNode, // #8 = $slc
/*81949*/         OPC_MoveParent,
/*81950*/         OPC_MoveChild, 10,
/*81952*/         OPC_RecordNode, // #9 = $tfe
/*81953*/         OPC_MoveParent,
/*81954*/         OPC_MoveChild, 11,
/*81956*/         OPC_RecordNode, // #10 = $lwe
/*81957*/         OPC_MoveParent,
/*81958*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81961*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81964*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81967*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81970*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81973*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81976*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81979*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81982*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81999*/       /*Scope*/ 65, /*->82065*/
/*82000*/         OPC_CheckChild1Type, MVT::v16i32,
/*82002*/         OPC_RecordChild2, // #1 = $rsrc
/*82003*/         OPC_RecordChild3, // #2 = $sampler
/*82004*/         OPC_RecordChild4, // #3 = $dmask
/*82005*/         OPC_RecordChild5, // #4 = $unorm
/*82006*/         OPC_RecordChild6, // #5 = $r128
/*82007*/         OPC_RecordChild7, // #6 = $da
/*82008*/         OPC_MoveChild, 8,
/*82010*/         OPC_RecordNode, // #7 = $glc
/*82011*/         OPC_MoveParent,
/*82012*/         OPC_MoveChild, 9,
/*82014*/         OPC_RecordNode, // #8 = $slc
/*82015*/         OPC_MoveParent,
/*82016*/         OPC_MoveChild, 10,
/*82018*/         OPC_RecordNode, // #9 = $tfe
/*82019*/         OPC_MoveParent,
/*82020*/         OPC_MoveChild, 11,
/*82022*/         OPC_RecordNode, // #10 = $lwe
/*82023*/         OPC_MoveParent,
/*82024*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82027*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82030*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82036*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82039*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82042*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82045*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82048*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82065*/       0, /*End of Scope*/
/*82066*/     /*Scope*/ 80|128,2/*336*/, /*->82404*/
/*82068*/       OPC_CheckChild0Integer, 57|128,47/*6073*/, 
/*82071*/       OPC_RecordChild1, // #0 = $addr
/*82072*/       OPC_Scope, 65, /*->82139*/ // 5 children in Scope
/*82074*/         OPC_CheckChild1Type, MVT::i32,
/*82076*/         OPC_RecordChild2, // #1 = $rsrc
/*82077*/         OPC_RecordChild3, // #2 = $sampler
/*82078*/         OPC_RecordChild4, // #3 = $dmask
/*82079*/         OPC_RecordChild5, // #4 = $unorm
/*82080*/         OPC_RecordChild6, // #5 = $r128
/*82081*/         OPC_RecordChild7, // #6 = $da
/*82082*/         OPC_MoveChild, 8,
/*82084*/         OPC_RecordNode, // #7 = $glc
/*82085*/         OPC_MoveParent,
/*82086*/         OPC_MoveChild, 9,
/*82088*/         OPC_RecordNode, // #8 = $slc
/*82089*/         OPC_MoveParent,
/*82090*/         OPC_MoveChild, 10,
/*82092*/         OPC_RecordNode, // #9 = $tfe
/*82093*/         OPC_MoveParent,
/*82094*/         OPC_MoveChild, 11,
/*82096*/         OPC_RecordNode, // #10 = $lwe
/*82097*/         OPC_MoveParent,
/*82098*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82101*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82104*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82107*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82110*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82113*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82116*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82122*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82139*/       /*Scope*/ 65, /*->82205*/
/*82140*/         OPC_CheckChild1Type, MVT::v2i32,
/*82142*/         OPC_RecordChild2, // #1 = $rsrc
/*82143*/         OPC_RecordChild3, // #2 = $sampler
/*82144*/         OPC_RecordChild4, // #3 = $dmask
/*82145*/         OPC_RecordChild5, // #4 = $unorm
/*82146*/         OPC_RecordChild6, // #5 = $r128
/*82147*/         OPC_RecordChild7, // #6 = $da
/*82148*/         OPC_MoveChild, 8,
/*82150*/         OPC_RecordNode, // #7 = $glc
/*82151*/         OPC_MoveParent,
/*82152*/         OPC_MoveChild, 9,
/*82154*/         OPC_RecordNode, // #8 = $slc
/*82155*/         OPC_MoveParent,
/*82156*/         OPC_MoveChild, 10,
/*82158*/         OPC_RecordNode, // #9 = $tfe
/*82159*/         OPC_MoveParent,
/*82160*/         OPC_MoveChild, 11,
/*82162*/         OPC_RecordNode, // #10 = $lwe
/*82163*/         OPC_MoveParent,
/*82164*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82167*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82170*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82176*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82179*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82182*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82185*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82188*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82205*/       /*Scope*/ 65, /*->82271*/
/*82206*/         OPC_CheckChild1Type, MVT::v4i32,
/*82208*/         OPC_RecordChild2, // #1 = $rsrc
/*82209*/         OPC_RecordChild3, // #2 = $sampler
/*82210*/         OPC_RecordChild4, // #3 = $dmask
/*82211*/         OPC_RecordChild5, // #4 = $unorm
/*82212*/         OPC_RecordChild6, // #5 = $r128
/*82213*/         OPC_RecordChild7, // #6 = $da
/*82214*/         OPC_MoveChild, 8,
/*82216*/         OPC_RecordNode, // #7 = $glc
/*82217*/         OPC_MoveParent,
/*82218*/         OPC_MoveChild, 9,
/*82220*/         OPC_RecordNode, // #8 = $slc
/*82221*/         OPC_MoveParent,
/*82222*/         OPC_MoveChild, 10,
/*82224*/         OPC_RecordNode, // #9 = $tfe
/*82225*/         OPC_MoveParent,
/*82226*/         OPC_MoveChild, 11,
/*82228*/         OPC_RecordNode, // #10 = $lwe
/*82229*/         OPC_MoveParent,
/*82230*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82248*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82251*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82254*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82271*/       /*Scope*/ 65, /*->82337*/
/*82272*/         OPC_CheckChild1Type, MVT::v8i32,
/*82274*/         OPC_RecordChild2, // #1 = $rsrc
/*82275*/         OPC_RecordChild3, // #2 = $sampler
/*82276*/         OPC_RecordChild4, // #3 = $dmask
/*82277*/         OPC_RecordChild5, // #4 = $unorm
/*82278*/         OPC_RecordChild6, // #5 = $r128
/*82279*/         OPC_RecordChild7, // #6 = $da
/*82280*/         OPC_MoveChild, 8,
/*82282*/         OPC_RecordNode, // #7 = $glc
/*82283*/         OPC_MoveParent,
/*82284*/         OPC_MoveChild, 9,
/*82286*/         OPC_RecordNode, // #8 = $slc
/*82287*/         OPC_MoveParent,
/*82288*/         OPC_MoveChild, 10,
/*82290*/         OPC_RecordNode, // #9 = $tfe
/*82291*/         OPC_MoveParent,
/*82292*/         OPC_MoveChild, 11,
/*82294*/         OPC_RecordNode, // #10 = $lwe
/*82295*/         OPC_MoveParent,
/*82296*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82305*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82320*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82337*/       /*Scope*/ 65, /*->82403*/
/*82338*/         OPC_CheckChild1Type, MVT::v16i32,
/*82340*/         OPC_RecordChild2, // #1 = $rsrc
/*82341*/         OPC_RecordChild3, // #2 = $sampler
/*82342*/         OPC_RecordChild4, // #3 = $dmask
/*82343*/         OPC_RecordChild5, // #4 = $unorm
/*82344*/         OPC_RecordChild6, // #5 = $r128
/*82345*/         OPC_RecordChild7, // #6 = $da
/*82346*/         OPC_MoveChild, 8,
/*82348*/         OPC_RecordNode, // #7 = $glc
/*82349*/         OPC_MoveParent,
/*82350*/         OPC_MoveChild, 9,
/*82352*/         OPC_RecordNode, // #8 = $slc
/*82353*/         OPC_MoveParent,
/*82354*/         OPC_MoveChild, 10,
/*82356*/         OPC_RecordNode, // #9 = $tfe
/*82357*/         OPC_MoveParent,
/*82358*/         OPC_MoveChild, 11,
/*82360*/         OPC_RecordNode, // #10 = $lwe
/*82361*/         OPC_MoveParent,
/*82362*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82365*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82368*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82374*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82377*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82380*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82383*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82386*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82403*/       0, /*End of Scope*/
/*82404*/     /*Scope*/ 80|128,2/*336*/, /*->82742*/
/*82406*/       OPC_CheckChild0Integer, 48|128,47/*6064*/, 
/*82409*/       OPC_RecordChild1, // #0 = $addr
/*82410*/       OPC_Scope, 65, /*->82477*/ // 5 children in Scope
/*82412*/         OPC_CheckChild1Type, MVT::i32,
/*82414*/         OPC_RecordChild2, // #1 = $rsrc
/*82415*/         OPC_RecordChild3, // #2 = $sampler
/*82416*/         OPC_RecordChild4, // #3 = $dmask
/*82417*/         OPC_RecordChild5, // #4 = $unorm
/*82418*/         OPC_RecordChild6, // #5 = $r128
/*82419*/         OPC_RecordChild7, // #6 = $da
/*82420*/         OPC_MoveChild, 8,
/*82422*/         OPC_RecordNode, // #7 = $glc
/*82423*/         OPC_MoveParent,
/*82424*/         OPC_MoveChild, 9,
/*82426*/         OPC_RecordNode, // #8 = $slc
/*82427*/         OPC_MoveParent,
/*82428*/         OPC_MoveChild, 10,
/*82430*/         OPC_RecordNode, // #9 = $tfe
/*82431*/         OPC_MoveParent,
/*82432*/         OPC_MoveChild, 11,
/*82434*/         OPC_RecordNode, // #10 = $lwe
/*82435*/         OPC_MoveParent,
/*82436*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82457*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82460*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82477*/       /*Scope*/ 65, /*->82543*/
/*82478*/         OPC_CheckChild1Type, MVT::v2i32,
/*82480*/         OPC_RecordChild2, // #1 = $rsrc
/*82481*/         OPC_RecordChild3, // #2 = $sampler
/*82482*/         OPC_RecordChild4, // #3 = $dmask
/*82483*/         OPC_RecordChild5, // #4 = $unorm
/*82484*/         OPC_RecordChild6, // #5 = $r128
/*82485*/         OPC_RecordChild7, // #6 = $da
/*82486*/         OPC_MoveChild, 8,
/*82488*/         OPC_RecordNode, // #7 = $glc
/*82489*/         OPC_MoveParent,
/*82490*/         OPC_MoveChild, 9,
/*82492*/         OPC_RecordNode, // #8 = $slc
/*82493*/         OPC_MoveParent,
/*82494*/         OPC_MoveChild, 10,
/*82496*/         OPC_RecordNode, // #9 = $tfe
/*82497*/         OPC_MoveParent,
/*82498*/         OPC_MoveChild, 11,
/*82500*/         OPC_RecordNode, // #10 = $lwe
/*82501*/         OPC_MoveParent,
/*82502*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82511*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82523*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82526*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82543*/       /*Scope*/ 65, /*->82609*/
/*82544*/         OPC_CheckChild1Type, MVT::v4i32,
/*82546*/         OPC_RecordChild2, // #1 = $rsrc
/*82547*/         OPC_RecordChild3, // #2 = $sampler
/*82548*/         OPC_RecordChild4, // #3 = $dmask
/*82549*/         OPC_RecordChild5, // #4 = $unorm
/*82550*/         OPC_RecordChild6, // #5 = $r128
/*82551*/         OPC_RecordChild7, // #6 = $da
/*82552*/         OPC_MoveChild, 8,
/*82554*/         OPC_RecordNode, // #7 = $glc
/*82555*/         OPC_MoveParent,
/*82556*/         OPC_MoveChild, 9,
/*82558*/         OPC_RecordNode, // #8 = $slc
/*82559*/         OPC_MoveParent,
/*82560*/         OPC_MoveChild, 10,
/*82562*/         OPC_RecordNode, // #9 = $tfe
/*82563*/         OPC_MoveParent,
/*82564*/         OPC_MoveChild, 11,
/*82566*/         OPC_RecordNode, // #10 = $lwe
/*82567*/         OPC_MoveParent,
/*82568*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82571*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82574*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82577*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82580*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82583*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82586*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82589*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82592*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82609*/       /*Scope*/ 65, /*->82675*/
/*82610*/         OPC_CheckChild1Type, MVT::v8i32,
/*82612*/         OPC_RecordChild2, // #1 = $rsrc
/*82613*/         OPC_RecordChild3, // #2 = $sampler
/*82614*/         OPC_RecordChild4, // #3 = $dmask
/*82615*/         OPC_RecordChild5, // #4 = $unorm
/*82616*/         OPC_RecordChild6, // #5 = $r128
/*82617*/         OPC_RecordChild7, // #6 = $da
/*82618*/         OPC_MoveChild, 8,
/*82620*/         OPC_RecordNode, // #7 = $glc
/*82621*/         OPC_MoveParent,
/*82622*/         OPC_MoveChild, 9,
/*82624*/         OPC_RecordNode, // #8 = $slc
/*82625*/         OPC_MoveParent,
/*82626*/         OPC_MoveChild, 10,
/*82628*/         OPC_RecordNode, // #9 = $tfe
/*82629*/         OPC_MoveParent,
/*82630*/         OPC_MoveChild, 11,
/*82632*/         OPC_RecordNode, // #10 = $lwe
/*82633*/         OPC_MoveParent,
/*82634*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82637*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82640*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82643*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82646*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82649*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82652*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82655*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82675*/       /*Scope*/ 65, /*->82741*/
/*82676*/         OPC_CheckChild1Type, MVT::v16i32,
/*82678*/         OPC_RecordChild2, // #1 = $rsrc
/*82679*/         OPC_RecordChild3, // #2 = $sampler
/*82680*/         OPC_RecordChild4, // #3 = $dmask
/*82681*/         OPC_RecordChild5, // #4 = $unorm
/*82682*/         OPC_RecordChild6, // #5 = $r128
/*82683*/         OPC_RecordChild7, // #6 = $da
/*82684*/         OPC_MoveChild, 8,
/*82686*/         OPC_RecordNode, // #7 = $glc
/*82687*/         OPC_MoveParent,
/*82688*/         OPC_MoveChild, 9,
/*82690*/         OPC_RecordNode, // #8 = $slc
/*82691*/         OPC_MoveParent,
/*82692*/         OPC_MoveChild, 10,
/*82694*/         OPC_RecordNode, // #9 = $tfe
/*82695*/         OPC_MoveParent,
/*82696*/         OPC_MoveChild, 11,
/*82698*/         OPC_RecordNode, // #10 = $lwe
/*82699*/         OPC_MoveParent,
/*82700*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82703*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82706*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82709*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82712*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82715*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82718*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82721*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82724*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82741*/       0, /*End of Scope*/
/*82742*/     /*Scope*/ 80|128,2/*336*/, /*->83080*/
/*82744*/       OPC_CheckChild0Integer, 52|128,47/*6068*/, 
/*82747*/       OPC_RecordChild1, // #0 = $addr
/*82748*/       OPC_Scope, 65, /*->82815*/ // 5 children in Scope
/*82750*/         OPC_CheckChild1Type, MVT::i32,
/*82752*/         OPC_RecordChild2, // #1 = $rsrc
/*82753*/         OPC_RecordChild3, // #2 = $sampler
/*82754*/         OPC_RecordChild4, // #3 = $dmask
/*82755*/         OPC_RecordChild5, // #4 = $unorm
/*82756*/         OPC_RecordChild6, // #5 = $r128
/*82757*/         OPC_RecordChild7, // #6 = $da
/*82758*/         OPC_MoveChild, 8,
/*82760*/         OPC_RecordNode, // #7 = $glc
/*82761*/         OPC_MoveParent,
/*82762*/         OPC_MoveChild, 9,
/*82764*/         OPC_RecordNode, // #8 = $slc
/*82765*/         OPC_MoveParent,
/*82766*/         OPC_MoveChild, 10,
/*82768*/         OPC_RecordNode, // #9 = $tfe
/*82769*/         OPC_MoveParent,
/*82770*/         OPC_MoveChild, 11,
/*82772*/         OPC_RecordNode, // #10 = $lwe
/*82773*/         OPC_MoveParent,
/*82774*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82777*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82780*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82783*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82786*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82789*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82792*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82795*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82798*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82815*/       /*Scope*/ 65, /*->82881*/
/*82816*/         OPC_CheckChild1Type, MVT::v2i32,
/*82818*/         OPC_RecordChild2, // #1 = $rsrc
/*82819*/         OPC_RecordChild3, // #2 = $sampler
/*82820*/         OPC_RecordChild4, // #3 = $dmask
/*82821*/         OPC_RecordChild5, // #4 = $unorm
/*82822*/         OPC_RecordChild6, // #5 = $r128
/*82823*/         OPC_RecordChild7, // #6 = $da
/*82824*/         OPC_MoveChild, 8,
/*82826*/         OPC_RecordNode, // #7 = $glc
/*82827*/         OPC_MoveParent,
/*82828*/         OPC_MoveChild, 9,
/*82830*/         OPC_RecordNode, // #8 = $slc
/*82831*/         OPC_MoveParent,
/*82832*/         OPC_MoveChild, 10,
/*82834*/         OPC_RecordNode, // #9 = $tfe
/*82835*/         OPC_MoveParent,
/*82836*/         OPC_MoveChild, 11,
/*82838*/         OPC_RecordNode, // #10 = $lwe
/*82839*/         OPC_MoveParent,
/*82840*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82843*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82846*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82849*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82852*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82855*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82858*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82861*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82864*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82881*/       /*Scope*/ 65, /*->82947*/
/*82882*/         OPC_CheckChild1Type, MVT::v4i32,
/*82884*/         OPC_RecordChild2, // #1 = $rsrc
/*82885*/         OPC_RecordChild3, // #2 = $sampler
/*82886*/         OPC_RecordChild4, // #3 = $dmask
/*82887*/         OPC_RecordChild5, // #4 = $unorm
/*82888*/         OPC_RecordChild6, // #5 = $r128
/*82889*/         OPC_RecordChild7, // #6 = $da
/*82890*/         OPC_MoveChild, 8,
/*82892*/         OPC_RecordNode, // #7 = $glc
/*82893*/         OPC_MoveParent,
/*82894*/         OPC_MoveChild, 9,
/*82896*/         OPC_RecordNode, // #8 = $slc
/*82897*/         OPC_MoveParent,
/*82898*/         OPC_MoveChild, 10,
/*82900*/         OPC_RecordNode, // #9 = $tfe
/*82901*/         OPC_MoveParent,
/*82902*/         OPC_MoveChild, 11,
/*82904*/         OPC_RecordNode, // #10 = $lwe
/*82905*/         OPC_MoveParent,
/*82906*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82909*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82912*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82918*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82921*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82924*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82930*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82947*/       /*Scope*/ 65, /*->83013*/
/*82948*/         OPC_CheckChild1Type, MVT::v8i32,
/*82950*/         OPC_RecordChild2, // #1 = $rsrc
/*82951*/         OPC_RecordChild3, // #2 = $sampler
/*82952*/         OPC_RecordChild4, // #3 = $dmask
/*82953*/         OPC_RecordChild5, // #4 = $unorm
/*82954*/         OPC_RecordChild6, // #5 = $r128
/*82955*/         OPC_RecordChild7, // #6 = $da
/*82956*/         OPC_MoveChild, 8,
/*82958*/         OPC_RecordNode, // #7 = $glc
/*82959*/         OPC_MoveParent,
/*82960*/         OPC_MoveChild, 9,
/*82962*/         OPC_RecordNode, // #8 = $slc
/*82963*/         OPC_MoveParent,
/*82964*/         OPC_MoveChild, 10,
/*82966*/         OPC_RecordNode, // #9 = $tfe
/*82967*/         OPC_MoveParent,
/*82968*/         OPC_MoveChild, 11,
/*82970*/         OPC_RecordNode, // #10 = $lwe
/*82971*/         OPC_MoveParent,
/*82972*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82975*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82978*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82981*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82984*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82987*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82990*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82993*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82996*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83013*/       /*Scope*/ 65, /*->83079*/
/*83014*/         OPC_CheckChild1Type, MVT::v16i32,
/*83016*/         OPC_RecordChild2, // #1 = $rsrc
/*83017*/         OPC_RecordChild3, // #2 = $sampler
/*83018*/         OPC_RecordChild4, // #3 = $dmask
/*83019*/         OPC_RecordChild5, // #4 = $unorm
/*83020*/         OPC_RecordChild6, // #5 = $r128
/*83021*/         OPC_RecordChild7, // #6 = $da
/*83022*/         OPC_MoveChild, 8,
/*83024*/         OPC_RecordNode, // #7 = $glc
/*83025*/         OPC_MoveParent,
/*83026*/         OPC_MoveChild, 9,
/*83028*/         OPC_RecordNode, // #8 = $slc
/*83029*/         OPC_MoveParent,
/*83030*/         OPC_MoveChild, 10,
/*83032*/         OPC_RecordNode, // #9 = $tfe
/*83033*/         OPC_MoveParent,
/*83034*/         OPC_MoveChild, 11,
/*83036*/         OPC_RecordNode, // #10 = $lwe
/*83037*/         OPC_MoveParent,
/*83038*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83041*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83044*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83047*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83050*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83053*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83056*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83059*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83062*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83079*/       0, /*End of Scope*/
/*83080*/     /*Scope*/ 80|128,2/*336*/, /*->83418*/
/*83082*/       OPC_CheckChild0Integer, 51|128,47/*6067*/, 
/*83085*/       OPC_RecordChild1, // #0 = $addr
/*83086*/       OPC_Scope, 65, /*->83153*/ // 5 children in Scope
/*83088*/         OPC_CheckChild1Type, MVT::i32,
/*83090*/         OPC_RecordChild2, // #1 = $rsrc
/*83091*/         OPC_RecordChild3, // #2 = $sampler
/*83092*/         OPC_RecordChild4, // #3 = $dmask
/*83093*/         OPC_RecordChild5, // #4 = $unorm
/*83094*/         OPC_RecordChild6, // #5 = $r128
/*83095*/         OPC_RecordChild7, // #6 = $da
/*83096*/         OPC_MoveChild, 8,
/*83098*/         OPC_RecordNode, // #7 = $glc
/*83099*/         OPC_MoveParent,
/*83100*/         OPC_MoveChild, 9,
/*83102*/         OPC_RecordNode, // #8 = $slc
/*83103*/         OPC_MoveParent,
/*83104*/         OPC_MoveChild, 10,
/*83106*/         OPC_RecordNode, // #9 = $tfe
/*83107*/         OPC_MoveParent,
/*83108*/         OPC_MoveChild, 11,
/*83110*/         OPC_RecordNode, // #10 = $lwe
/*83111*/         OPC_MoveParent,
/*83112*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83115*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83118*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83124*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83127*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83130*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83133*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83136*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83153*/       /*Scope*/ 65, /*->83219*/
/*83154*/         OPC_CheckChild1Type, MVT::v2i32,
/*83156*/         OPC_RecordChild2, // #1 = $rsrc
/*83157*/         OPC_RecordChild3, // #2 = $sampler
/*83158*/         OPC_RecordChild4, // #3 = $dmask
/*83159*/         OPC_RecordChild5, // #4 = $unorm
/*83160*/         OPC_RecordChild6, // #5 = $r128
/*83161*/         OPC_RecordChild7, // #6 = $da
/*83162*/         OPC_MoveChild, 8,
/*83164*/         OPC_RecordNode, // #7 = $glc
/*83165*/         OPC_MoveParent,
/*83166*/         OPC_MoveChild, 9,
/*83168*/         OPC_RecordNode, // #8 = $slc
/*83169*/         OPC_MoveParent,
/*83170*/         OPC_MoveChild, 10,
/*83172*/         OPC_RecordNode, // #9 = $tfe
/*83173*/         OPC_MoveParent,
/*83174*/         OPC_MoveChild, 11,
/*83176*/         OPC_RecordNode, // #10 = $lwe
/*83177*/         OPC_MoveParent,
/*83178*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83181*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83184*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83187*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83190*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83196*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83202*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83219*/       /*Scope*/ 65, /*->83285*/
/*83220*/         OPC_CheckChild1Type, MVT::v4i32,
/*83222*/         OPC_RecordChild2, // #1 = $rsrc
/*83223*/         OPC_RecordChild3, // #2 = $sampler
/*83224*/         OPC_RecordChild4, // #3 = $dmask
/*83225*/         OPC_RecordChild5, // #4 = $unorm
/*83226*/         OPC_RecordChild6, // #5 = $r128
/*83227*/         OPC_RecordChild7, // #6 = $da
/*83228*/         OPC_MoveChild, 8,
/*83230*/         OPC_RecordNode, // #7 = $glc
/*83231*/         OPC_MoveParent,
/*83232*/         OPC_MoveChild, 9,
/*83234*/         OPC_RecordNode, // #8 = $slc
/*83235*/         OPC_MoveParent,
/*83236*/         OPC_MoveChild, 10,
/*83238*/         OPC_RecordNode, // #9 = $tfe
/*83239*/         OPC_MoveParent,
/*83240*/         OPC_MoveChild, 11,
/*83242*/         OPC_RecordNode, // #10 = $lwe
/*83243*/         OPC_MoveParent,
/*83244*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83247*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83250*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83253*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83256*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83259*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83262*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83265*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83268*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83285*/       /*Scope*/ 65, /*->83351*/
/*83286*/         OPC_CheckChild1Type, MVT::v8i32,
/*83288*/         OPC_RecordChild2, // #1 = $rsrc
/*83289*/         OPC_RecordChild3, // #2 = $sampler
/*83290*/         OPC_RecordChild4, // #3 = $dmask
/*83291*/         OPC_RecordChild5, // #4 = $unorm
/*83292*/         OPC_RecordChild6, // #5 = $r128
/*83293*/         OPC_RecordChild7, // #6 = $da
/*83294*/         OPC_MoveChild, 8,
/*83296*/         OPC_RecordNode, // #7 = $glc
/*83297*/         OPC_MoveParent,
/*83298*/         OPC_MoveChild, 9,
/*83300*/         OPC_RecordNode, // #8 = $slc
/*83301*/         OPC_MoveParent,
/*83302*/         OPC_MoveChild, 10,
/*83304*/         OPC_RecordNode, // #9 = $tfe
/*83305*/         OPC_MoveParent,
/*83306*/         OPC_MoveChild, 11,
/*83308*/         OPC_RecordNode, // #10 = $lwe
/*83309*/         OPC_MoveParent,
/*83310*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83313*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83316*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83319*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83322*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83325*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83328*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83331*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83334*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83351*/       /*Scope*/ 65, /*->83417*/
/*83352*/         OPC_CheckChild1Type, MVT::v16i32,
/*83354*/         OPC_RecordChild2, // #1 = $rsrc
/*83355*/         OPC_RecordChild3, // #2 = $sampler
/*83356*/         OPC_RecordChild4, // #3 = $dmask
/*83357*/         OPC_RecordChild5, // #4 = $unorm
/*83358*/         OPC_RecordChild6, // #5 = $r128
/*83359*/         OPC_RecordChild7, // #6 = $da
/*83360*/         OPC_MoveChild, 8,
/*83362*/         OPC_RecordNode, // #7 = $glc
/*83363*/         OPC_MoveParent,
/*83364*/         OPC_MoveChild, 9,
/*83366*/         OPC_RecordNode, // #8 = $slc
/*83367*/         OPC_MoveParent,
/*83368*/         OPC_MoveChild, 10,
/*83370*/         OPC_RecordNode, // #9 = $tfe
/*83371*/         OPC_MoveParent,
/*83372*/         OPC_MoveChild, 11,
/*83374*/         OPC_RecordNode, // #10 = $lwe
/*83375*/         OPC_MoveParent,
/*83376*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83379*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83382*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83385*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83388*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83391*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83394*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83397*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83400*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83417*/       0, /*End of Scope*/
/*83418*/     /*Scope*/ 80|128,2/*336*/, /*->83756*/
/*83420*/       OPC_CheckChild0Integer, 54|128,47/*6070*/, 
/*83423*/       OPC_RecordChild1, // #0 = $addr
/*83424*/       OPC_Scope, 65, /*->83491*/ // 5 children in Scope
/*83426*/         OPC_CheckChild1Type, MVT::i32,
/*83428*/         OPC_RecordChild2, // #1 = $rsrc
/*83429*/         OPC_RecordChild3, // #2 = $sampler
/*83430*/         OPC_RecordChild4, // #3 = $dmask
/*83431*/         OPC_RecordChild5, // #4 = $unorm
/*83432*/         OPC_RecordChild6, // #5 = $r128
/*83433*/         OPC_RecordChild7, // #6 = $da
/*83434*/         OPC_MoveChild, 8,
/*83436*/         OPC_RecordNode, // #7 = $glc
/*83437*/         OPC_MoveParent,
/*83438*/         OPC_MoveChild, 9,
/*83440*/         OPC_RecordNode, // #8 = $slc
/*83441*/         OPC_MoveParent,
/*83442*/         OPC_MoveChild, 10,
/*83444*/         OPC_RecordNode, // #9 = $tfe
/*83445*/         OPC_MoveParent,
/*83446*/         OPC_MoveChild, 11,
/*83448*/         OPC_RecordNode, // #10 = $lwe
/*83449*/         OPC_MoveParent,
/*83450*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83453*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83456*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83459*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83462*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83465*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83468*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83474*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83491*/       /*Scope*/ 65, /*->83557*/
/*83492*/         OPC_CheckChild1Type, MVT::v2i32,
/*83494*/         OPC_RecordChild2, // #1 = $rsrc
/*83495*/         OPC_RecordChild3, // #2 = $sampler
/*83496*/         OPC_RecordChild4, // #3 = $dmask
/*83497*/         OPC_RecordChild5, // #4 = $unorm
/*83498*/         OPC_RecordChild6, // #5 = $r128
/*83499*/         OPC_RecordChild7, // #6 = $da
/*83500*/         OPC_MoveChild, 8,
/*83502*/         OPC_RecordNode, // #7 = $glc
/*83503*/         OPC_MoveParent,
/*83504*/         OPC_MoveChild, 9,
/*83506*/         OPC_RecordNode, // #8 = $slc
/*83507*/         OPC_MoveParent,
/*83508*/         OPC_MoveChild, 10,
/*83510*/         OPC_RecordNode, // #9 = $tfe
/*83511*/         OPC_MoveParent,
/*83512*/         OPC_MoveChild, 11,
/*83514*/         OPC_RecordNode, // #10 = $lwe
/*83515*/         OPC_MoveParent,
/*83516*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83519*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83522*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83525*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83528*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83531*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83534*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83537*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83540*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83557*/       /*Scope*/ 65, /*->83623*/
/*83558*/         OPC_CheckChild1Type, MVT::v4i32,
/*83560*/         OPC_RecordChild2, // #1 = $rsrc
/*83561*/         OPC_RecordChild3, // #2 = $sampler
/*83562*/         OPC_RecordChild4, // #3 = $dmask
/*83563*/         OPC_RecordChild5, // #4 = $unorm
/*83564*/         OPC_RecordChild6, // #5 = $r128
/*83565*/         OPC_RecordChild7, // #6 = $da
/*83566*/         OPC_MoveChild, 8,
/*83568*/         OPC_RecordNode, // #7 = $glc
/*83569*/         OPC_MoveParent,
/*83570*/         OPC_MoveChild, 9,
/*83572*/         OPC_RecordNode, // #8 = $slc
/*83573*/         OPC_MoveParent,
/*83574*/         OPC_MoveChild, 10,
/*83576*/         OPC_RecordNode, // #9 = $tfe
/*83577*/         OPC_MoveParent,
/*83578*/         OPC_MoveChild, 11,
/*83580*/         OPC_RecordNode, // #10 = $lwe
/*83581*/         OPC_MoveParent,
/*83582*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83585*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83588*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83594*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83597*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83600*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83603*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83606*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83623*/       /*Scope*/ 65, /*->83689*/
/*83624*/         OPC_CheckChild1Type, MVT::v8i32,
/*83626*/         OPC_RecordChild2, // #1 = $rsrc
/*83627*/         OPC_RecordChild3, // #2 = $sampler
/*83628*/         OPC_RecordChild4, // #3 = $dmask
/*83629*/         OPC_RecordChild5, // #4 = $unorm
/*83630*/         OPC_RecordChild6, // #5 = $r128
/*83631*/         OPC_RecordChild7, // #6 = $da
/*83632*/         OPC_MoveChild, 8,
/*83634*/         OPC_RecordNode, // #7 = $glc
/*83635*/         OPC_MoveParent,
/*83636*/         OPC_MoveChild, 9,
/*83638*/         OPC_RecordNode, // #8 = $slc
/*83639*/         OPC_MoveParent,
/*83640*/         OPC_MoveChild, 10,
/*83642*/         OPC_RecordNode, // #9 = $tfe
/*83643*/         OPC_MoveParent,
/*83644*/         OPC_MoveChild, 11,
/*83646*/         OPC_RecordNode, // #10 = $lwe
/*83647*/         OPC_MoveParent,
/*83648*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83657*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83669*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83672*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83689*/       /*Scope*/ 65, /*->83755*/
/*83690*/         OPC_CheckChild1Type, MVT::v16i32,
/*83692*/         OPC_RecordChild2, // #1 = $rsrc
/*83693*/         OPC_RecordChild3, // #2 = $sampler
/*83694*/         OPC_RecordChild4, // #3 = $dmask
/*83695*/         OPC_RecordChild5, // #4 = $unorm
/*83696*/         OPC_RecordChild6, // #5 = $r128
/*83697*/         OPC_RecordChild7, // #6 = $da
/*83698*/         OPC_MoveChild, 8,
/*83700*/         OPC_RecordNode, // #7 = $glc
/*83701*/         OPC_MoveParent,
/*83702*/         OPC_MoveChild, 9,
/*83704*/         OPC_RecordNode, // #8 = $slc
/*83705*/         OPC_MoveParent,
/*83706*/         OPC_MoveChild, 10,
/*83708*/         OPC_RecordNode, // #9 = $tfe
/*83709*/         OPC_MoveParent,
/*83710*/         OPC_MoveChild, 11,
/*83712*/         OPC_RecordNode, // #10 = $lwe
/*83713*/         OPC_MoveParent,
/*83714*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83717*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83720*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83723*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83726*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83729*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83732*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83735*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83738*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83755*/       0, /*End of Scope*/
/*83756*/     /*Scope*/ 80|128,2/*336*/, /*->84094*/
/*83758*/       OPC_CheckChild0Integer, 22|128,47/*6038*/, 
/*83761*/       OPC_RecordChild1, // #0 = $addr
/*83762*/       OPC_Scope, 65, /*->83829*/ // 5 children in Scope
/*83764*/         OPC_CheckChild1Type, MVT::i32,
/*83766*/         OPC_RecordChild2, // #1 = $rsrc
/*83767*/         OPC_RecordChild3, // #2 = $sampler
/*83768*/         OPC_RecordChild4, // #3 = $dmask
/*83769*/         OPC_RecordChild5, // #4 = $unorm
/*83770*/         OPC_RecordChild6, // #5 = $r128
/*83771*/         OPC_RecordChild7, // #6 = $da
/*83772*/         OPC_MoveChild, 8,
/*83774*/         OPC_RecordNode, // #7 = $glc
/*83775*/         OPC_MoveParent,
/*83776*/         OPC_MoveChild, 9,
/*83778*/         OPC_RecordNode, // #8 = $slc
/*83779*/         OPC_MoveParent,
/*83780*/         OPC_MoveChild, 10,
/*83782*/         OPC_RecordNode, // #9 = $tfe
/*83783*/         OPC_MoveParent,
/*83784*/         OPC_MoveChild, 11,
/*83786*/         OPC_RecordNode, // #10 = $lwe
/*83787*/         OPC_MoveParent,
/*83788*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83797*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83809*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83812*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83829*/       /*Scope*/ 65, /*->83895*/
/*83830*/         OPC_CheckChild1Type, MVT::v2i32,
/*83832*/         OPC_RecordChild2, // #1 = $rsrc
/*83833*/         OPC_RecordChild3, // #2 = $sampler
/*83834*/         OPC_RecordChild4, // #3 = $dmask
/*83835*/         OPC_RecordChild5, // #4 = $unorm
/*83836*/         OPC_RecordChild6, // #5 = $r128
/*83837*/         OPC_RecordChild7, // #6 = $da
/*83838*/         OPC_MoveChild, 8,
/*83840*/         OPC_RecordNode, // #7 = $glc
/*83841*/         OPC_MoveParent,
/*83842*/         OPC_MoveChild, 9,
/*83844*/         OPC_RecordNode, // #8 = $slc
/*83845*/         OPC_MoveParent,
/*83846*/         OPC_MoveChild, 10,
/*83848*/         OPC_RecordNode, // #9 = $tfe
/*83849*/         OPC_MoveParent,
/*83850*/         OPC_MoveChild, 11,
/*83852*/         OPC_RecordNode, // #10 = $lwe
/*83853*/         OPC_MoveParent,
/*83854*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83863*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83875*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83895*/       /*Scope*/ 65, /*->83961*/
/*83896*/         OPC_CheckChild1Type, MVT::v4i32,
/*83898*/         OPC_RecordChild2, // #1 = $rsrc
/*83899*/         OPC_RecordChild3, // #2 = $sampler
/*83900*/         OPC_RecordChild4, // #3 = $dmask
/*83901*/         OPC_RecordChild5, // #4 = $unorm
/*83902*/         OPC_RecordChild6, // #5 = $r128
/*83903*/         OPC_RecordChild7, // #6 = $da
/*83904*/         OPC_MoveChild, 8,
/*83906*/         OPC_RecordNode, // #7 = $glc
/*83907*/         OPC_MoveParent,
/*83908*/         OPC_MoveChild, 9,
/*83910*/         OPC_RecordNode, // #8 = $slc
/*83911*/         OPC_MoveParent,
/*83912*/         OPC_MoveChild, 10,
/*83914*/         OPC_RecordNode, // #9 = $tfe
/*83915*/         OPC_MoveParent,
/*83916*/         OPC_MoveChild, 11,
/*83918*/         OPC_RecordNode, // #10 = $lwe
/*83919*/         OPC_MoveParent,
/*83920*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83923*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83926*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83929*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83932*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83935*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83938*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83941*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83944*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83961*/       /*Scope*/ 65, /*->84027*/
/*83962*/         OPC_CheckChild1Type, MVT::v8i32,
/*83964*/         OPC_RecordChild2, // #1 = $rsrc
/*83965*/         OPC_RecordChild3, // #2 = $sampler
/*83966*/         OPC_RecordChild4, // #3 = $dmask
/*83967*/         OPC_RecordChild5, // #4 = $unorm
/*83968*/         OPC_RecordChild6, // #5 = $r128
/*83969*/         OPC_RecordChild7, // #6 = $da
/*83970*/         OPC_MoveChild, 8,
/*83972*/         OPC_RecordNode, // #7 = $glc
/*83973*/         OPC_MoveParent,
/*83974*/         OPC_MoveChild, 9,
/*83976*/         OPC_RecordNode, // #8 = $slc
/*83977*/         OPC_MoveParent,
/*83978*/         OPC_MoveChild, 10,
/*83980*/         OPC_RecordNode, // #9 = $tfe
/*83981*/         OPC_MoveParent,
/*83982*/         OPC_MoveChild, 11,
/*83984*/         OPC_RecordNode, // #10 = $lwe
/*83985*/         OPC_MoveParent,
/*83986*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83995*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84007*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84010*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84027*/       /*Scope*/ 65, /*->84093*/
/*84028*/         OPC_CheckChild1Type, MVT::v16i32,
/*84030*/         OPC_RecordChild2, // #1 = $rsrc
/*84031*/         OPC_RecordChild3, // #2 = $sampler
/*84032*/         OPC_RecordChild4, // #3 = $dmask
/*84033*/         OPC_RecordChild5, // #4 = $unorm
/*84034*/         OPC_RecordChild6, // #5 = $r128
/*84035*/         OPC_RecordChild7, // #6 = $da
/*84036*/         OPC_MoveChild, 8,
/*84038*/         OPC_RecordNode, // #7 = $glc
/*84039*/         OPC_MoveParent,
/*84040*/         OPC_MoveChild, 9,
/*84042*/         OPC_RecordNode, // #8 = $slc
/*84043*/         OPC_MoveParent,
/*84044*/         OPC_MoveChild, 10,
/*84046*/         OPC_RecordNode, // #9 = $tfe
/*84047*/         OPC_MoveParent,
/*84048*/         OPC_MoveChild, 11,
/*84050*/         OPC_RecordNode, // #10 = $lwe
/*84051*/         OPC_MoveParent,
/*84052*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84055*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84058*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84064*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84067*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84070*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84073*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84076*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84093*/       0, /*End of Scope*/
/*84094*/     /*Scope*/ 80|128,2/*336*/, /*->84432*/
/*84096*/       OPC_CheckChild0Integer, 21|128,47/*6037*/, 
/*84099*/       OPC_RecordChild1, // #0 = $addr
/*84100*/       OPC_Scope, 65, /*->84167*/ // 5 children in Scope
/*84102*/         OPC_CheckChild1Type, MVT::i32,
/*84104*/         OPC_RecordChild2, // #1 = $rsrc
/*84105*/         OPC_RecordChild3, // #2 = $sampler
/*84106*/         OPC_RecordChild4, // #3 = $dmask
/*84107*/         OPC_RecordChild5, // #4 = $unorm
/*84108*/         OPC_RecordChild6, // #5 = $r128
/*84109*/         OPC_RecordChild7, // #6 = $da
/*84110*/         OPC_MoveChild, 8,
/*84112*/         OPC_RecordNode, // #7 = $glc
/*84113*/         OPC_MoveParent,
/*84114*/         OPC_MoveChild, 9,
/*84116*/         OPC_RecordNode, // #8 = $slc
/*84117*/         OPC_MoveParent,
/*84118*/         OPC_MoveChild, 10,
/*84120*/         OPC_RecordNode, // #9 = $tfe
/*84121*/         OPC_MoveParent,
/*84122*/         OPC_MoveChild, 11,
/*84124*/         OPC_RecordNode, // #10 = $lwe
/*84125*/         OPC_MoveParent,
/*84126*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84129*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84132*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84135*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84138*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84141*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84144*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84147*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84150*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84167*/       /*Scope*/ 65, /*->84233*/
/*84168*/         OPC_CheckChild1Type, MVT::v2i32,
/*84170*/         OPC_RecordChild2, // #1 = $rsrc
/*84171*/         OPC_RecordChild3, // #2 = $sampler
/*84172*/         OPC_RecordChild4, // #3 = $dmask
/*84173*/         OPC_RecordChild5, // #4 = $unorm
/*84174*/         OPC_RecordChild6, // #5 = $r128
/*84175*/         OPC_RecordChild7, // #6 = $da
/*84176*/         OPC_MoveChild, 8,
/*84178*/         OPC_RecordNode, // #7 = $glc
/*84179*/         OPC_MoveParent,
/*84180*/         OPC_MoveChild, 9,
/*84182*/         OPC_RecordNode, // #8 = $slc
/*84183*/         OPC_MoveParent,
/*84184*/         OPC_MoveChild, 10,
/*84186*/         OPC_RecordNode, // #9 = $tfe
/*84187*/         OPC_MoveParent,
/*84188*/         OPC_MoveChild, 11,
/*84190*/         OPC_RecordNode, // #10 = $lwe
/*84191*/         OPC_MoveParent,
/*84192*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84195*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84198*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84201*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84204*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84207*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84210*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84213*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84216*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84233*/       /*Scope*/ 65, /*->84299*/
/*84234*/         OPC_CheckChild1Type, MVT::v4i32,
/*84236*/         OPC_RecordChild2, // #1 = $rsrc
/*84237*/         OPC_RecordChild3, // #2 = $sampler
/*84238*/         OPC_RecordChild4, // #3 = $dmask
/*84239*/         OPC_RecordChild5, // #4 = $unorm
/*84240*/         OPC_RecordChild6, // #5 = $r128
/*84241*/         OPC_RecordChild7, // #6 = $da
/*84242*/         OPC_MoveChild, 8,
/*84244*/         OPC_RecordNode, // #7 = $glc
/*84245*/         OPC_MoveParent,
/*84246*/         OPC_MoveChild, 9,
/*84248*/         OPC_RecordNode, // #8 = $slc
/*84249*/         OPC_MoveParent,
/*84250*/         OPC_MoveChild, 10,
/*84252*/         OPC_RecordNode, // #9 = $tfe
/*84253*/         OPC_MoveParent,
/*84254*/         OPC_MoveChild, 11,
/*84256*/         OPC_RecordNode, // #10 = $lwe
/*84257*/         OPC_MoveParent,
/*84258*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84261*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84264*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84267*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84270*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84273*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84276*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84282*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84299*/       /*Scope*/ 65, /*->84365*/
/*84300*/         OPC_CheckChild1Type, MVT::v8i32,
/*84302*/         OPC_RecordChild2, // #1 = $rsrc
/*84303*/         OPC_RecordChild3, // #2 = $sampler
/*84304*/         OPC_RecordChild4, // #3 = $dmask
/*84305*/         OPC_RecordChild5, // #4 = $unorm
/*84306*/         OPC_RecordChild6, // #5 = $r128
/*84307*/         OPC_RecordChild7, // #6 = $da
/*84308*/         OPC_MoveChild, 8,
/*84310*/         OPC_RecordNode, // #7 = $glc
/*84311*/         OPC_MoveParent,
/*84312*/         OPC_MoveChild, 9,
/*84314*/         OPC_RecordNode, // #8 = $slc
/*84315*/         OPC_MoveParent,
/*84316*/         OPC_MoveChild, 10,
/*84318*/         OPC_RecordNode, // #9 = $tfe
/*84319*/         OPC_MoveParent,
/*84320*/         OPC_MoveChild, 11,
/*84322*/         OPC_RecordNode, // #10 = $lwe
/*84323*/         OPC_MoveParent,
/*84324*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84327*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84330*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84333*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84336*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84339*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84342*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84345*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84348*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84365*/       /*Scope*/ 65, /*->84431*/
/*84366*/         OPC_CheckChild1Type, MVT::v16i32,
/*84368*/         OPC_RecordChild2, // #1 = $rsrc
/*84369*/         OPC_RecordChild3, // #2 = $sampler
/*84370*/         OPC_RecordChild4, // #3 = $dmask
/*84371*/         OPC_RecordChild5, // #4 = $unorm
/*84372*/         OPC_RecordChild6, // #5 = $r128
/*84373*/         OPC_RecordChild7, // #6 = $da
/*84374*/         OPC_MoveChild, 8,
/*84376*/         OPC_RecordNode, // #7 = $glc
/*84377*/         OPC_MoveParent,
/*84378*/         OPC_MoveChild, 9,
/*84380*/         OPC_RecordNode, // #8 = $slc
/*84381*/         OPC_MoveParent,
/*84382*/         OPC_MoveChild, 10,
/*84384*/         OPC_RecordNode, // #9 = $tfe
/*84385*/         OPC_MoveParent,
/*84386*/         OPC_MoveChild, 11,
/*84388*/         OPC_RecordNode, // #10 = $lwe
/*84389*/         OPC_MoveParent,
/*84390*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84393*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84396*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84399*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84402*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84405*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84408*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84411*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84414*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84431*/       0, /*End of Scope*/
/*84432*/     /*Scope*/ 80|128,2/*336*/, /*->84770*/
/*84434*/       OPC_CheckChild0Integer, 56|128,47/*6072*/, 
/*84437*/       OPC_RecordChild1, // #0 = $addr
/*84438*/       OPC_Scope, 65, /*->84505*/ // 5 children in Scope
/*84440*/         OPC_CheckChild1Type, MVT::i32,
/*84442*/         OPC_RecordChild2, // #1 = $rsrc
/*84443*/         OPC_RecordChild3, // #2 = $sampler
/*84444*/         OPC_RecordChild4, // #3 = $dmask
/*84445*/         OPC_RecordChild5, // #4 = $unorm
/*84446*/         OPC_RecordChild6, // #5 = $r128
/*84447*/         OPC_RecordChild7, // #6 = $da
/*84448*/         OPC_MoveChild, 8,
/*84450*/         OPC_RecordNode, // #7 = $glc
/*84451*/         OPC_MoveParent,
/*84452*/         OPC_MoveChild, 9,
/*84454*/         OPC_RecordNode, // #8 = $slc
/*84455*/         OPC_MoveParent,
/*84456*/         OPC_MoveChild, 10,
/*84458*/         OPC_RecordNode, // #9 = $tfe
/*84459*/         OPC_MoveParent,
/*84460*/         OPC_MoveChild, 11,
/*84462*/         OPC_RecordNode, // #10 = $lwe
/*84463*/         OPC_MoveParent,
/*84464*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84467*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84470*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84473*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84476*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84479*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84482*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84485*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84488*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84505*/       /*Scope*/ 65, /*->84571*/
/*84506*/         OPC_CheckChild1Type, MVT::v2i32,
/*84508*/         OPC_RecordChild2, // #1 = $rsrc
/*84509*/         OPC_RecordChild3, // #2 = $sampler
/*84510*/         OPC_RecordChild4, // #3 = $dmask
/*84511*/         OPC_RecordChild5, // #4 = $unorm
/*84512*/         OPC_RecordChild6, // #5 = $r128
/*84513*/         OPC_RecordChild7, // #6 = $da
/*84514*/         OPC_MoveChild, 8,
/*84516*/         OPC_RecordNode, // #7 = $glc
/*84517*/         OPC_MoveParent,
/*84518*/         OPC_MoveChild, 9,
/*84520*/         OPC_RecordNode, // #8 = $slc
/*84521*/         OPC_MoveParent,
/*84522*/         OPC_MoveChild, 10,
/*84524*/         OPC_RecordNode, // #9 = $tfe
/*84525*/         OPC_MoveParent,
/*84526*/         OPC_MoveChild, 11,
/*84528*/         OPC_RecordNode, // #10 = $lwe
/*84529*/         OPC_MoveParent,
/*84530*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84533*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84536*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84539*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84542*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84545*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84548*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84554*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84571*/       /*Scope*/ 65, /*->84637*/
/*84572*/         OPC_CheckChild1Type, MVT::v4i32,
/*84574*/         OPC_RecordChild2, // #1 = $rsrc
/*84575*/         OPC_RecordChild3, // #2 = $sampler
/*84576*/         OPC_RecordChild4, // #3 = $dmask
/*84577*/         OPC_RecordChild5, // #4 = $unorm
/*84578*/         OPC_RecordChild6, // #5 = $r128
/*84579*/         OPC_RecordChild7, // #6 = $da
/*84580*/         OPC_MoveChild, 8,
/*84582*/         OPC_RecordNode, // #7 = $glc
/*84583*/         OPC_MoveParent,
/*84584*/         OPC_MoveChild, 9,
/*84586*/         OPC_RecordNode, // #8 = $slc
/*84587*/         OPC_MoveParent,
/*84588*/         OPC_MoveChild, 10,
/*84590*/         OPC_RecordNode, // #9 = $tfe
/*84591*/         OPC_MoveParent,
/*84592*/         OPC_MoveChild, 11,
/*84594*/         OPC_RecordNode, // #10 = $lwe
/*84595*/         OPC_MoveParent,
/*84596*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84599*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84602*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84605*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84608*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84611*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84614*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84617*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84620*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84637*/       /*Scope*/ 65, /*->84703*/
/*84638*/         OPC_CheckChild1Type, MVT::v8i32,
/*84640*/         OPC_RecordChild2, // #1 = $rsrc
/*84641*/         OPC_RecordChild3, // #2 = $sampler
/*84642*/         OPC_RecordChild4, // #3 = $dmask
/*84643*/         OPC_RecordChild5, // #4 = $unorm
/*84644*/         OPC_RecordChild6, // #5 = $r128
/*84645*/         OPC_RecordChild7, // #6 = $da
/*84646*/         OPC_MoveChild, 8,
/*84648*/         OPC_RecordNode, // #7 = $glc
/*84649*/         OPC_MoveParent,
/*84650*/         OPC_MoveChild, 9,
/*84652*/         OPC_RecordNode, // #8 = $slc
/*84653*/         OPC_MoveParent,
/*84654*/         OPC_MoveChild, 10,
/*84656*/         OPC_RecordNode, // #9 = $tfe
/*84657*/         OPC_MoveParent,
/*84658*/         OPC_MoveChild, 11,
/*84660*/         OPC_RecordNode, // #10 = $lwe
/*84661*/         OPC_MoveParent,
/*84662*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84665*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84668*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84674*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84677*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84680*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84683*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84686*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84703*/       /*Scope*/ 65, /*->84769*/
/*84704*/         OPC_CheckChild1Type, MVT::v16i32,
/*84706*/         OPC_RecordChild2, // #1 = $rsrc
/*84707*/         OPC_RecordChild3, // #2 = $sampler
/*84708*/         OPC_RecordChild4, // #3 = $dmask
/*84709*/         OPC_RecordChild5, // #4 = $unorm
/*84710*/         OPC_RecordChild6, // #5 = $r128
/*84711*/         OPC_RecordChild7, // #6 = $da
/*84712*/         OPC_MoveChild, 8,
/*84714*/         OPC_RecordNode, // #7 = $glc
/*84715*/         OPC_MoveParent,
/*84716*/         OPC_MoveChild, 9,
/*84718*/         OPC_RecordNode, // #8 = $slc
/*84719*/         OPC_MoveParent,
/*84720*/         OPC_MoveChild, 10,
/*84722*/         OPC_RecordNode, // #9 = $tfe
/*84723*/         OPC_MoveParent,
/*84724*/         OPC_MoveChild, 11,
/*84726*/         OPC_RecordNode, // #10 = $lwe
/*84727*/         OPC_MoveParent,
/*84728*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84731*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84734*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84737*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84740*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84743*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84746*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84752*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84769*/       0, /*End of Scope*/
/*84770*/     /*Scope*/ 80|128,2/*336*/, /*->85108*/
/*84772*/       OPC_CheckChild0Integer, 46|128,47/*6062*/, 
/*84775*/       OPC_RecordChild1, // #0 = $addr
/*84776*/       OPC_Scope, 65, /*->84843*/ // 5 children in Scope
/*84778*/         OPC_CheckChild1Type, MVT::i32,
/*84780*/         OPC_RecordChild2, // #1 = $rsrc
/*84781*/         OPC_RecordChild3, // #2 = $sampler
/*84782*/         OPC_RecordChild4, // #3 = $dmask
/*84783*/         OPC_RecordChild5, // #4 = $unorm
/*84784*/         OPC_RecordChild6, // #5 = $r128
/*84785*/         OPC_RecordChild7, // #6 = $da
/*84786*/         OPC_MoveChild, 8,
/*84788*/         OPC_RecordNode, // #7 = $glc
/*84789*/         OPC_MoveParent,
/*84790*/         OPC_MoveChild, 9,
/*84792*/         OPC_RecordNode, // #8 = $slc
/*84793*/         OPC_MoveParent,
/*84794*/         OPC_MoveChild, 10,
/*84796*/         OPC_RecordNode, // #9 = $tfe
/*84797*/         OPC_MoveParent,
/*84798*/         OPC_MoveChild, 11,
/*84800*/         OPC_RecordNode, // #10 = $lwe
/*84801*/         OPC_MoveParent,
/*84802*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84805*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84808*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84811*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84814*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84817*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84820*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84823*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84826*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84843*/       /*Scope*/ 65, /*->84909*/
/*84844*/         OPC_CheckChild1Type, MVT::v2i32,
/*84846*/         OPC_RecordChild2, // #1 = $rsrc
/*84847*/         OPC_RecordChild3, // #2 = $sampler
/*84848*/         OPC_RecordChild4, // #3 = $dmask
/*84849*/         OPC_RecordChild5, // #4 = $unorm
/*84850*/         OPC_RecordChild6, // #5 = $r128
/*84851*/         OPC_RecordChild7, // #6 = $da
/*84852*/         OPC_MoveChild, 8,
/*84854*/         OPC_RecordNode, // #7 = $glc
/*84855*/         OPC_MoveParent,
/*84856*/         OPC_MoveChild, 9,
/*84858*/         OPC_RecordNode, // #8 = $slc
/*84859*/         OPC_MoveParent,
/*84860*/         OPC_MoveChild, 10,
/*84862*/         OPC_RecordNode, // #9 = $tfe
/*84863*/         OPC_MoveParent,
/*84864*/         OPC_MoveChild, 11,
/*84866*/         OPC_RecordNode, // #10 = $lwe
/*84867*/         OPC_MoveParent,
/*84868*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84877*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84889*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84892*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84909*/       /*Scope*/ 65, /*->84975*/
/*84910*/         OPC_CheckChild1Type, MVT::v4i32,
/*84912*/         OPC_RecordChild2, // #1 = $rsrc
/*84913*/         OPC_RecordChild3, // #2 = $sampler
/*84914*/         OPC_RecordChild4, // #3 = $dmask
/*84915*/         OPC_RecordChild5, // #4 = $unorm
/*84916*/         OPC_RecordChild6, // #5 = $r128
/*84917*/         OPC_RecordChild7, // #6 = $da
/*84918*/         OPC_MoveChild, 8,
/*84920*/         OPC_RecordNode, // #7 = $glc
/*84921*/         OPC_MoveParent,
/*84922*/         OPC_MoveChild, 9,
/*84924*/         OPC_RecordNode, // #8 = $slc
/*84925*/         OPC_MoveParent,
/*84926*/         OPC_MoveChild, 10,
/*84928*/         OPC_RecordNode, // #9 = $tfe
/*84929*/         OPC_MoveParent,
/*84930*/         OPC_MoveChild, 11,
/*84932*/         OPC_RecordNode, // #10 = $lwe
/*84933*/         OPC_MoveParent,
/*84934*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84955*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84958*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84975*/       /*Scope*/ 65, /*->85041*/
/*84976*/         OPC_CheckChild1Type, MVT::v8i32,
/*84978*/         OPC_RecordChild2, // #1 = $rsrc
/*84979*/         OPC_RecordChild3, // #2 = $sampler
/*84980*/         OPC_RecordChild4, // #3 = $dmask
/*84981*/         OPC_RecordChild5, // #4 = $unorm
/*84982*/         OPC_RecordChild6, // #5 = $r128
/*84983*/         OPC_RecordChild7, // #6 = $da
/*84984*/         OPC_MoveChild, 8,
/*84986*/         OPC_RecordNode, // #7 = $glc
/*84987*/         OPC_MoveParent,
/*84988*/         OPC_MoveChild, 9,
/*84990*/         OPC_RecordNode, // #8 = $slc
/*84991*/         OPC_MoveParent,
/*84992*/         OPC_MoveChild, 10,
/*84994*/         OPC_RecordNode, // #9 = $tfe
/*84995*/         OPC_MoveParent,
/*84996*/         OPC_MoveChild, 11,
/*84998*/         OPC_RecordNode, // #10 = $lwe
/*84999*/         OPC_MoveParent,
/*85000*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85003*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85006*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85009*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85012*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85015*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85018*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85021*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85024*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85041*/       /*Scope*/ 65, /*->85107*/
/*85042*/         OPC_CheckChild1Type, MVT::v16i32,
/*85044*/         OPC_RecordChild2, // #1 = $rsrc
/*85045*/         OPC_RecordChild3, // #2 = $sampler
/*85046*/         OPC_RecordChild4, // #3 = $dmask
/*85047*/         OPC_RecordChild5, // #4 = $unorm
/*85048*/         OPC_RecordChild6, // #5 = $r128
/*85049*/         OPC_RecordChild7, // #6 = $da
/*85050*/         OPC_MoveChild, 8,
/*85052*/         OPC_RecordNode, // #7 = $glc
/*85053*/         OPC_MoveParent,
/*85054*/         OPC_MoveChild, 9,
/*85056*/         OPC_RecordNode, // #8 = $slc
/*85057*/         OPC_MoveParent,
/*85058*/         OPC_MoveChild, 10,
/*85060*/         OPC_RecordNode, // #9 = $tfe
/*85061*/         OPC_MoveParent,
/*85062*/         OPC_MoveChild, 11,
/*85064*/         OPC_RecordNode, // #10 = $lwe
/*85065*/         OPC_MoveParent,
/*85066*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85069*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85072*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85075*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85078*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85081*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85084*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85087*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85090*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85107*/       0, /*End of Scope*/
/*85108*/     /*Scope*/ 80|128,2/*336*/, /*->85446*/
/*85110*/       OPC_CheckChild0Integer, 45|128,47/*6061*/, 
/*85113*/       OPC_RecordChild1, // #0 = $addr
/*85114*/       OPC_Scope, 65, /*->85181*/ // 5 children in Scope
/*85116*/         OPC_CheckChild1Type, MVT::i32,
/*85118*/         OPC_RecordChild2, // #1 = $rsrc
/*85119*/         OPC_RecordChild3, // #2 = $sampler
/*85120*/         OPC_RecordChild4, // #3 = $dmask
/*85121*/         OPC_RecordChild5, // #4 = $unorm
/*85122*/         OPC_RecordChild6, // #5 = $r128
/*85123*/         OPC_RecordChild7, // #6 = $da
/*85124*/         OPC_MoveChild, 8,
/*85126*/         OPC_RecordNode, // #7 = $glc
/*85127*/         OPC_MoveParent,
/*85128*/         OPC_MoveChild, 9,
/*85130*/         OPC_RecordNode, // #8 = $slc
/*85131*/         OPC_MoveParent,
/*85132*/         OPC_MoveChild, 10,
/*85134*/         OPC_RecordNode, // #9 = $tfe
/*85135*/         OPC_MoveParent,
/*85136*/         OPC_MoveChild, 11,
/*85138*/         OPC_RecordNode, // #10 = $lwe
/*85139*/         OPC_MoveParent,
/*85140*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85143*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85146*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85149*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85152*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85155*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85158*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85164*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85181*/       /*Scope*/ 65, /*->85247*/
/*85182*/         OPC_CheckChild1Type, MVT::v2i32,
/*85184*/         OPC_RecordChild2, // #1 = $rsrc
/*85185*/         OPC_RecordChild3, // #2 = $sampler
/*85186*/         OPC_RecordChild4, // #3 = $dmask
/*85187*/         OPC_RecordChild5, // #4 = $unorm
/*85188*/         OPC_RecordChild6, // #5 = $r128
/*85189*/         OPC_RecordChild7, // #6 = $da
/*85190*/         OPC_MoveChild, 8,
/*85192*/         OPC_RecordNode, // #7 = $glc
/*85193*/         OPC_MoveParent,
/*85194*/         OPC_MoveChild, 9,
/*85196*/         OPC_RecordNode, // #8 = $slc
/*85197*/         OPC_MoveParent,
/*85198*/         OPC_MoveChild, 10,
/*85200*/         OPC_RecordNode, // #9 = $tfe
/*85201*/         OPC_MoveParent,
/*85202*/         OPC_MoveChild, 11,
/*85204*/         OPC_RecordNode, // #10 = $lwe
/*85205*/         OPC_MoveParent,
/*85206*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85209*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85212*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85215*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85218*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85221*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85224*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85230*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85247*/       /*Scope*/ 65, /*->85313*/
/*85248*/         OPC_CheckChild1Type, MVT::v4i32,
/*85250*/         OPC_RecordChild2, // #1 = $rsrc
/*85251*/         OPC_RecordChild3, // #2 = $sampler
/*85252*/         OPC_RecordChild4, // #3 = $dmask
/*85253*/         OPC_RecordChild5, // #4 = $unorm
/*85254*/         OPC_RecordChild6, // #5 = $r128
/*85255*/         OPC_RecordChild7, // #6 = $da
/*85256*/         OPC_MoveChild, 8,
/*85258*/         OPC_RecordNode, // #7 = $glc
/*85259*/         OPC_MoveParent,
/*85260*/         OPC_MoveChild, 9,
/*85262*/         OPC_RecordNode, // #8 = $slc
/*85263*/         OPC_MoveParent,
/*85264*/         OPC_MoveChild, 10,
/*85266*/         OPC_RecordNode, // #9 = $tfe
/*85267*/         OPC_MoveParent,
/*85268*/         OPC_MoveChild, 11,
/*85270*/         OPC_RecordNode, // #10 = $lwe
/*85271*/         OPC_MoveParent,
/*85272*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85275*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85278*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85281*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85284*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85287*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85290*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85293*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85296*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85313*/       /*Scope*/ 65, /*->85379*/
/*85314*/         OPC_CheckChild1Type, MVT::v8i32,
/*85316*/         OPC_RecordChild2, // #1 = $rsrc
/*85317*/         OPC_RecordChild3, // #2 = $sampler
/*85318*/         OPC_RecordChild4, // #3 = $dmask
/*85319*/         OPC_RecordChild5, // #4 = $unorm
/*85320*/         OPC_RecordChild6, // #5 = $r128
/*85321*/         OPC_RecordChild7, // #6 = $da
/*85322*/         OPC_MoveChild, 8,
/*85324*/         OPC_RecordNode, // #7 = $glc
/*85325*/         OPC_MoveParent,
/*85326*/         OPC_MoveChild, 9,
/*85328*/         OPC_RecordNode, // #8 = $slc
/*85329*/         OPC_MoveParent,
/*85330*/         OPC_MoveChild, 10,
/*85332*/         OPC_RecordNode, // #9 = $tfe
/*85333*/         OPC_MoveParent,
/*85334*/         OPC_MoveChild, 11,
/*85336*/         OPC_RecordNode, // #10 = $lwe
/*85337*/         OPC_MoveParent,
/*85338*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85341*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85344*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85347*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85350*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85353*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85356*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85379*/       /*Scope*/ 65, /*->85445*/
/*85380*/         OPC_CheckChild1Type, MVT::v16i32,
/*85382*/         OPC_RecordChild2, // #1 = $rsrc
/*85383*/         OPC_RecordChild3, // #2 = $sampler
/*85384*/         OPC_RecordChild4, // #3 = $dmask
/*85385*/         OPC_RecordChild5, // #4 = $unorm
/*85386*/         OPC_RecordChild6, // #5 = $r128
/*85387*/         OPC_RecordChild7, // #6 = $da
/*85388*/         OPC_MoveChild, 8,
/*85390*/         OPC_RecordNode, // #7 = $glc
/*85391*/         OPC_MoveParent,
/*85392*/         OPC_MoveChild, 9,
/*85394*/         OPC_RecordNode, // #8 = $slc
/*85395*/         OPC_MoveParent,
/*85396*/         OPC_MoveChild, 10,
/*85398*/         OPC_RecordNode, // #9 = $tfe
/*85399*/         OPC_MoveParent,
/*85400*/         OPC_MoveChild, 11,
/*85402*/         OPC_RecordNode, // #10 = $lwe
/*85403*/         OPC_MoveParent,
/*85404*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85413*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85425*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85428*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85445*/       0, /*End of Scope*/
/*85446*/     /*Scope*/ 80|128,2/*336*/, /*->85784*/
/*85448*/       OPC_CheckChild0Integer, 42|128,47/*6058*/, 
/*85451*/       OPC_RecordChild1, // #0 = $addr
/*85452*/       OPC_Scope, 65, /*->85519*/ // 5 children in Scope
/*85454*/         OPC_CheckChild1Type, MVT::i32,
/*85456*/         OPC_RecordChild2, // #1 = $rsrc
/*85457*/         OPC_RecordChild3, // #2 = $sampler
/*85458*/         OPC_RecordChild4, // #3 = $dmask
/*85459*/         OPC_RecordChild5, // #4 = $unorm
/*85460*/         OPC_RecordChild6, // #5 = $r128
/*85461*/         OPC_RecordChild7, // #6 = $da
/*85462*/         OPC_MoveChild, 8,
/*85464*/         OPC_RecordNode, // #7 = $glc
/*85465*/         OPC_MoveParent,
/*85466*/         OPC_MoveChild, 9,
/*85468*/         OPC_RecordNode, // #8 = $slc
/*85469*/         OPC_MoveParent,
/*85470*/         OPC_MoveChild, 10,
/*85472*/         OPC_RecordNode, // #9 = $tfe
/*85473*/         OPC_MoveParent,
/*85474*/         OPC_MoveChild, 11,
/*85476*/         OPC_RecordNode, // #10 = $lwe
/*85477*/         OPC_MoveParent,
/*85478*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85481*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85484*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85487*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85490*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85493*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85496*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85499*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85502*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85519*/       /*Scope*/ 65, /*->85585*/
/*85520*/         OPC_CheckChild1Type, MVT::v2i32,
/*85522*/         OPC_RecordChild2, // #1 = $rsrc
/*85523*/         OPC_RecordChild3, // #2 = $sampler
/*85524*/         OPC_RecordChild4, // #3 = $dmask
/*85525*/         OPC_RecordChild5, // #4 = $unorm
/*85526*/         OPC_RecordChild6, // #5 = $r128
/*85527*/         OPC_RecordChild7, // #6 = $da
/*85528*/         OPC_MoveChild, 8,
/*85530*/         OPC_RecordNode, // #7 = $glc
/*85531*/         OPC_MoveParent,
/*85532*/         OPC_MoveChild, 9,
/*85534*/         OPC_RecordNode, // #8 = $slc
/*85535*/         OPC_MoveParent,
/*85536*/         OPC_MoveChild, 10,
/*85538*/         OPC_RecordNode, // #9 = $tfe
/*85539*/         OPC_MoveParent,
/*85540*/         OPC_MoveChild, 11,
/*85542*/         OPC_RecordNode, // #10 = $lwe
/*85543*/         OPC_MoveParent,
/*85544*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85547*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85550*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85553*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85556*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85559*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85562*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85565*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85568*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85585*/       /*Scope*/ 65, /*->85651*/
/*85586*/         OPC_CheckChild1Type, MVT::v4i32,
/*85588*/         OPC_RecordChild2, // #1 = $rsrc
/*85589*/         OPC_RecordChild3, // #2 = $sampler
/*85590*/         OPC_RecordChild4, // #3 = $dmask
/*85591*/         OPC_RecordChild5, // #4 = $unorm
/*85592*/         OPC_RecordChild6, // #5 = $r128
/*85593*/         OPC_RecordChild7, // #6 = $da
/*85594*/         OPC_MoveChild, 8,
/*85596*/         OPC_RecordNode, // #7 = $glc
/*85597*/         OPC_MoveParent,
/*85598*/         OPC_MoveChild, 9,
/*85600*/         OPC_RecordNode, // #8 = $slc
/*85601*/         OPC_MoveParent,
/*85602*/         OPC_MoveChild, 10,
/*85604*/         OPC_RecordNode, // #9 = $tfe
/*85605*/         OPC_MoveParent,
/*85606*/         OPC_MoveChild, 11,
/*85608*/         OPC_RecordNode, // #10 = $lwe
/*85609*/         OPC_MoveParent,
/*85610*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85613*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85616*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85619*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85622*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85625*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85628*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85631*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85634*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85651*/       /*Scope*/ 65, /*->85717*/
/*85652*/         OPC_CheckChild1Type, MVT::v8i32,
/*85654*/         OPC_RecordChild2, // #1 = $rsrc
/*85655*/         OPC_RecordChild3, // #2 = $sampler
/*85656*/         OPC_RecordChild4, // #3 = $dmask
/*85657*/         OPC_RecordChild5, // #4 = $unorm
/*85658*/         OPC_RecordChild6, // #5 = $r128
/*85659*/         OPC_RecordChild7, // #6 = $da
/*85660*/         OPC_MoveChild, 8,
/*85662*/         OPC_RecordNode, // #7 = $glc
/*85663*/         OPC_MoveParent,
/*85664*/         OPC_MoveChild, 9,
/*85666*/         OPC_RecordNode, // #8 = $slc
/*85667*/         OPC_MoveParent,
/*85668*/         OPC_MoveChild, 10,
/*85670*/         OPC_RecordNode, // #9 = $tfe
/*85671*/         OPC_MoveParent,
/*85672*/         OPC_MoveChild, 11,
/*85674*/         OPC_RecordNode, // #10 = $lwe
/*85675*/         OPC_MoveParent,
/*85676*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85679*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85682*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85685*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85688*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85691*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85694*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85700*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85717*/       /*Scope*/ 65, /*->85783*/
/*85718*/         OPC_CheckChild1Type, MVT::v16i32,
/*85720*/         OPC_RecordChild2, // #1 = $rsrc
/*85721*/         OPC_RecordChild3, // #2 = $sampler
/*85722*/         OPC_RecordChild4, // #3 = $dmask
/*85723*/         OPC_RecordChild5, // #4 = $unorm
/*85724*/         OPC_RecordChild6, // #5 = $r128
/*85725*/         OPC_RecordChild7, // #6 = $da
/*85726*/         OPC_MoveChild, 8,
/*85728*/         OPC_RecordNode, // #7 = $glc
/*85729*/         OPC_MoveParent,
/*85730*/         OPC_MoveChild, 9,
/*85732*/         OPC_RecordNode, // #8 = $slc
/*85733*/         OPC_MoveParent,
/*85734*/         OPC_MoveChild, 10,
/*85736*/         OPC_RecordNode, // #9 = $tfe
/*85737*/         OPC_MoveParent,
/*85738*/         OPC_MoveChild, 11,
/*85740*/         OPC_RecordNode, // #10 = $lwe
/*85741*/         OPC_MoveParent,
/*85742*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85745*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85748*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85754*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85757*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85760*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85763*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85766*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6058:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85783*/       0, /*End of Scope*/
/*85784*/     /*Scope*/ 80|128,2/*336*/, /*->86122*/
/*85786*/       OPC_CheckChild0Integer, 33|128,47/*6049*/, 
/*85789*/       OPC_RecordChild1, // #0 = $addr
/*85790*/       OPC_Scope, 65, /*->85857*/ // 5 children in Scope
/*85792*/         OPC_CheckChild1Type, MVT::i32,
/*85794*/         OPC_RecordChild2, // #1 = $rsrc
/*85795*/         OPC_RecordChild3, // #2 = $sampler
/*85796*/         OPC_RecordChild4, // #3 = $dmask
/*85797*/         OPC_RecordChild5, // #4 = $unorm
/*85798*/         OPC_RecordChild6, // #5 = $r128
/*85799*/         OPC_RecordChild7, // #6 = $da
/*85800*/         OPC_MoveChild, 8,
/*85802*/         OPC_RecordNode, // #7 = $glc
/*85803*/         OPC_MoveParent,
/*85804*/         OPC_MoveChild, 9,
/*85806*/         OPC_RecordNode, // #8 = $slc
/*85807*/         OPC_MoveParent,
/*85808*/         OPC_MoveChild, 10,
/*85810*/         OPC_RecordNode, // #9 = $tfe
/*85811*/         OPC_MoveParent,
/*85812*/         OPC_MoveChild, 11,
/*85814*/         OPC_RecordNode, // #10 = $lwe
/*85815*/         OPC_MoveParent,
/*85816*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85819*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85822*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85825*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85828*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85831*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85834*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85837*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85840*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85857*/       /*Scope*/ 65, /*->85923*/
/*85858*/         OPC_CheckChild1Type, MVT::v2i32,
/*85860*/         OPC_RecordChild2, // #1 = $rsrc
/*85861*/         OPC_RecordChild3, // #2 = $sampler
/*85862*/         OPC_RecordChild4, // #3 = $dmask
/*85863*/         OPC_RecordChild5, // #4 = $unorm
/*85864*/         OPC_RecordChild6, // #5 = $r128
/*85865*/         OPC_RecordChild7, // #6 = $da
/*85866*/         OPC_MoveChild, 8,
/*85868*/         OPC_RecordNode, // #7 = $glc
/*85869*/         OPC_MoveParent,
/*85870*/         OPC_MoveChild, 9,
/*85872*/         OPC_RecordNode, // #8 = $slc
/*85873*/         OPC_MoveParent,
/*85874*/         OPC_MoveChild, 10,
/*85876*/         OPC_RecordNode, // #9 = $tfe
/*85877*/         OPC_MoveParent,
/*85878*/         OPC_MoveChild, 11,
/*85880*/         OPC_RecordNode, // #10 = $lwe
/*85881*/         OPC_MoveParent,
/*85882*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85885*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85888*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85891*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85894*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85897*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85900*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85903*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85906*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85923*/       /*Scope*/ 65, /*->85989*/
/*85924*/         OPC_CheckChild1Type, MVT::v4i32,
/*85926*/         OPC_RecordChild2, // #1 = $rsrc
/*85927*/         OPC_RecordChild3, // #2 = $sampler
/*85928*/         OPC_RecordChild4, // #3 = $dmask
/*85929*/         OPC_RecordChild5, // #4 = $unorm
/*85930*/         OPC_RecordChild6, // #5 = $r128
/*85931*/         OPC_RecordChild7, // #6 = $da
/*85932*/         OPC_MoveChild, 8,
/*85934*/         OPC_RecordNode, // #7 = $glc
/*85935*/         OPC_MoveParent,
/*85936*/         OPC_MoveChild, 9,
/*85938*/         OPC_RecordNode, // #8 = $slc
/*85939*/         OPC_MoveParent,
/*85940*/         OPC_MoveChild, 10,
/*85942*/         OPC_RecordNode, // #9 = $tfe
/*85943*/         OPC_MoveParent,
/*85944*/         OPC_MoveChild, 11,
/*85946*/         OPC_RecordNode, // #10 = $lwe
/*85947*/         OPC_MoveParent,
/*85948*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85951*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85954*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85957*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85960*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85963*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85966*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85969*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85972*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85989*/       /*Scope*/ 65, /*->86055*/
/*85990*/         OPC_CheckChild1Type, MVT::v8i32,
/*85992*/         OPC_RecordChild2, // #1 = $rsrc
/*85993*/         OPC_RecordChild3, // #2 = $sampler
/*85994*/         OPC_RecordChild4, // #3 = $dmask
/*85995*/         OPC_RecordChild5, // #4 = $unorm
/*85996*/         OPC_RecordChild6, // #5 = $r128
/*85997*/         OPC_RecordChild7, // #6 = $da
/*85998*/         OPC_MoveChild, 8,
/*86000*/         OPC_RecordNode, // #7 = $glc
/*86001*/         OPC_MoveParent,
/*86002*/         OPC_MoveChild, 9,
/*86004*/         OPC_RecordNode, // #8 = $slc
/*86005*/         OPC_MoveParent,
/*86006*/         OPC_MoveChild, 10,
/*86008*/         OPC_RecordNode, // #9 = $tfe
/*86009*/         OPC_MoveParent,
/*86010*/         OPC_MoveChild, 11,
/*86012*/         OPC_RecordNode, // #10 = $lwe
/*86013*/         OPC_MoveParent,
/*86014*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86035*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86038*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86055*/       /*Scope*/ 65, /*->86121*/
/*86056*/         OPC_CheckChild1Type, MVT::v16i32,
/*86058*/         OPC_RecordChild2, // #1 = $rsrc
/*86059*/         OPC_RecordChild3, // #2 = $sampler
/*86060*/         OPC_RecordChild4, // #3 = $dmask
/*86061*/         OPC_RecordChild5, // #4 = $unorm
/*86062*/         OPC_RecordChild6, // #5 = $r128
/*86063*/         OPC_RecordChild7, // #6 = $da
/*86064*/         OPC_MoveChild, 8,
/*86066*/         OPC_RecordNode, // #7 = $glc
/*86067*/         OPC_MoveParent,
/*86068*/         OPC_MoveChild, 9,
/*86070*/         OPC_RecordNode, // #8 = $slc
/*86071*/         OPC_MoveParent,
/*86072*/         OPC_MoveChild, 10,
/*86074*/         OPC_RecordNode, // #9 = $tfe
/*86075*/         OPC_MoveParent,
/*86076*/         OPC_MoveChild, 11,
/*86078*/         OPC_RecordNode, // #10 = $lwe
/*86079*/         OPC_MoveParent,
/*86080*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86083*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86086*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86089*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86092*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86095*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86098*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86101*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86104*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86121*/       0, /*End of Scope*/
/*86122*/     /*Scope*/ 80|128,2/*336*/, /*->86460*/
/*86124*/       OPC_CheckChild0Integer, 37|128,47/*6053*/, 
/*86127*/       OPC_RecordChild1, // #0 = $addr
/*86128*/       OPC_Scope, 65, /*->86195*/ // 5 children in Scope
/*86130*/         OPC_CheckChild1Type, MVT::i32,
/*86132*/         OPC_RecordChild2, // #1 = $rsrc
/*86133*/         OPC_RecordChild3, // #2 = $sampler
/*86134*/         OPC_RecordChild4, // #3 = $dmask
/*86135*/         OPC_RecordChild5, // #4 = $unorm
/*86136*/         OPC_RecordChild6, // #5 = $r128
/*86137*/         OPC_RecordChild7, // #6 = $da
/*86138*/         OPC_MoveChild, 8,
/*86140*/         OPC_RecordNode, // #7 = $glc
/*86141*/         OPC_MoveParent,
/*86142*/         OPC_MoveChild, 9,
/*86144*/         OPC_RecordNode, // #8 = $slc
/*86145*/         OPC_MoveParent,
/*86146*/         OPC_MoveChild, 10,
/*86148*/         OPC_RecordNode, // #9 = $tfe
/*86149*/         OPC_MoveParent,
/*86150*/         OPC_MoveChild, 11,
/*86152*/         OPC_RecordNode, // #10 = $lwe
/*86153*/         OPC_MoveParent,
/*86154*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86157*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86160*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86166*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86169*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86172*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86175*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86178*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86195*/       /*Scope*/ 65, /*->86261*/
/*86196*/         OPC_CheckChild1Type, MVT::v2i32,
/*86198*/         OPC_RecordChild2, // #1 = $rsrc
/*86199*/         OPC_RecordChild3, // #2 = $sampler
/*86200*/         OPC_RecordChild4, // #3 = $dmask
/*86201*/         OPC_RecordChild5, // #4 = $unorm
/*86202*/         OPC_RecordChild6, // #5 = $r128
/*86203*/         OPC_RecordChild7, // #6 = $da
/*86204*/         OPC_MoveChild, 8,
/*86206*/         OPC_RecordNode, // #7 = $glc
/*86207*/         OPC_MoveParent,
/*86208*/         OPC_MoveChild, 9,
/*86210*/         OPC_RecordNode, // #8 = $slc
/*86211*/         OPC_MoveParent,
/*86212*/         OPC_MoveChild, 10,
/*86214*/         OPC_RecordNode, // #9 = $tfe
/*86215*/         OPC_MoveParent,
/*86216*/         OPC_MoveChild, 11,
/*86218*/         OPC_RecordNode, // #10 = $lwe
/*86219*/         OPC_MoveParent,
/*86220*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86223*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86226*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86229*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86232*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86235*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86238*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86241*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86244*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86261*/       /*Scope*/ 65, /*->86327*/
/*86262*/         OPC_CheckChild1Type, MVT::v4i32,
/*86264*/         OPC_RecordChild2, // #1 = $rsrc
/*86265*/         OPC_RecordChild3, // #2 = $sampler
/*86266*/         OPC_RecordChild4, // #3 = $dmask
/*86267*/         OPC_RecordChild5, // #4 = $unorm
/*86268*/         OPC_RecordChild6, // #5 = $r128
/*86269*/         OPC_RecordChild7, // #6 = $da
/*86270*/         OPC_MoveChild, 8,
/*86272*/         OPC_RecordNode, // #7 = $glc
/*86273*/         OPC_MoveParent,
/*86274*/         OPC_MoveChild, 9,
/*86276*/         OPC_RecordNode, // #8 = $slc
/*86277*/         OPC_MoveParent,
/*86278*/         OPC_MoveChild, 10,
/*86280*/         OPC_RecordNode, // #9 = $tfe
/*86281*/         OPC_MoveParent,
/*86282*/         OPC_MoveChild, 11,
/*86284*/         OPC_RecordNode, // #10 = $lwe
/*86285*/         OPC_MoveParent,
/*86286*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86295*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86307*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86310*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86327*/       /*Scope*/ 65, /*->86393*/
/*86328*/         OPC_CheckChild1Type, MVT::v8i32,
/*86330*/         OPC_RecordChild2, // #1 = $rsrc
/*86331*/         OPC_RecordChild3, // #2 = $sampler
/*86332*/         OPC_RecordChild4, // #3 = $dmask
/*86333*/         OPC_RecordChild5, // #4 = $unorm
/*86334*/         OPC_RecordChild6, // #5 = $r128
/*86335*/         OPC_RecordChild7, // #6 = $da
/*86336*/         OPC_MoveChild, 8,
/*86338*/         OPC_RecordNode, // #7 = $glc
/*86339*/         OPC_MoveParent,
/*86340*/         OPC_MoveChild, 9,
/*86342*/         OPC_RecordNode, // #8 = $slc
/*86343*/         OPC_MoveParent,
/*86344*/         OPC_MoveChild, 10,
/*86346*/         OPC_RecordNode, // #9 = $tfe
/*86347*/         OPC_MoveParent,
/*86348*/         OPC_MoveChild, 11,
/*86350*/         OPC_RecordNode, // #10 = $lwe
/*86351*/         OPC_MoveParent,
/*86352*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86355*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86358*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86361*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86364*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86367*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86370*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86373*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86376*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86393*/       /*Scope*/ 65, /*->86459*/
/*86394*/         OPC_CheckChild1Type, MVT::v16i32,
/*86396*/         OPC_RecordChild2, // #1 = $rsrc
/*86397*/         OPC_RecordChild3, // #2 = $sampler
/*86398*/         OPC_RecordChild4, // #3 = $dmask
/*86399*/         OPC_RecordChild5, // #4 = $unorm
/*86400*/         OPC_RecordChild6, // #5 = $r128
/*86401*/         OPC_RecordChild7, // #6 = $da
/*86402*/         OPC_MoveChild, 8,
/*86404*/         OPC_RecordNode, // #7 = $glc
/*86405*/         OPC_MoveParent,
/*86406*/         OPC_MoveChild, 9,
/*86408*/         OPC_RecordNode, // #8 = $slc
/*86409*/         OPC_MoveParent,
/*86410*/         OPC_MoveChild, 10,
/*86412*/         OPC_RecordNode, // #9 = $tfe
/*86413*/         OPC_MoveParent,
/*86414*/         OPC_MoveChild, 11,
/*86416*/         OPC_RecordNode, // #10 = $lwe
/*86417*/         OPC_MoveParent,
/*86418*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86427*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86439*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86442*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86459*/       0, /*End of Scope*/
/*86460*/     /*Scope*/ 80|128,2/*336*/, /*->86798*/
/*86462*/       OPC_CheckChild0Integer, 36|128,47/*6052*/, 
/*86465*/       OPC_RecordChild1, // #0 = $addr
/*86466*/       OPC_Scope, 65, /*->86533*/ // 5 children in Scope
/*86468*/         OPC_CheckChild1Type, MVT::i32,
/*86470*/         OPC_RecordChild2, // #1 = $rsrc
/*86471*/         OPC_RecordChild3, // #2 = $sampler
/*86472*/         OPC_RecordChild4, // #3 = $dmask
/*86473*/         OPC_RecordChild5, // #4 = $unorm
/*86474*/         OPC_RecordChild6, // #5 = $r128
/*86475*/         OPC_RecordChild7, // #6 = $da
/*86476*/         OPC_MoveChild, 8,
/*86478*/         OPC_RecordNode, // #7 = $glc
/*86479*/         OPC_MoveParent,
/*86480*/         OPC_MoveChild, 9,
/*86482*/         OPC_RecordNode, // #8 = $slc
/*86483*/         OPC_MoveParent,
/*86484*/         OPC_MoveChild, 10,
/*86486*/         OPC_RecordNode, // #9 = $tfe
/*86487*/         OPC_MoveParent,
/*86488*/         OPC_MoveChild, 11,
/*86490*/         OPC_RecordNode, // #10 = $lwe
/*86491*/         OPC_MoveParent,
/*86492*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86495*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86498*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86501*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86504*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86507*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86510*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86513*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86516*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86533*/       /*Scope*/ 65, /*->86599*/
/*86534*/         OPC_CheckChild1Type, MVT::v2i32,
/*86536*/         OPC_RecordChild2, // #1 = $rsrc
/*86537*/         OPC_RecordChild3, // #2 = $sampler
/*86538*/         OPC_RecordChild4, // #3 = $dmask
/*86539*/         OPC_RecordChild5, // #4 = $unorm
/*86540*/         OPC_RecordChild6, // #5 = $r128
/*86541*/         OPC_RecordChild7, // #6 = $da
/*86542*/         OPC_MoveChild, 8,
/*86544*/         OPC_RecordNode, // #7 = $glc
/*86545*/         OPC_MoveParent,
/*86546*/         OPC_MoveChild, 9,
/*86548*/         OPC_RecordNode, // #8 = $slc
/*86549*/         OPC_MoveParent,
/*86550*/         OPC_MoveChild, 10,
/*86552*/         OPC_RecordNode, // #9 = $tfe
/*86553*/         OPC_MoveParent,
/*86554*/         OPC_MoveChild, 11,
/*86556*/         OPC_RecordNode, // #10 = $lwe
/*86557*/         OPC_MoveParent,
/*86558*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86561*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86564*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86567*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86570*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86573*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86576*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86582*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86599*/       /*Scope*/ 65, /*->86665*/
/*86600*/         OPC_CheckChild1Type, MVT::v4i32,
/*86602*/         OPC_RecordChild2, // #1 = $rsrc
/*86603*/         OPC_RecordChild3, // #2 = $sampler
/*86604*/         OPC_RecordChild4, // #3 = $dmask
/*86605*/         OPC_RecordChild5, // #4 = $unorm
/*86606*/         OPC_RecordChild6, // #5 = $r128
/*86607*/         OPC_RecordChild7, // #6 = $da
/*86608*/         OPC_MoveChild, 8,
/*86610*/         OPC_RecordNode, // #7 = $glc
/*86611*/         OPC_MoveParent,
/*86612*/         OPC_MoveChild, 9,
/*86614*/         OPC_RecordNode, // #8 = $slc
/*86615*/         OPC_MoveParent,
/*86616*/         OPC_MoveChild, 10,
/*86618*/         OPC_RecordNode, // #9 = $tfe
/*86619*/         OPC_MoveParent,
/*86620*/         OPC_MoveChild, 11,
/*86622*/         OPC_RecordNode, // #10 = $lwe
/*86623*/         OPC_MoveParent,
/*86624*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86627*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86630*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86633*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86636*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86639*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86642*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86645*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86648*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86665*/       /*Scope*/ 65, /*->86731*/
/*86666*/         OPC_CheckChild1Type, MVT::v8i32,
/*86668*/         OPC_RecordChild2, // #1 = $rsrc
/*86669*/         OPC_RecordChild3, // #2 = $sampler
/*86670*/         OPC_RecordChild4, // #3 = $dmask
/*86671*/         OPC_RecordChild5, // #4 = $unorm
/*86672*/         OPC_RecordChild6, // #5 = $r128
/*86673*/         OPC_RecordChild7, // #6 = $da
/*86674*/         OPC_MoveChild, 8,
/*86676*/         OPC_RecordNode, // #7 = $glc
/*86677*/         OPC_MoveParent,
/*86678*/         OPC_MoveChild, 9,
/*86680*/         OPC_RecordNode, // #8 = $slc
/*86681*/         OPC_MoveParent,
/*86682*/         OPC_MoveChild, 10,
/*86684*/         OPC_RecordNode, // #9 = $tfe
/*86685*/         OPC_MoveParent,
/*86686*/         OPC_MoveChild, 11,
/*86688*/         OPC_RecordNode, // #10 = $lwe
/*86689*/         OPC_MoveParent,
/*86690*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86693*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86696*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86702*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86705*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86708*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86714*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86731*/       /*Scope*/ 65, /*->86797*/
/*86732*/         OPC_CheckChild1Type, MVT::v16i32,
/*86734*/         OPC_RecordChild2, // #1 = $rsrc
/*86735*/         OPC_RecordChild3, // #2 = $sampler
/*86736*/         OPC_RecordChild4, // #3 = $dmask
/*86737*/         OPC_RecordChild5, // #4 = $unorm
/*86738*/         OPC_RecordChild6, // #5 = $r128
/*86739*/         OPC_RecordChild7, // #6 = $da
/*86740*/         OPC_MoveChild, 8,
/*86742*/         OPC_RecordNode, // #7 = $glc
/*86743*/         OPC_MoveParent,
/*86744*/         OPC_MoveChild, 9,
/*86746*/         OPC_RecordNode, // #8 = $slc
/*86747*/         OPC_MoveParent,
/*86748*/         OPC_MoveChild, 10,
/*86750*/         OPC_RecordNode, // #9 = $tfe
/*86751*/         OPC_MoveParent,
/*86752*/         OPC_MoveChild, 11,
/*86754*/         OPC_RecordNode, // #10 = $lwe
/*86755*/         OPC_MoveParent,
/*86756*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86762*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86765*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86768*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86771*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86774*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86777*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86780*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86797*/       0, /*End of Scope*/
/*86798*/     /*Scope*/ 80|128,2/*336*/, /*->87136*/
/*86800*/       OPC_CheckChild0Integer, 39|128,47/*6055*/, 
/*86803*/       OPC_RecordChild1, // #0 = $addr
/*86804*/       OPC_Scope, 65, /*->86871*/ // 5 children in Scope
/*86806*/         OPC_CheckChild1Type, MVT::i32,
/*86808*/         OPC_RecordChild2, // #1 = $rsrc
/*86809*/         OPC_RecordChild3, // #2 = $sampler
/*86810*/         OPC_RecordChild4, // #3 = $dmask
/*86811*/         OPC_RecordChild5, // #4 = $unorm
/*86812*/         OPC_RecordChild6, // #5 = $r128
/*86813*/         OPC_RecordChild7, // #6 = $da
/*86814*/         OPC_MoveChild, 8,
/*86816*/         OPC_RecordNode, // #7 = $glc
/*86817*/         OPC_MoveParent,
/*86818*/         OPC_MoveChild, 9,
/*86820*/         OPC_RecordNode, // #8 = $slc
/*86821*/         OPC_MoveParent,
/*86822*/         OPC_MoveChild, 10,
/*86824*/         OPC_RecordNode, // #9 = $tfe
/*86825*/         OPC_MoveParent,
/*86826*/         OPC_MoveChild, 11,
/*86828*/         OPC_RecordNode, // #10 = $lwe
/*86829*/         OPC_MoveParent,
/*86830*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86833*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86836*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86839*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86842*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86845*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86848*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86851*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86854*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86871*/       /*Scope*/ 65, /*->86937*/
/*86872*/         OPC_CheckChild1Type, MVT::v2i32,
/*86874*/         OPC_RecordChild2, // #1 = $rsrc
/*86875*/         OPC_RecordChild3, // #2 = $sampler
/*86876*/         OPC_RecordChild4, // #3 = $dmask
/*86877*/         OPC_RecordChild5, // #4 = $unorm
/*86878*/         OPC_RecordChild6, // #5 = $r128
/*86879*/         OPC_RecordChild7, // #6 = $da
/*86880*/         OPC_MoveChild, 8,
/*86882*/         OPC_RecordNode, // #7 = $glc
/*86883*/         OPC_MoveParent,
/*86884*/         OPC_MoveChild, 9,
/*86886*/         OPC_RecordNode, // #8 = $slc
/*86887*/         OPC_MoveParent,
/*86888*/         OPC_MoveChild, 10,
/*86890*/         OPC_RecordNode, // #9 = $tfe
/*86891*/         OPC_MoveParent,
/*86892*/         OPC_MoveChild, 11,
/*86894*/         OPC_RecordNode, // #10 = $lwe
/*86895*/         OPC_MoveParent,
/*86896*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86899*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86902*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86908*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86911*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86914*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86917*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86920*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86937*/       /*Scope*/ 65, /*->87003*/
/*86938*/         OPC_CheckChild1Type, MVT::v4i32,
/*86940*/         OPC_RecordChild2, // #1 = $rsrc
/*86941*/         OPC_RecordChild3, // #2 = $sampler
/*86942*/         OPC_RecordChild4, // #3 = $dmask
/*86943*/         OPC_RecordChild5, // #4 = $unorm
/*86944*/         OPC_RecordChild6, // #5 = $r128
/*86945*/         OPC_RecordChild7, // #6 = $da
/*86946*/         OPC_MoveChild, 8,
/*86948*/         OPC_RecordNode, // #7 = $glc
/*86949*/         OPC_MoveParent,
/*86950*/         OPC_MoveChild, 9,
/*86952*/         OPC_RecordNode, // #8 = $slc
/*86953*/         OPC_MoveParent,
/*86954*/         OPC_MoveChild, 10,
/*86956*/         OPC_RecordNode, // #9 = $tfe
/*86957*/         OPC_MoveParent,
/*86958*/         OPC_MoveChild, 11,
/*86960*/         OPC_RecordNode, // #10 = $lwe
/*86961*/         OPC_MoveParent,
/*86962*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86965*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86968*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86971*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86974*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86977*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86980*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86983*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86986*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87003*/       /*Scope*/ 65, /*->87069*/
/*87004*/         OPC_CheckChild1Type, MVT::v8i32,
/*87006*/         OPC_RecordChild2, // #1 = $rsrc
/*87007*/         OPC_RecordChild3, // #2 = $sampler
/*87008*/         OPC_RecordChild4, // #3 = $dmask
/*87009*/         OPC_RecordChild5, // #4 = $unorm
/*87010*/         OPC_RecordChild6, // #5 = $r128
/*87011*/         OPC_RecordChild7, // #6 = $da
/*87012*/         OPC_MoveChild, 8,
/*87014*/         OPC_RecordNode, // #7 = $glc
/*87015*/         OPC_MoveParent,
/*87016*/         OPC_MoveChild, 9,
/*87018*/         OPC_RecordNode, // #8 = $slc
/*87019*/         OPC_MoveParent,
/*87020*/         OPC_MoveChild, 10,
/*87022*/         OPC_RecordNode, // #9 = $tfe
/*87023*/         OPC_MoveParent,
/*87024*/         OPC_MoveChild, 11,
/*87026*/         OPC_RecordNode, // #10 = $lwe
/*87027*/         OPC_MoveParent,
/*87028*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87031*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87034*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87037*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87040*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87043*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87046*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87052*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87069*/       /*Scope*/ 65, /*->87135*/
/*87070*/         OPC_CheckChild1Type, MVT::v16i32,
/*87072*/         OPC_RecordChild2, // #1 = $rsrc
/*87073*/         OPC_RecordChild3, // #2 = $sampler
/*87074*/         OPC_RecordChild4, // #3 = $dmask
/*87075*/         OPC_RecordChild5, // #4 = $unorm
/*87076*/         OPC_RecordChild6, // #5 = $r128
/*87077*/         OPC_RecordChild7, // #6 = $da
/*87078*/         OPC_MoveChild, 8,
/*87080*/         OPC_RecordNode, // #7 = $glc
/*87081*/         OPC_MoveParent,
/*87082*/         OPC_MoveChild, 9,
/*87084*/         OPC_RecordNode, // #8 = $slc
/*87085*/         OPC_MoveParent,
/*87086*/         OPC_MoveChild, 10,
/*87088*/         OPC_RecordNode, // #9 = $tfe
/*87089*/         OPC_MoveParent,
/*87090*/         OPC_MoveChild, 11,
/*87092*/         OPC_RecordNode, // #10 = $lwe
/*87093*/         OPC_MoveParent,
/*87094*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87115*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87135*/       0, /*End of Scope*/
/*87136*/     /*Scope*/ 80|128,2/*336*/, /*->87474*/
/*87138*/       OPC_CheckChild0Integer, 27|128,47/*6043*/, 
/*87141*/       OPC_RecordChild1, // #0 = $addr
/*87142*/       OPC_Scope, 65, /*->87209*/ // 5 children in Scope
/*87144*/         OPC_CheckChild1Type, MVT::i32,
/*87146*/         OPC_RecordChild2, // #1 = $rsrc
/*87147*/         OPC_RecordChild3, // #2 = $sampler
/*87148*/         OPC_RecordChild4, // #3 = $dmask
/*87149*/         OPC_RecordChild5, // #4 = $unorm
/*87150*/         OPC_RecordChild6, // #5 = $r128
/*87151*/         OPC_RecordChild7, // #6 = $da
/*87152*/         OPC_MoveChild, 8,
/*87154*/         OPC_RecordNode, // #7 = $glc
/*87155*/         OPC_MoveParent,
/*87156*/         OPC_MoveChild, 9,
/*87158*/         OPC_RecordNode, // #8 = $slc
/*87159*/         OPC_MoveParent,
/*87160*/         OPC_MoveChild, 10,
/*87162*/         OPC_RecordNode, // #9 = $tfe
/*87163*/         OPC_MoveParent,
/*87164*/         OPC_MoveChild, 11,
/*87166*/         OPC_RecordNode, // #10 = $lwe
/*87167*/         OPC_MoveParent,
/*87168*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87171*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87177*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87180*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87183*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87186*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87189*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87192*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87209*/       /*Scope*/ 65, /*->87275*/
/*87210*/         OPC_CheckChild1Type, MVT::v2i32,
/*87212*/         OPC_RecordChild2, // #1 = $rsrc
/*87213*/         OPC_RecordChild3, // #2 = $sampler
/*87214*/         OPC_RecordChild4, // #3 = $dmask
/*87215*/         OPC_RecordChild5, // #4 = $unorm
/*87216*/         OPC_RecordChild6, // #5 = $r128
/*87217*/         OPC_RecordChild7, // #6 = $da
/*87218*/         OPC_MoveChild, 8,
/*87220*/         OPC_RecordNode, // #7 = $glc
/*87221*/         OPC_MoveParent,
/*87222*/         OPC_MoveChild, 9,
/*87224*/         OPC_RecordNode, // #8 = $slc
/*87225*/         OPC_MoveParent,
/*87226*/         OPC_MoveChild, 10,
/*87228*/         OPC_RecordNode, // #9 = $tfe
/*87229*/         OPC_MoveParent,
/*87230*/         OPC_MoveChild, 11,
/*87232*/         OPC_RecordNode, // #10 = $lwe
/*87233*/         OPC_MoveParent,
/*87234*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87237*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87240*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87243*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87246*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87249*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87252*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87255*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87258*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87275*/       /*Scope*/ 65, /*->87341*/
/*87276*/         OPC_CheckChild1Type, MVT::v4i32,
/*87278*/         OPC_RecordChild2, // #1 = $rsrc
/*87279*/         OPC_RecordChild3, // #2 = $sampler
/*87280*/         OPC_RecordChild4, // #3 = $dmask
/*87281*/         OPC_RecordChild5, // #4 = $unorm
/*87282*/         OPC_RecordChild6, // #5 = $r128
/*87283*/         OPC_RecordChild7, // #6 = $da
/*87284*/         OPC_MoveChild, 8,
/*87286*/         OPC_RecordNode, // #7 = $glc
/*87287*/         OPC_MoveParent,
/*87288*/         OPC_MoveChild, 9,
/*87290*/         OPC_RecordNode, // #8 = $slc
/*87291*/         OPC_MoveParent,
/*87292*/         OPC_MoveChild, 10,
/*87294*/         OPC_RecordNode, // #9 = $tfe
/*87295*/         OPC_MoveParent,
/*87296*/         OPC_MoveChild, 11,
/*87298*/         OPC_RecordNode, // #10 = $lwe
/*87299*/         OPC_MoveParent,
/*87300*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87303*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87306*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87309*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87312*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87315*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87318*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87321*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87324*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87341*/       /*Scope*/ 65, /*->87407*/
/*87342*/         OPC_CheckChild1Type, MVT::v8i32,
/*87344*/         OPC_RecordChild2, // #1 = $rsrc
/*87345*/         OPC_RecordChild3, // #2 = $sampler
/*87346*/         OPC_RecordChild4, // #3 = $dmask
/*87347*/         OPC_RecordChild5, // #4 = $unorm
/*87348*/         OPC_RecordChild6, // #5 = $r128
/*87349*/         OPC_RecordChild7, // #6 = $da
/*87350*/         OPC_MoveChild, 8,
/*87352*/         OPC_RecordNode, // #7 = $glc
/*87353*/         OPC_MoveParent,
/*87354*/         OPC_MoveChild, 9,
/*87356*/         OPC_RecordNode, // #8 = $slc
/*87357*/         OPC_MoveParent,
/*87358*/         OPC_MoveChild, 10,
/*87360*/         OPC_RecordNode, // #9 = $tfe
/*87361*/         OPC_MoveParent,
/*87362*/         OPC_MoveChild, 11,
/*87364*/         OPC_RecordNode, // #10 = $lwe
/*87365*/         OPC_MoveParent,
/*87366*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87387*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87390*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87407*/       /*Scope*/ 65, /*->87473*/
/*87408*/         OPC_CheckChild1Type, MVT::v16i32,
/*87410*/         OPC_RecordChild2, // #1 = $rsrc
/*87411*/         OPC_RecordChild3, // #2 = $sampler
/*87412*/         OPC_RecordChild4, // #3 = $dmask
/*87413*/         OPC_RecordChild5, // #4 = $unorm
/*87414*/         OPC_RecordChild6, // #5 = $r128
/*87415*/         OPC_RecordChild7, // #6 = $da
/*87416*/         OPC_MoveChild, 8,
/*87418*/         OPC_RecordNode, // #7 = $glc
/*87419*/         OPC_MoveParent,
/*87420*/         OPC_MoveChild, 9,
/*87422*/         OPC_RecordNode, // #8 = $slc
/*87423*/         OPC_MoveParent,
/*87424*/         OPC_MoveChild, 10,
/*87426*/         OPC_RecordNode, // #9 = $tfe
/*87427*/         OPC_MoveParent,
/*87428*/         OPC_MoveChild, 11,
/*87430*/         OPC_RecordNode, // #10 = $lwe
/*87431*/         OPC_MoveParent,
/*87432*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87435*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87438*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87441*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87444*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87447*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87450*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87453*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87456*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87473*/       0, /*End of Scope*/
/*87474*/     /*Scope*/ 80|128,2/*336*/, /*->87812*/
/*87476*/       OPC_CheckChild0Integer, 26|128,47/*6042*/, 
/*87479*/       OPC_RecordChild1, // #0 = $addr
/*87480*/       OPC_Scope, 65, /*->87547*/ // 5 children in Scope
/*87482*/         OPC_CheckChild1Type, MVT::i32,
/*87484*/         OPC_RecordChild2, // #1 = $rsrc
/*87485*/         OPC_RecordChild3, // #2 = $sampler
/*87486*/         OPC_RecordChild4, // #3 = $dmask
/*87487*/         OPC_RecordChild5, // #4 = $unorm
/*87488*/         OPC_RecordChild6, // #5 = $r128
/*87489*/         OPC_RecordChild7, // #6 = $da
/*87490*/         OPC_MoveChild, 8,
/*87492*/         OPC_RecordNode, // #7 = $glc
/*87493*/         OPC_MoveParent,
/*87494*/         OPC_MoveChild, 9,
/*87496*/         OPC_RecordNode, // #8 = $slc
/*87497*/         OPC_MoveParent,
/*87498*/         OPC_MoveChild, 10,
/*87500*/         OPC_RecordNode, // #9 = $tfe
/*87501*/         OPC_MoveParent,
/*87502*/         OPC_MoveChild, 11,
/*87504*/         OPC_RecordNode, // #10 = $lwe
/*87505*/         OPC_MoveParent,
/*87506*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87515*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87527*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87530*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87547*/       /*Scope*/ 65, /*->87613*/
/*87548*/         OPC_CheckChild1Type, MVT::v2i32,
/*87550*/         OPC_RecordChild2, // #1 = $rsrc
/*87551*/         OPC_RecordChild3, // #2 = $sampler
/*87552*/         OPC_RecordChild4, // #3 = $dmask
/*87553*/         OPC_RecordChild5, // #4 = $unorm
/*87554*/         OPC_RecordChild6, // #5 = $r128
/*87555*/         OPC_RecordChild7, // #6 = $da
/*87556*/         OPC_MoveChild, 8,
/*87558*/         OPC_RecordNode, // #7 = $glc
/*87559*/         OPC_MoveParent,
/*87560*/         OPC_MoveChild, 9,
/*87562*/         OPC_RecordNode, // #8 = $slc
/*87563*/         OPC_MoveParent,
/*87564*/         OPC_MoveChild, 10,
/*87566*/         OPC_RecordNode, // #9 = $tfe
/*87567*/         OPC_MoveParent,
/*87568*/         OPC_MoveChild, 11,
/*87570*/         OPC_RecordNode, // #10 = $lwe
/*87571*/         OPC_MoveParent,
/*87572*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87575*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87578*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87581*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87584*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87587*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87590*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87593*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87596*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87613*/       /*Scope*/ 65, /*->87679*/
/*87614*/         OPC_CheckChild1Type, MVT::v4i32,
/*87616*/         OPC_RecordChild2, // #1 = $rsrc
/*87617*/         OPC_RecordChild3, // #2 = $sampler
/*87618*/         OPC_RecordChild4, // #3 = $dmask
/*87619*/         OPC_RecordChild5, // #4 = $unorm
/*87620*/         OPC_RecordChild6, // #5 = $r128
/*87621*/         OPC_RecordChild7, // #6 = $da
/*87622*/         OPC_MoveChild, 8,
/*87624*/         OPC_RecordNode, // #7 = $glc
/*87625*/         OPC_MoveParent,
/*87626*/         OPC_MoveChild, 9,
/*87628*/         OPC_RecordNode, // #8 = $slc
/*87629*/         OPC_MoveParent,
/*87630*/         OPC_MoveChild, 10,
/*87632*/         OPC_RecordNode, // #9 = $tfe
/*87633*/         OPC_MoveParent,
/*87634*/         OPC_MoveChild, 11,
/*87636*/         OPC_RecordNode, // #10 = $lwe
/*87637*/         OPC_MoveParent,
/*87638*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87641*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87644*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87647*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87650*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87653*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87656*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87662*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87679*/       /*Scope*/ 65, /*->87745*/
/*87680*/         OPC_CheckChild1Type, MVT::v8i32,
/*87682*/         OPC_RecordChild2, // #1 = $rsrc
/*87683*/         OPC_RecordChild3, // #2 = $sampler
/*87684*/         OPC_RecordChild4, // #3 = $dmask
/*87685*/         OPC_RecordChild5, // #4 = $unorm
/*87686*/         OPC_RecordChild6, // #5 = $r128
/*87687*/         OPC_RecordChild7, // #6 = $da
/*87688*/         OPC_MoveChild, 8,
/*87690*/         OPC_RecordNode, // #7 = $glc
/*87691*/         OPC_MoveParent,
/*87692*/         OPC_MoveChild, 9,
/*87694*/         OPC_RecordNode, // #8 = $slc
/*87695*/         OPC_MoveParent,
/*87696*/         OPC_MoveChild, 10,
/*87698*/         OPC_RecordNode, // #9 = $tfe
/*87699*/         OPC_MoveParent,
/*87700*/         OPC_MoveChild, 11,
/*87702*/         OPC_RecordNode, // #10 = $lwe
/*87703*/         OPC_MoveParent,
/*87704*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87707*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87710*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87716*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87719*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87722*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87725*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87728*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87745*/       /*Scope*/ 65, /*->87811*/
/*87746*/         OPC_CheckChild1Type, MVT::v16i32,
/*87748*/         OPC_RecordChild2, // #1 = $rsrc
/*87749*/         OPC_RecordChild3, // #2 = $sampler
/*87750*/         OPC_RecordChild4, // #3 = $dmask
/*87751*/         OPC_RecordChild5, // #4 = $unorm
/*87752*/         OPC_RecordChild6, // #5 = $r128
/*87753*/         OPC_RecordChild7, // #6 = $da
/*87754*/         OPC_MoveChild, 8,
/*87756*/         OPC_RecordNode, // #7 = $glc
/*87757*/         OPC_MoveParent,
/*87758*/         OPC_MoveChild, 9,
/*87760*/         OPC_RecordNode, // #8 = $slc
/*87761*/         OPC_MoveParent,
/*87762*/         OPC_MoveChild, 10,
/*87764*/         OPC_RecordNode, // #9 = $tfe
/*87765*/         OPC_MoveParent,
/*87766*/         OPC_MoveChild, 11,
/*87768*/         OPC_RecordNode, // #10 = $lwe
/*87769*/         OPC_MoveParent,
/*87770*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87773*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87776*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87779*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87782*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87785*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87788*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87791*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87794*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87811*/       0, /*End of Scope*/
/*87812*/     /*Scope*/ 80|128,2/*336*/, /*->88150*/
/*87814*/       OPC_CheckChild0Integer, 41|128,47/*6057*/, 
/*87817*/       OPC_RecordChild1, // #0 = $addr
/*87818*/       OPC_Scope, 65, /*->87885*/ // 5 children in Scope
/*87820*/         OPC_CheckChild1Type, MVT::i32,
/*87822*/         OPC_RecordChild2, // #1 = $rsrc
/*87823*/         OPC_RecordChild3, // #2 = $sampler
/*87824*/         OPC_RecordChild4, // #3 = $dmask
/*87825*/         OPC_RecordChild5, // #4 = $unorm
/*87826*/         OPC_RecordChild6, // #5 = $r128
/*87827*/         OPC_RecordChild7, // #6 = $da
/*87828*/         OPC_MoveChild, 8,
/*87830*/         OPC_RecordNode, // #7 = $glc
/*87831*/         OPC_MoveParent,
/*87832*/         OPC_MoveChild, 9,
/*87834*/         OPC_RecordNode, // #8 = $slc
/*87835*/         OPC_MoveParent,
/*87836*/         OPC_MoveChild, 10,
/*87838*/         OPC_RecordNode, // #9 = $tfe
/*87839*/         OPC_MoveParent,
/*87840*/         OPC_MoveChild, 11,
/*87842*/         OPC_RecordNode, // #10 = $lwe
/*87843*/         OPC_MoveParent,
/*87844*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87847*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87850*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87853*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87856*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87859*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87862*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87865*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87868*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87885*/       /*Scope*/ 65, /*->87951*/
/*87886*/         OPC_CheckChild1Type, MVT::v2i32,
/*87888*/         OPC_RecordChild2, // #1 = $rsrc
/*87889*/         OPC_RecordChild3, // #2 = $sampler
/*87890*/         OPC_RecordChild4, // #3 = $dmask
/*87891*/         OPC_RecordChild5, // #4 = $unorm
/*87892*/         OPC_RecordChild6, // #5 = $r128
/*87893*/         OPC_RecordChild7, // #6 = $da
/*87894*/         OPC_MoveChild, 8,
/*87896*/         OPC_RecordNode, // #7 = $glc
/*87897*/         OPC_MoveParent,
/*87898*/         OPC_MoveChild, 9,
/*87900*/         OPC_RecordNode, // #8 = $slc
/*87901*/         OPC_MoveParent,
/*87902*/         OPC_MoveChild, 10,
/*87904*/         OPC_RecordNode, // #9 = $tfe
/*87905*/         OPC_MoveParent,
/*87906*/         OPC_MoveChild, 11,
/*87908*/         OPC_RecordNode, // #10 = $lwe
/*87909*/         OPC_MoveParent,
/*87910*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87913*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87916*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87919*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87922*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87925*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87928*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87931*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87934*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87951*/       /*Scope*/ 65, /*->88017*/
/*87952*/         OPC_CheckChild1Type, MVT::v4i32,
/*87954*/         OPC_RecordChild2, // #1 = $rsrc
/*87955*/         OPC_RecordChild3, // #2 = $sampler
/*87956*/         OPC_RecordChild4, // #3 = $dmask
/*87957*/         OPC_RecordChild5, // #4 = $unorm
/*87958*/         OPC_RecordChild6, // #5 = $r128
/*87959*/         OPC_RecordChild7, // #6 = $da
/*87960*/         OPC_MoveChild, 8,
/*87962*/         OPC_RecordNode, // #7 = $glc
/*87963*/         OPC_MoveParent,
/*87964*/         OPC_MoveChild, 9,
/*87966*/         OPC_RecordNode, // #8 = $slc
/*87967*/         OPC_MoveParent,
/*87968*/         OPC_MoveChild, 10,
/*87970*/         OPC_RecordNode, // #9 = $tfe
/*87971*/         OPC_MoveParent,
/*87972*/         OPC_MoveChild, 11,
/*87974*/         OPC_RecordNode, // #10 = $lwe
/*87975*/         OPC_MoveParent,
/*87976*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87979*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87982*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87985*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87988*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87991*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87994*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87997*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88000*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88017*/       /*Scope*/ 65, /*->88083*/
/*88018*/         OPC_CheckChild1Type, MVT::v8i32,
/*88020*/         OPC_RecordChild2, // #1 = $rsrc
/*88021*/         OPC_RecordChild3, // #2 = $sampler
/*88022*/         OPC_RecordChild4, // #3 = $dmask
/*88023*/         OPC_RecordChild5, // #4 = $unorm
/*88024*/         OPC_RecordChild6, // #5 = $r128
/*88025*/         OPC_RecordChild7, // #6 = $da
/*88026*/         OPC_MoveChild, 8,
/*88028*/         OPC_RecordNode, // #7 = $glc
/*88029*/         OPC_MoveParent,
/*88030*/         OPC_MoveChild, 9,
/*88032*/         OPC_RecordNode, // #8 = $slc
/*88033*/         OPC_MoveParent,
/*88034*/         OPC_MoveChild, 10,
/*88036*/         OPC_RecordNode, // #9 = $tfe
/*88037*/         OPC_MoveParent,
/*88038*/         OPC_MoveChild, 11,
/*88040*/         OPC_RecordNode, // #10 = $lwe
/*88041*/         OPC_MoveParent,
/*88042*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88045*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88048*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88054*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88057*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88060*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88063*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88066*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88083*/       /*Scope*/ 65, /*->88149*/
/*88084*/         OPC_CheckChild1Type, MVT::v16i32,
/*88086*/         OPC_RecordChild2, // #1 = $rsrc
/*88087*/         OPC_RecordChild3, // #2 = $sampler
/*88088*/         OPC_RecordChild4, // #3 = $dmask
/*88089*/         OPC_RecordChild5, // #4 = $unorm
/*88090*/         OPC_RecordChild6, // #5 = $r128
/*88091*/         OPC_RecordChild7, // #6 = $da
/*88092*/         OPC_MoveChild, 8,
/*88094*/         OPC_RecordNode, // #7 = $glc
/*88095*/         OPC_MoveParent,
/*88096*/         OPC_MoveChild, 9,
/*88098*/         OPC_RecordNode, // #8 = $slc
/*88099*/         OPC_MoveParent,
/*88100*/         OPC_MoveChild, 10,
/*88102*/         OPC_RecordNode, // #9 = $tfe
/*88103*/         OPC_MoveParent,
/*88104*/         OPC_MoveChild, 11,
/*88106*/         OPC_RecordNode, // #10 = $lwe
/*88107*/         OPC_MoveParent,
/*88108*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88111*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88114*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88117*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88120*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88123*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88126*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88129*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6057:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88149*/       0, /*End of Scope*/
/*88150*/     /*Scope*/ 80|128,2/*336*/, /*->88488*/
/*88152*/       OPC_CheckChild0Integer, 31|128,47/*6047*/, 
/*88155*/       OPC_RecordChild1, // #0 = $addr
/*88156*/       OPC_Scope, 65, /*->88223*/ // 5 children in Scope
/*88158*/         OPC_CheckChild1Type, MVT::i32,
/*88160*/         OPC_RecordChild2, // #1 = $rsrc
/*88161*/         OPC_RecordChild3, // #2 = $sampler
/*88162*/         OPC_RecordChild4, // #3 = $dmask
/*88163*/         OPC_RecordChild5, // #4 = $unorm
/*88164*/         OPC_RecordChild6, // #5 = $r128
/*88165*/         OPC_RecordChild7, // #6 = $da
/*88166*/         OPC_MoveChild, 8,
/*88168*/         OPC_RecordNode, // #7 = $glc
/*88169*/         OPC_MoveParent,
/*88170*/         OPC_MoveChild, 9,
/*88172*/         OPC_RecordNode, // #8 = $slc
/*88173*/         OPC_MoveParent,
/*88174*/         OPC_MoveChild, 10,
/*88176*/         OPC_RecordNode, // #9 = $tfe
/*88177*/         OPC_MoveParent,
/*88178*/         OPC_MoveChild, 11,
/*88180*/         OPC_RecordNode, // #10 = $lwe
/*88181*/         OPC_MoveParent,
/*88182*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88185*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88188*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88191*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88194*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88197*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88200*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88203*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88206*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88223*/       /*Scope*/ 65, /*->88289*/
/*88224*/         OPC_CheckChild1Type, MVT::v2i32,
/*88226*/         OPC_RecordChild2, // #1 = $rsrc
/*88227*/         OPC_RecordChild3, // #2 = $sampler
/*88228*/         OPC_RecordChild4, // #3 = $dmask
/*88229*/         OPC_RecordChild5, // #4 = $unorm
/*88230*/         OPC_RecordChild6, // #5 = $r128
/*88231*/         OPC_RecordChild7, // #6 = $da
/*88232*/         OPC_MoveChild, 8,
/*88234*/         OPC_RecordNode, // #7 = $glc
/*88235*/         OPC_MoveParent,
/*88236*/         OPC_MoveChild, 9,
/*88238*/         OPC_RecordNode, // #8 = $slc
/*88239*/         OPC_MoveParent,
/*88240*/         OPC_MoveChild, 10,
/*88242*/         OPC_RecordNode, // #9 = $tfe
/*88243*/         OPC_MoveParent,
/*88244*/         OPC_MoveChild, 11,
/*88246*/         OPC_RecordNode, // #10 = $lwe
/*88247*/         OPC_MoveParent,
/*88248*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88269*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88272*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88289*/       /*Scope*/ 65, /*->88355*/
/*88290*/         OPC_CheckChild1Type, MVT::v4i32,
/*88292*/         OPC_RecordChild2, // #1 = $rsrc
/*88293*/         OPC_RecordChild3, // #2 = $sampler
/*88294*/         OPC_RecordChild4, // #3 = $dmask
/*88295*/         OPC_RecordChild5, // #4 = $unorm
/*88296*/         OPC_RecordChild6, // #5 = $r128
/*88297*/         OPC_RecordChild7, // #6 = $da
/*88298*/         OPC_MoveChild, 8,
/*88300*/         OPC_RecordNode, // #7 = $glc
/*88301*/         OPC_MoveParent,
/*88302*/         OPC_MoveChild, 9,
/*88304*/         OPC_RecordNode, // #8 = $slc
/*88305*/         OPC_MoveParent,
/*88306*/         OPC_MoveChild, 10,
/*88308*/         OPC_RecordNode, // #9 = $tfe
/*88309*/         OPC_MoveParent,
/*88310*/         OPC_MoveChild, 11,
/*88312*/         OPC_RecordNode, // #10 = $lwe
/*88313*/         OPC_MoveParent,
/*88314*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88323*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88335*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88338*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88355*/       /*Scope*/ 65, /*->88421*/
/*88356*/         OPC_CheckChild1Type, MVT::v8i32,
/*88358*/         OPC_RecordChild2, // #1 = $rsrc
/*88359*/         OPC_RecordChild3, // #2 = $sampler
/*88360*/         OPC_RecordChild4, // #3 = $dmask
/*88361*/         OPC_RecordChild5, // #4 = $unorm
/*88362*/         OPC_RecordChild6, // #5 = $r128
/*88363*/         OPC_RecordChild7, // #6 = $da
/*88364*/         OPC_MoveChild, 8,
/*88366*/         OPC_RecordNode, // #7 = $glc
/*88367*/         OPC_MoveParent,
/*88368*/         OPC_MoveChild, 9,
/*88370*/         OPC_RecordNode, // #8 = $slc
/*88371*/         OPC_MoveParent,
/*88372*/         OPC_MoveChild, 10,
/*88374*/         OPC_RecordNode, // #9 = $tfe
/*88375*/         OPC_MoveParent,
/*88376*/         OPC_MoveChild, 11,
/*88378*/         OPC_RecordNode, // #10 = $lwe
/*88379*/         OPC_MoveParent,
/*88380*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88383*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88386*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88389*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88392*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88395*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88398*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88401*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88404*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88421*/       /*Scope*/ 65, /*->88487*/
/*88422*/         OPC_CheckChild1Type, MVT::v16i32,
/*88424*/         OPC_RecordChild2, // #1 = $rsrc
/*88425*/         OPC_RecordChild3, // #2 = $sampler
/*88426*/         OPC_RecordChild4, // #3 = $dmask
/*88427*/         OPC_RecordChild5, // #4 = $unorm
/*88428*/         OPC_RecordChild6, // #5 = $r128
/*88429*/         OPC_RecordChild7, // #6 = $da
/*88430*/         OPC_MoveChild, 8,
/*88432*/         OPC_RecordNode, // #7 = $glc
/*88433*/         OPC_MoveParent,
/*88434*/         OPC_MoveChild, 9,
/*88436*/         OPC_RecordNode, // #8 = $slc
/*88437*/         OPC_MoveParent,
/*88438*/         OPC_MoveChild, 10,
/*88440*/         OPC_RecordNode, // #9 = $tfe
/*88441*/         OPC_MoveParent,
/*88442*/         OPC_MoveChild, 11,
/*88444*/         OPC_RecordNode, // #10 = $lwe
/*88445*/         OPC_MoveParent,
/*88446*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88487*/       0, /*End of Scope*/
/*88488*/     /*Scope*/ 80|128,2/*336*/, /*->88826*/
/*88490*/       OPC_CheckChild0Integer, 30|128,47/*6046*/, 
/*88493*/       OPC_RecordChild1, // #0 = $addr
/*88494*/       OPC_Scope, 65, /*->88561*/ // 5 children in Scope
/*88496*/         OPC_CheckChild1Type, MVT::i32,
/*88498*/         OPC_RecordChild2, // #1 = $rsrc
/*88499*/         OPC_RecordChild3, // #2 = $sampler
/*88500*/         OPC_RecordChild4, // #3 = $dmask
/*88501*/         OPC_RecordChild5, // #4 = $unorm
/*88502*/         OPC_RecordChild6, // #5 = $r128
/*88503*/         OPC_RecordChild7, // #6 = $da
/*88504*/         OPC_MoveChild, 8,
/*88506*/         OPC_RecordNode, // #7 = $glc
/*88507*/         OPC_MoveParent,
/*88508*/         OPC_MoveChild, 9,
/*88510*/         OPC_RecordNode, // #8 = $slc
/*88511*/         OPC_MoveParent,
/*88512*/         OPC_MoveChild, 10,
/*88514*/         OPC_RecordNode, // #9 = $tfe
/*88515*/         OPC_MoveParent,
/*88516*/         OPC_MoveChild, 11,
/*88518*/         OPC_RecordNode, // #10 = $lwe
/*88519*/         OPC_MoveParent,
/*88520*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88523*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88526*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88529*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88532*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88535*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88538*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88541*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88544*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88561*/       /*Scope*/ 65, /*->88627*/
/*88562*/         OPC_CheckChild1Type, MVT::v2i32,
/*88564*/         OPC_RecordChild2, // #1 = $rsrc
/*88565*/         OPC_RecordChild3, // #2 = $sampler
/*88566*/         OPC_RecordChild4, // #3 = $dmask
/*88567*/         OPC_RecordChild5, // #4 = $unorm
/*88568*/         OPC_RecordChild6, // #5 = $r128
/*88569*/         OPC_RecordChild7, // #6 = $da
/*88570*/         OPC_MoveChild, 8,
/*88572*/         OPC_RecordNode, // #7 = $glc
/*88573*/         OPC_MoveParent,
/*88574*/         OPC_MoveChild, 9,
/*88576*/         OPC_RecordNode, // #8 = $slc
/*88577*/         OPC_MoveParent,
/*88578*/         OPC_MoveChild, 10,
/*88580*/         OPC_RecordNode, // #9 = $tfe
/*88581*/         OPC_MoveParent,
/*88582*/         OPC_MoveChild, 11,
/*88584*/         OPC_RecordNode, // #10 = $lwe
/*88585*/         OPC_MoveParent,
/*88586*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88589*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88592*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88595*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88598*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88601*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88604*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88607*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88610*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88627*/       /*Scope*/ 65, /*->88693*/
/*88628*/         OPC_CheckChild1Type, MVT::v4i32,
/*88630*/         OPC_RecordChild2, // #1 = $rsrc
/*88631*/         OPC_RecordChild3, // #2 = $sampler
/*88632*/         OPC_RecordChild4, // #3 = $dmask
/*88633*/         OPC_RecordChild5, // #4 = $unorm
/*88634*/         OPC_RecordChild6, // #5 = $r128
/*88635*/         OPC_RecordChild7, // #6 = $da
/*88636*/         OPC_MoveChild, 8,
/*88638*/         OPC_RecordNode, // #7 = $glc
/*88639*/         OPC_MoveParent,
/*88640*/         OPC_MoveChild, 9,
/*88642*/         OPC_RecordNode, // #8 = $slc
/*88643*/         OPC_MoveParent,
/*88644*/         OPC_MoveChild, 10,
/*88646*/         OPC_RecordNode, // #9 = $tfe
/*88647*/         OPC_MoveParent,
/*88648*/         OPC_MoveChild, 11,
/*88650*/         OPC_RecordNode, // #10 = $lwe
/*88651*/         OPC_MoveParent,
/*88652*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88655*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88658*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88661*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88664*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88667*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88670*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88673*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88676*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88693*/       /*Scope*/ 65, /*->88759*/
/*88694*/         OPC_CheckChild1Type, MVT::v8i32,
/*88696*/         OPC_RecordChild2, // #1 = $rsrc
/*88697*/         OPC_RecordChild3, // #2 = $sampler
/*88698*/         OPC_RecordChild4, // #3 = $dmask
/*88699*/         OPC_RecordChild5, // #4 = $unorm
/*88700*/         OPC_RecordChild6, // #5 = $r128
/*88701*/         OPC_RecordChild7, // #6 = $da
/*88702*/         OPC_MoveChild, 8,
/*88704*/         OPC_RecordNode, // #7 = $glc
/*88705*/         OPC_MoveParent,
/*88706*/         OPC_MoveChild, 9,
/*88708*/         OPC_RecordNode, // #8 = $slc
/*88709*/         OPC_MoveParent,
/*88710*/         OPC_MoveChild, 10,
/*88712*/         OPC_RecordNode, // #9 = $tfe
/*88713*/         OPC_MoveParent,
/*88714*/         OPC_MoveChild, 11,
/*88716*/         OPC_RecordNode, // #10 = $lwe
/*88717*/         OPC_MoveParent,
/*88718*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88742*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88759*/       /*Scope*/ 65, /*->88825*/
/*88760*/         OPC_CheckChild1Type, MVT::v16i32,
/*88762*/         OPC_RecordChild2, // #1 = $rsrc
/*88763*/         OPC_RecordChild3, // #2 = $sampler
/*88764*/         OPC_RecordChild4, // #3 = $dmask
/*88765*/         OPC_RecordChild5, // #4 = $unorm
/*88766*/         OPC_RecordChild6, // #5 = $r128
/*88767*/         OPC_RecordChild7, // #6 = $da
/*88768*/         OPC_MoveChild, 8,
/*88770*/         OPC_RecordNode, // #7 = $glc
/*88771*/         OPC_MoveParent,
/*88772*/         OPC_MoveChild, 9,
/*88774*/         OPC_RecordNode, // #8 = $slc
/*88775*/         OPC_MoveParent,
/*88776*/         OPC_MoveChild, 10,
/*88778*/         OPC_RecordNode, // #9 = $tfe
/*88779*/         OPC_MoveParent,
/*88780*/         OPC_MoveChild, 11,
/*88782*/         OPC_RecordNode, // #10 = $lwe
/*88783*/         OPC_MoveParent,
/*88784*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88787*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88790*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88793*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88796*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88799*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88802*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88808*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88825*/       0, /*End of Scope*/
/*88826*/     /*Scope*/ 76|128,1/*204*/, /*->89032*/
/*88828*/       OPC_CheckChild0Integer, 14|128,47/*6030*/, 
/*88831*/       OPC_RecordChild1, // #0 = $addr
/*88832*/       OPC_Scope, 65, /*->88899*/ // 3 children in Scope
/*88834*/         OPC_CheckChild1Type, MVT::i32,
/*88836*/         OPC_RecordChild2, // #1 = $rsrc
/*88837*/         OPC_RecordChild3, // #2 = $sampler
/*88838*/         OPC_RecordChild4, // #3 = $dmask
/*88839*/         OPC_RecordChild5, // #4 = $unorm
/*88840*/         OPC_RecordChild6, // #5 = $r128
/*88841*/         OPC_RecordChild7, // #6 = $da
/*88842*/         OPC_MoveChild, 8,
/*88844*/         OPC_RecordNode, // #7 = $glc
/*88845*/         OPC_MoveParent,
/*88846*/         OPC_MoveChild, 9,
/*88848*/         OPC_RecordNode, // #8 = $slc
/*88849*/         OPC_MoveParent,
/*88850*/         OPC_MoveChild, 10,
/*88852*/         OPC_RecordNode, // #9 = $tfe
/*88853*/         OPC_MoveParent,
/*88854*/         OPC_MoveChild, 11,
/*88856*/         OPC_RecordNode, // #10 = $lwe
/*88857*/         OPC_MoveParent,
/*88858*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88867*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88879*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88882*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6030:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88899*/       /*Scope*/ 65, /*->88965*/
/*88900*/         OPC_CheckChild1Type, MVT::v2i32,
/*88902*/         OPC_RecordChild2, // #1 = $rsrc
/*88903*/         OPC_RecordChild3, // #2 = $sampler
/*88904*/         OPC_RecordChild4, // #3 = $dmask
/*88905*/         OPC_RecordChild5, // #4 = $unorm
/*88906*/         OPC_RecordChild6, // #5 = $r128
/*88907*/         OPC_RecordChild7, // #6 = $da
/*88908*/         OPC_MoveChild, 8,
/*88910*/         OPC_RecordNode, // #7 = $glc
/*88911*/         OPC_MoveParent,
/*88912*/         OPC_MoveChild, 9,
/*88914*/         OPC_RecordNode, // #8 = $slc
/*88915*/         OPC_MoveParent,
/*88916*/         OPC_MoveChild, 10,
/*88918*/         OPC_RecordNode, // #9 = $tfe
/*88919*/         OPC_MoveParent,
/*88920*/         OPC_MoveChild, 11,
/*88922*/         OPC_RecordNode, // #10 = $lwe
/*88923*/         OPC_MoveParent,
/*88924*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88927*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88930*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88936*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88939*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88942*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88945*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88948*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6030:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88965*/       /*Scope*/ 65, /*->89031*/
/*88966*/         OPC_CheckChild1Type, MVT::v4i32,
/*88968*/         OPC_RecordChild2, // #1 = $rsrc
/*88969*/         OPC_RecordChild3, // #2 = $sampler
/*88970*/         OPC_RecordChild4, // #3 = $dmask
/*88971*/         OPC_RecordChild5, // #4 = $unorm
/*88972*/         OPC_RecordChild6, // #5 = $r128
/*88973*/         OPC_RecordChild7, // #6 = $da
/*88974*/         OPC_MoveChild, 8,
/*88976*/         OPC_RecordNode, // #7 = $glc
/*88977*/         OPC_MoveParent,
/*88978*/         OPC_MoveChild, 9,
/*88980*/         OPC_RecordNode, // #8 = $slc
/*88981*/         OPC_MoveParent,
/*88982*/         OPC_MoveChild, 10,
/*88984*/         OPC_RecordNode, // #9 = $tfe
/*88985*/         OPC_MoveParent,
/*88986*/         OPC_MoveChild, 11,
/*88988*/         OPC_RecordNode, // #10 = $lwe
/*88989*/         OPC_MoveParent,
/*88990*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88993*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88996*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88999*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89002*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89005*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89008*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6030:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89031*/       0, /*End of Scope*/
/*89032*/     0, /*End of Scope*/
/*89033*/   /*SwitchOpcode*/ 47|128,2/*303*/, TARGET_VAL(ISD::SHL),// ->89340
/*89037*/     OPC_Scope, 41, /*->89080*/ // 2 children in Scope
/*89039*/       OPC_MoveChild0,
/*89040*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*89043*/       OPC_MoveChild0,
/*89044*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*89047*/       OPC_CheckChild0Integer, 1, 
/*89049*/       OPC_RecordChild1, // #0 = $a
/*89050*/       OPC_CheckChild1Type, MVT::i32,
/*89052*/       OPC_MoveParent,
/*89053*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89064*/       OPC_MoveParent,
/*89065*/       OPC_RecordChild1, // #1 = $b
/*89066*/       OPC_CheckChild1Type, MVT::i32,
/*89068*/       OPC_CheckType, MVT::i32,
/*89070*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89072*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*89080*/     /*Scope*/ 1|128,2/*257*/, /*->89339*/
/*89082*/       OPC_RecordChild0, // #0 = $src0
/*89083*/       OPC_RecordChild1, // #1 = $src1
/*89084*/       OPC_Scope, 108|128,1/*236*/, /*->89323*/ // 2 children in Scope
/*89087*/         OPC_CheckChild1Type, MVT::i32,
/*89089*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->89309
/*89093*/           OPC_Scope, 11, /*->89106*/ // 3 children in Scope
/*89095*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89097*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*89106*/           /*Scope*/ 100, /*->89207*/
/*89107*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*89109*/             OPC_EmitInteger, MVT::i32, 0, 
/*89112*/             OPC_EmitInteger, MVT::i32, 0, 
/*89115*/             OPC_EmitInteger, MVT::i32, 1, 
/*89118*/             OPC_EmitInteger, MVT::i32, 0, 
/*89121*/             OPC_EmitInteger, MVT::i32, 0, 
/*89124*/             OPC_EmitInteger, MVT::i32, 0, 
/*89127*/             OPC_EmitInteger, MVT::i32, 0, 
/*89130*/             OPC_EmitInteger, MVT::i32, 0, 
/*89133*/             OPC_EmitInteger, MVT::i32, 0, 
/*89136*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89148*/             OPC_EmitInteger, MVT::i32, 0, 
/*89151*/             OPC_EmitInteger, MVT::i32, 0, 
/*89154*/             OPC_EmitInteger, MVT::i32, 0, 
/*89157*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89169*/             OPC_EmitInteger, MVT::i32, 1, 
/*89172*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89175*/             OPC_EmitInteger, MVT::i32, 0, 
/*89178*/             OPC_EmitInteger, MVT::i32, 0, 
/*89181*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*89207*/           /*Scope*/ 100, /*->89308*/
/*89208*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89210*/             OPC_EmitInteger, MVT::i32, 0, 
/*89213*/             OPC_EmitInteger, MVT::i32, 0, 
/*89216*/             OPC_EmitInteger, MVT::i32, 1, 
/*89219*/             OPC_EmitInteger, MVT::i32, 0, 
/*89222*/             OPC_EmitInteger, MVT::i32, 0, 
/*89225*/             OPC_EmitInteger, MVT::i32, 0, 
/*89228*/             OPC_EmitInteger, MVT::i32, 0, 
/*89231*/             OPC_EmitInteger, MVT::i32, 0, 
/*89234*/             OPC_EmitInteger, MVT::i32, 0, 
/*89237*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89249*/             OPC_EmitInteger, MVT::i32, 0, 
/*89252*/             OPC_EmitInteger, MVT::i32, 0, 
/*89255*/             OPC_EmitInteger, MVT::i32, 0, 
/*89258*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89270*/             OPC_EmitInteger, MVT::i32, 1, 
/*89273*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89276*/             OPC_EmitInteger, MVT::i32, 0, 
/*89279*/             OPC_EmitInteger, MVT::i32, 0, 
/*89282*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*89308*/           0, /*End of Scope*/
/*89309*/         /*SwitchType*/ 11, MVT::i64,// ->89322
/*89311*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89313*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*89322*/         0, // EndSwitchType
/*89323*/       /*Scope*/ 14, /*->89338*/
/*89324*/         OPC_CheckChild1Type, MVT::i16,
/*89326*/         OPC_CheckType, MVT::i16,
/*89328*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*89330*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*89338*/       0, /*End of Scope*/
/*89339*/     0, /*End of Scope*/
/*89340*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->94448
/*89344*/     OPC_Scope, 75|128,38/*4939*/, /*->94286*/ // 2 children in Scope
/*89347*/       OPC_MoveChild0,
/*89348*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89351*/       OPC_Scope, 57|128,2/*313*/, /*->89667*/ // 8 children in Scope
/*89354*/         OPC_RecordChild0, // #0 = $y
/*89355*/         OPC_Scope, 119|128,1/*247*/, /*->89605*/ // 2 children in Scope
/*89358*/           OPC_RecordChild1, // #1 = $x
/*89359*/           OPC_MoveParent,
/*89360*/           OPC_MoveChild1,
/*89361*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89364*/           OPC_Scope, 7|128,1/*135*/, /*->89502*/ // 4 children in Scope
/*89367*/             OPC_RecordChild0, // #2 = $z
/*89368*/             OPC_MoveChild1,
/*89369*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89372*/             OPC_CheckChild0Same, 1,
/*89374*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89385*/             OPC_MoveParent,
/*89386*/             OPC_MoveParent,
/*89387*/             OPC_CheckType, MVT::i32,
/*89389*/             OPC_Scope, 98, /*->89489*/ // 2 children in Scope
/*89391*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89393*/               OPC_EmitInteger, MVT::i32, 0, 
/*89396*/               OPC_EmitInteger, MVT::i32, 0, 
/*89399*/               OPC_EmitInteger, MVT::i32, 0, 
/*89402*/               OPC_EmitInteger, MVT::i32, 0, 
/*89405*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89417*/               OPC_EmitInteger, MVT::i32, 0, 
/*89420*/               OPC_EmitInteger, MVT::i32, 0, 
/*89423*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89435*/               OPC_EmitInteger, MVT::i32, 0, 
/*89438*/               OPC_EmitInteger, MVT::i32, 0, 
/*89441*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89453*/               OPC_EmitInteger, MVT::i32, 1, 
/*89456*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89459*/               OPC_EmitInteger, MVT::i32, 0, 
/*89462*/               OPC_EmitInteger, MVT::i32, 0, 
/*89465*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89489*/             /*Scope*/ 11, /*->89501*/
/*89490*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89492*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89501*/             0, /*End of Scope*/
/*89502*/           /*Scope*/ 33, /*->89536*/
/*89503*/             OPC_MoveChild0,
/*89504*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89507*/             OPC_CheckChild0Same, 1,
/*89509*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89520*/             OPC_MoveParent,
/*89521*/             OPC_RecordChild1, // #2 = $z
/*89522*/             OPC_MoveParent,
/*89523*/             OPC_CheckType, MVT::i32,
/*89525*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89527*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89536*/           /*Scope*/ 33, /*->89570*/
/*89537*/             OPC_RecordChild0, // #2 = $z
/*89538*/             OPC_MoveChild1,
/*89539*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89542*/             OPC_CheckChild0Same, 0,
/*89544*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89555*/             OPC_MoveParent,
/*89556*/             OPC_MoveParent,
/*89557*/             OPC_CheckType, MVT::i32,
/*89559*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89561*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89570*/           /*Scope*/ 33, /*->89604*/
/*89571*/             OPC_MoveChild0,
/*89572*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89575*/             OPC_CheckChild0Same, 0,
/*89577*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89588*/             OPC_MoveParent,
/*89589*/             OPC_RecordChild1, // #2 = $z
/*89590*/             OPC_MoveParent,
/*89591*/             OPC_CheckType, MVT::i32,
/*89593*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89595*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89604*/           0, /*End of Scope*/
/*89605*/         /*Scope*/ 60, /*->89666*/
/*89606*/           OPC_MoveChild1,
/*89607*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89610*/           OPC_RecordChild0, // #1 = $x
/*89611*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89622*/           OPC_MoveParent,
/*89623*/           OPC_MoveParent,
/*89624*/           OPC_MoveChild1,
/*89625*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89628*/           OPC_Scope, 17, /*->89647*/ // 2 children in Scope
/*89630*/             OPC_RecordChild0, // #2 = $y
/*89631*/             OPC_CheckChild1Same, 1,
/*89633*/             OPC_MoveParent,
/*89634*/             OPC_CheckType, MVT::i32,
/*89636*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89638*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89647*/           /*Scope*/ 17, /*->89665*/
/*89648*/             OPC_CheckChild0Same, 1,
/*89650*/             OPC_RecordChild1, // #2 = $y
/*89651*/             OPC_MoveParent,
/*89652*/             OPC_CheckType, MVT::i32,
/*89654*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89656*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89665*/           0, /*End of Scope*/
/*89666*/         0, /*End of Scope*/
/*89667*/       /*Scope*/ 61, /*->89729*/
/*89668*/         OPC_MoveChild0,
/*89669*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89672*/         OPC_RecordChild0, // #0 = $x
/*89673*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89684*/         OPC_MoveParent,
/*89685*/         OPC_RecordChild1, // #1 = $z
/*89686*/         OPC_MoveParent,
/*89687*/         OPC_MoveChild1,
/*89688*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89691*/         OPC_Scope, 17, /*->89710*/ // 2 children in Scope
/*89693*/           OPC_RecordChild0, // #2 = $y
/*89694*/           OPC_CheckChild1Same, 0,
/*89696*/           OPC_MoveParent,
/*89697*/           OPC_CheckType, MVT::i32,
/*89699*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89710*/         /*Scope*/ 17, /*->89728*/
/*89711*/           OPC_CheckChild0Same, 0,
/*89713*/           OPC_RecordChild1, // #2 = $y
/*89714*/           OPC_MoveParent,
/*89715*/           OPC_CheckType, MVT::i32,
/*89717*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89728*/         0, /*End of Scope*/
/*89729*/       /*Scope*/ 100|128,4/*612*/, /*->90343*/
/*89731*/         OPC_RecordChild0, // #0 = $y
/*89732*/         OPC_Scope, 115|128,2/*371*/, /*->90106*/ // 2 children in Scope
/*89735*/           OPC_RecordChild1, // #1 = $x
/*89736*/           OPC_MoveParent,
/*89737*/           OPC_MoveChild1,
/*89738*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89741*/           OPC_Scope, 120, /*->89863*/ // 3 children in Scope
/*89743*/             OPC_MoveChild0,
/*89744*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89747*/             OPC_CheckChild0Same, 1,
/*89749*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89760*/             OPC_MoveParent,
/*89761*/             OPC_RecordChild1, // #2 = $z
/*89762*/             OPC_MoveParent,
/*89763*/             OPC_CheckType, MVT::i32,
/*89765*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89767*/             OPC_EmitInteger, MVT::i32, 0, 
/*89770*/             OPC_EmitInteger, MVT::i32, 0, 
/*89773*/             OPC_EmitInteger, MVT::i32, 0, 
/*89776*/             OPC_EmitInteger, MVT::i32, 0, 
/*89779*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89791*/             OPC_EmitInteger, MVT::i32, 0, 
/*89794*/             OPC_EmitInteger, MVT::i32, 0, 
/*89797*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89809*/             OPC_EmitInteger, MVT::i32, 0, 
/*89812*/             OPC_EmitInteger, MVT::i32, 0, 
/*89815*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89827*/             OPC_EmitInteger, MVT::i32, 1, 
/*89830*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89833*/             OPC_EmitInteger, MVT::i32, 0, 
/*89836*/             OPC_EmitInteger, MVT::i32, 0, 
/*89839*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89863*/           /*Scope*/ 120, /*->89984*/
/*89864*/             OPC_RecordChild0, // #2 = $z
/*89865*/             OPC_MoveChild1,
/*89866*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89869*/             OPC_CheckChild0Same, 0,
/*89871*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89882*/             OPC_MoveParent,
/*89883*/             OPC_MoveParent,
/*89884*/             OPC_CheckType, MVT::i32,
/*89886*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89888*/             OPC_EmitInteger, MVT::i32, 0, 
/*89891*/             OPC_EmitInteger, MVT::i32, 0, 
/*89894*/             OPC_EmitInteger, MVT::i32, 0, 
/*89897*/             OPC_EmitInteger, MVT::i32, 0, 
/*89900*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89912*/             OPC_EmitInteger, MVT::i32, 0, 
/*89915*/             OPC_EmitInteger, MVT::i32, 0, 
/*89918*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89930*/             OPC_EmitInteger, MVT::i32, 0, 
/*89933*/             OPC_EmitInteger, MVT::i32, 0, 
/*89936*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89948*/             OPC_EmitInteger, MVT::i32, 1, 
/*89951*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89954*/             OPC_EmitInteger, MVT::i32, 0, 
/*89957*/             OPC_EmitInteger, MVT::i32, 0, 
/*89960*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89984*/           /*Scope*/ 120, /*->90105*/
/*89985*/             OPC_MoveChild0,
/*89986*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89989*/             OPC_CheckChild0Same, 0,
/*89991*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90002*/             OPC_MoveParent,
/*90003*/             OPC_RecordChild1, // #2 = $z
/*90004*/             OPC_MoveParent,
/*90005*/             OPC_CheckType, MVT::i32,
/*90007*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90009*/             OPC_EmitInteger, MVT::i32, 0, 
/*90012*/             OPC_EmitInteger, MVT::i32, 0, 
/*90015*/             OPC_EmitInteger, MVT::i32, 0, 
/*90018*/             OPC_EmitInteger, MVT::i32, 0, 
/*90021*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90033*/             OPC_EmitInteger, MVT::i32, 0, 
/*90036*/             OPC_EmitInteger, MVT::i32, 0, 
/*90039*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90051*/             OPC_EmitInteger, MVT::i32, 0, 
/*90054*/             OPC_EmitInteger, MVT::i32, 0, 
/*90057*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90069*/             OPC_EmitInteger, MVT::i32, 1, 
/*90072*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90075*/             OPC_EmitInteger, MVT::i32, 0, 
/*90078*/             OPC_EmitInteger, MVT::i32, 0, 
/*90081*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90105*/           0, /*End of Scope*/
/*90106*/         /*Scope*/ 106|128,1/*234*/, /*->90342*/
/*90108*/           OPC_MoveChild1,
/*90109*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90112*/           OPC_RecordChild0, // #1 = $x
/*90113*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90124*/           OPC_MoveParent,
/*90125*/           OPC_MoveParent,
/*90126*/           OPC_MoveChild1,
/*90127*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90130*/           OPC_Scope, 104, /*->90236*/ // 2 children in Scope
/*90132*/             OPC_RecordChild0, // #2 = $y
/*90133*/             OPC_CheckChild1Same, 1,
/*90135*/             OPC_MoveParent,
/*90136*/             OPC_CheckType, MVT::i32,
/*90138*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90140*/             OPC_EmitInteger, MVT::i32, 0, 
/*90143*/             OPC_EmitInteger, MVT::i32, 0, 
/*90146*/             OPC_EmitInteger, MVT::i32, 0, 
/*90149*/             OPC_EmitInteger, MVT::i32, 0, 
/*90152*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90164*/             OPC_EmitInteger, MVT::i32, 0, 
/*90167*/             OPC_EmitInteger, MVT::i32, 0, 
/*90170*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90182*/             OPC_EmitInteger, MVT::i32, 0, 
/*90185*/             OPC_EmitInteger, MVT::i32, 0, 
/*90188*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90200*/             OPC_EmitInteger, MVT::i32, 1, 
/*90203*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90206*/             OPC_EmitInteger, MVT::i32, 0, 
/*90209*/             OPC_EmitInteger, MVT::i32, 0, 
/*90212*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90236*/           /*Scope*/ 104, /*->90341*/
/*90237*/             OPC_CheckChild0Same, 1,
/*90239*/             OPC_RecordChild1, // #2 = $y
/*90240*/             OPC_MoveParent,
/*90241*/             OPC_CheckType, MVT::i32,
/*90243*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90245*/             OPC_EmitInteger, MVT::i32, 0, 
/*90248*/             OPC_EmitInteger, MVT::i32, 0, 
/*90251*/             OPC_EmitInteger, MVT::i32, 0, 
/*90254*/             OPC_EmitInteger, MVT::i32, 0, 
/*90257*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90269*/             OPC_EmitInteger, MVT::i32, 0, 
/*90272*/             OPC_EmitInteger, MVT::i32, 0, 
/*90275*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90287*/             OPC_EmitInteger, MVT::i32, 0, 
/*90290*/             OPC_EmitInteger, MVT::i32, 0, 
/*90293*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90305*/             OPC_EmitInteger, MVT::i32, 1, 
/*90308*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90311*/             OPC_EmitInteger, MVT::i32, 0, 
/*90314*/             OPC_EmitInteger, MVT::i32, 0, 
/*90317*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90341*/           0, /*End of Scope*/
/*90342*/         0, /*End of Scope*/
/*90343*/       /*Scope*/ 107|128,1/*235*/, /*->90580*/
/*90345*/         OPC_MoveChild0,
/*90346*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90349*/         OPC_RecordChild0, // #0 = $x
/*90350*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90361*/         OPC_MoveParent,
/*90362*/         OPC_RecordChild1, // #1 = $z
/*90363*/         OPC_MoveParent,
/*90364*/         OPC_MoveChild1,
/*90365*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90368*/         OPC_Scope, 104, /*->90474*/ // 2 children in Scope
/*90370*/           OPC_RecordChild0, // #2 = $y
/*90371*/           OPC_CheckChild1Same, 0,
/*90373*/           OPC_MoveParent,
/*90374*/           OPC_CheckType, MVT::i32,
/*90376*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90378*/           OPC_EmitInteger, MVT::i32, 0, 
/*90381*/           OPC_EmitInteger, MVT::i32, 0, 
/*90384*/           OPC_EmitInteger, MVT::i32, 0, 
/*90387*/           OPC_EmitInteger, MVT::i32, 0, 
/*90390*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90402*/           OPC_EmitInteger, MVT::i32, 0, 
/*90405*/           OPC_EmitInteger, MVT::i32, 0, 
/*90408*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90420*/           OPC_EmitInteger, MVT::i32, 0, 
/*90423*/           OPC_EmitInteger, MVT::i32, 0, 
/*90426*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90438*/           OPC_EmitInteger, MVT::i32, 1, 
/*90441*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90444*/           OPC_EmitInteger, MVT::i32, 0, 
/*90447*/           OPC_EmitInteger, MVT::i32, 0, 
/*90450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90474*/         /*Scope*/ 104, /*->90579*/
/*90475*/           OPC_CheckChild0Same, 0,
/*90477*/           OPC_RecordChild1, // #2 = $y
/*90478*/           OPC_MoveParent,
/*90479*/           OPC_CheckType, MVT::i32,
/*90481*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90483*/           OPC_EmitInteger, MVT::i32, 0, 
/*90486*/           OPC_EmitInteger, MVT::i32, 0, 
/*90489*/           OPC_EmitInteger, MVT::i32, 0, 
/*90492*/           OPC_EmitInteger, MVT::i32, 0, 
/*90495*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90507*/           OPC_EmitInteger, MVT::i32, 0, 
/*90510*/           OPC_EmitInteger, MVT::i32, 0, 
/*90513*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90525*/           OPC_EmitInteger, MVT::i32, 0, 
/*90528*/           OPC_EmitInteger, MVT::i32, 0, 
/*90531*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90543*/           OPC_EmitInteger, MVT::i32, 1, 
/*90546*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90549*/           OPC_EmitInteger, MVT::i32, 0, 
/*90552*/           OPC_EmitInteger, MVT::i32, 0, 
/*90555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90579*/         0, /*End of Scope*/
/*90580*/       /*Scope*/ 79|128,4/*591*/, /*->91173*/
/*90582*/         OPC_RecordChild0, // #0 = $x
/*90583*/         OPC_Scope, 85|128,3/*469*/, /*->91055*/ // 2 children in Scope
/*90586*/           OPC_RecordChild1, // #1 = $z
/*90587*/           OPC_MoveParent,
/*90588*/           OPC_MoveChild1,
/*90589*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90592*/           OPC_Scope, 9|128,2/*265*/, /*->90860*/ // 4 children in Scope
/*90595*/             OPC_RecordChild0, // #2 = $y
/*90596*/             OPC_MoveChild1,
/*90597*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*90600*/             OPC_Scope, 100|128,1/*228*/, /*->90831*/ // 2 children in Scope
/*90603*/               OPC_CheckChild0Same, 0,
/*90605*/               OPC_CheckChild1Same, 1,
/*90607*/               OPC_MoveParent,
/*90608*/               OPC_MoveParent,
/*90609*/               OPC_CheckType, MVT::i32,
/*90611*/               OPC_Scope, 68|128,1/*196*/, /*->90810*/ // 2 children in Scope
/*90614*/                 OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90616*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90619*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90622*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90625*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90628*/                 OPC_EmitInteger, MVT::i32, 1, 
/*90631*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90634*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90637*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90640*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90643*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90646*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90649*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90661*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90664*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90667*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90670*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90682*/                 OPC_EmitInteger, MVT::i32, 1, 
/*90685*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90688*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90691*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90694*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*90720*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90723*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90726*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90738*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90741*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90744*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90756*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90759*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90762*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90774*/                 OPC_EmitInteger, MVT::i32, 1, 
/*90777*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90780*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90783*/                 OPC_EmitInteger, MVT::i32, 0, 
/*90786*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90810*/               /*Scope*/ 19, /*->90830*/
/*90811*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90813*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*90821*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90830*/               0, /*End of Scope*/
/*90831*/             /*Scope*/ 27, /*->90859*/
/*90832*/               OPC_CheckChild0Same, 1,
/*90834*/               OPC_CheckChild1Same, 0,
/*90836*/               OPC_MoveParent,
/*90837*/               OPC_MoveParent,
/*90838*/               OPC_CheckType, MVT::i32,
/*90840*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90842*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*90850*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90859*/             0, /*End of Scope*/
/*90860*/           /*Scope*/ 64, /*->90925*/
/*90861*/             OPC_MoveChild0,
/*90862*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*90865*/             OPC_Scope, 28, /*->90895*/ // 2 children in Scope
/*90867*/               OPC_CheckChild0Same, 0,
/*90869*/               OPC_CheckChild1Same, 1,
/*90871*/               OPC_MoveParent,
/*90872*/               OPC_RecordChild1, // #2 = $y
/*90873*/               OPC_MoveParent,
/*90874*/               OPC_CheckType, MVT::i32,
/*90876*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90878*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*90886*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90895*/             /*Scope*/ 28, /*->90924*/
/*90896*/               OPC_CheckChild0Same, 1,
/*90898*/               OPC_CheckChild1Same, 0,
/*90900*/               OPC_MoveParent,
/*90901*/               OPC_RecordChild1, // #2 = $y
/*90902*/               OPC_MoveParent,
/*90903*/               OPC_CheckType, MVT::i32,
/*90905*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90907*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*90915*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90924*/             0, /*End of Scope*/
/*90925*/           /*Scope*/ 63, /*->90989*/
/*90926*/             OPC_RecordChild0, // #2 = $y
/*90927*/             OPC_MoveChild1,
/*90928*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*90931*/             OPC_Scope, 27, /*->90960*/ // 2 children in Scope
/*90933*/               OPC_CheckChild0Same, 1,
/*90935*/               OPC_CheckChild1Same, 0,
/*90937*/               OPC_MoveParent,
/*90938*/               OPC_MoveParent,
/*90939*/               OPC_CheckType, MVT::i32,
/*90941*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90943*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*90951*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90960*/             /*Scope*/ 27, /*->90988*/
/*90961*/               OPC_CheckChild0Same, 0,
/*90963*/               OPC_CheckChild1Same, 1,
/*90965*/               OPC_MoveParent,
/*90966*/               OPC_MoveParent,
/*90967*/               OPC_CheckType, MVT::i32,
/*90969*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90971*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*90979*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*90988*/             0, /*End of Scope*/
/*90989*/           /*Scope*/ 64, /*->91054*/
/*90990*/             OPC_MoveChild0,
/*90991*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*90994*/             OPC_Scope, 28, /*->91024*/ // 2 children in Scope
/*90996*/               OPC_CheckChild0Same, 1,
/*90998*/               OPC_CheckChild1Same, 0,
/*91000*/               OPC_MoveParent,
/*91001*/               OPC_RecordChild1, // #2 = $y
/*91002*/               OPC_MoveParent,
/*91003*/               OPC_CheckType, MVT::i32,
/*91005*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91007*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91015*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91024*/             /*Scope*/ 28, /*->91053*/
/*91025*/               OPC_CheckChild0Same, 0,
/*91027*/               OPC_CheckChild1Same, 1,
/*91029*/               OPC_MoveParent,
/*91030*/               OPC_RecordChild1, // #2 = $y
/*91031*/               OPC_MoveParent,
/*91032*/               OPC_CheckType, MVT::i32,
/*91034*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91036*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91044*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91053*/             0, /*End of Scope*/
/*91054*/           0, /*End of Scope*/
/*91055*/         /*Scope*/ 116, /*->91172*/
/*91056*/           OPC_MoveChild1,
/*91057*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91060*/           OPC_RecordChild0, // #1 = $x
/*91061*/           OPC_RecordChild1, // #2 = $z
/*91062*/           OPC_MoveParent,
/*91063*/           OPC_MoveParent,
/*91064*/           OPC_MoveChild1,
/*91065*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91068*/           OPC_Scope, 26, /*->91096*/ // 3 children in Scope
/*91070*/             OPC_CheckChild0Same, 1,
/*91072*/             OPC_CheckChild1Same, 2,
/*91074*/             OPC_MoveParent,
/*91075*/             OPC_CheckType, MVT::i32,
/*91077*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91079*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*91087*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91096*/           /*Scope*/ 47, /*->91144*/
/*91097*/             OPC_CheckChild0Same, 2,
/*91099*/             OPC_CheckChild1Same, 1,
/*91101*/             OPC_MoveParent,
/*91102*/             OPC_CheckType, MVT::i32,
/*91104*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91106*/             OPC_Scope, 17, /*->91125*/ // 2 children in Scope
/*91108*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*91116*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91125*/             /*Scope*/ 17, /*->91143*/
/*91126*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*91134*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91143*/             0, /*End of Scope*/
/*91144*/           /*Scope*/ 26, /*->91171*/
/*91145*/             OPC_CheckChild0Same, 1,
/*91147*/             OPC_CheckChild1Same, 2,
/*91149*/             OPC_MoveParent,
/*91150*/             OPC_CheckType, MVT::i32,
/*91152*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91154*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*91162*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91171*/           0, /*End of Scope*/
/*91172*/         0, /*End of Scope*/
/*91173*/       /*Scope*/ 117, /*->91291*/
/*91174*/         OPC_MoveChild0,
/*91175*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91178*/         OPC_RecordChild0, // #0 = $x
/*91179*/         OPC_RecordChild1, // #1 = $z
/*91180*/         OPC_MoveParent,
/*91181*/         OPC_RecordChild1, // #2 = $y
/*91182*/         OPC_MoveParent,
/*91183*/         OPC_MoveChild1,
/*91184*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91187*/         OPC_Scope, 26, /*->91215*/ // 3 children in Scope
/*91189*/           OPC_CheckChild0Same, 0,
/*91191*/           OPC_CheckChild1Same, 1,
/*91193*/           OPC_MoveParent,
/*91194*/           OPC_CheckType, MVT::i32,
/*91196*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91198*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91215*/         /*Scope*/ 47, /*->91263*/
/*91216*/           OPC_CheckChild0Same, 1,
/*91218*/           OPC_CheckChild1Same, 0,
/*91220*/           OPC_MoveParent,
/*91221*/           OPC_CheckType, MVT::i32,
/*91223*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91225*/           OPC_Scope, 17, /*->91244*/ // 2 children in Scope
/*91227*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*91235*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91244*/           /*Scope*/ 17, /*->91262*/
/*91245*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91253*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91262*/           0, /*End of Scope*/
/*91263*/         /*Scope*/ 26, /*->91290*/
/*91264*/           OPC_CheckChild0Same, 0,
/*91266*/           OPC_CheckChild1Same, 1,
/*91268*/           OPC_MoveParent,
/*91269*/           OPC_CheckType, MVT::i32,
/*91271*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91273*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*91281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91290*/         0, /*End of Scope*/
/*91291*/       /*Scope*/ 64|128,17/*2240*/, /*->93533*/
/*91293*/         OPC_RecordChild0, // #0 = $x
/*91294*/         OPC_Scope, 76|128,11/*1484*/, /*->92781*/ // 2 children in Scope
/*91297*/           OPC_RecordChild1, // #1 = $z
/*91298*/           OPC_MoveParent,
/*91299*/           OPC_MoveChild1,
/*91300*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91303*/           OPC_Scope, 81|128,1/*209*/, /*->91515*/ // 4 children in Scope
/*91306*/             OPC_RecordChild0, // #2 = $y
/*91307*/             OPC_MoveChild1,
/*91308*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91311*/             OPC_CheckChild0Same, 1,
/*91313*/             OPC_CheckChild1Same, 0,
/*91315*/             OPC_MoveParent,
/*91316*/             OPC_MoveParent,
/*91317*/             OPC_CheckType, MVT::i32,
/*91319*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91321*/             OPC_EmitInteger, MVT::i32, 0, 
/*91324*/             OPC_EmitInteger, MVT::i32, 0, 
/*91327*/             OPC_EmitInteger, MVT::i32, 0, 
/*91330*/             OPC_EmitInteger, MVT::i32, 0, 
/*91333*/             OPC_EmitInteger, MVT::i32, 1, 
/*91336*/             OPC_EmitInteger, MVT::i32, 0, 
/*91339*/             OPC_EmitInteger, MVT::i32, 0, 
/*91342*/             OPC_EmitInteger, MVT::i32, 0, 
/*91345*/             OPC_EmitInteger, MVT::i32, 0, 
/*91348*/             OPC_EmitInteger, MVT::i32, 0, 
/*91351*/             OPC_EmitInteger, MVT::i32, 0, 
/*91354*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91366*/             OPC_EmitInteger, MVT::i32, 0, 
/*91369*/             OPC_EmitInteger, MVT::i32, 0, 
/*91372*/             OPC_EmitInteger, MVT::i32, 0, 
/*91375*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91387*/             OPC_EmitInteger, MVT::i32, 1, 
/*91390*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91393*/             OPC_EmitInteger, MVT::i32, 0, 
/*91396*/             OPC_EmitInteger, MVT::i32, 0, 
/*91399*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*91425*/             OPC_EmitInteger, MVT::i32, 0, 
/*91428*/             OPC_EmitInteger, MVT::i32, 0, 
/*91431*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91443*/             OPC_EmitInteger, MVT::i32, 0, 
/*91446*/             OPC_EmitInteger, MVT::i32, 0, 
/*91449*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91461*/             OPC_EmitInteger, MVT::i32, 0, 
/*91464*/             OPC_EmitInteger, MVT::i32, 0, 
/*91467*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91479*/             OPC_EmitInteger, MVT::i32, 1, 
/*91482*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91485*/             OPC_EmitInteger, MVT::i32, 0, 
/*91488*/             OPC_EmitInteger, MVT::i32, 0, 
/*91491*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91515*/           /*Scope*/ 36|128,3/*420*/, /*->91937*/
/*91517*/             OPC_MoveChild0,
/*91518*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91521*/             OPC_Scope, 77|128,1/*205*/, /*->91729*/ // 2 children in Scope
/*91524*/               OPC_CheckChild0Same, 0,
/*91526*/               OPC_CheckChild1Same, 1,
/*91528*/               OPC_MoveParent,
/*91529*/               OPC_RecordChild1, // #2 = $y
/*91530*/               OPC_MoveParent,
/*91531*/               OPC_CheckType, MVT::i32,
/*91533*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91535*/               OPC_EmitInteger, MVT::i32, 0, 
/*91538*/               OPC_EmitInteger, MVT::i32, 0, 
/*91541*/               OPC_EmitInteger, MVT::i32, 0, 
/*91544*/               OPC_EmitInteger, MVT::i32, 0, 
/*91547*/               OPC_EmitInteger, MVT::i32, 1, 
/*91550*/               OPC_EmitInteger, MVT::i32, 0, 
/*91553*/               OPC_EmitInteger, MVT::i32, 0, 
/*91556*/               OPC_EmitInteger, MVT::i32, 0, 
/*91559*/               OPC_EmitInteger, MVT::i32, 0, 
/*91562*/               OPC_EmitInteger, MVT::i32, 0, 
/*91565*/               OPC_EmitInteger, MVT::i32, 0, 
/*91568*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91580*/               OPC_EmitInteger, MVT::i32, 0, 
/*91583*/               OPC_EmitInteger, MVT::i32, 0, 
/*91586*/               OPC_EmitInteger, MVT::i32, 0, 
/*91589*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91601*/               OPC_EmitInteger, MVT::i32, 1, 
/*91604*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91607*/               OPC_EmitInteger, MVT::i32, 0, 
/*91610*/               OPC_EmitInteger, MVT::i32, 0, 
/*91613*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*91639*/               OPC_EmitInteger, MVT::i32, 0, 
/*91642*/               OPC_EmitInteger, MVT::i32, 0, 
/*91645*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91657*/               OPC_EmitInteger, MVT::i32, 0, 
/*91660*/               OPC_EmitInteger, MVT::i32, 0, 
/*91663*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91675*/               OPC_EmitInteger, MVT::i32, 0, 
/*91678*/               OPC_EmitInteger, MVT::i32, 0, 
/*91681*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91693*/               OPC_EmitInteger, MVT::i32, 1, 
/*91696*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91699*/               OPC_EmitInteger, MVT::i32, 0, 
/*91702*/               OPC_EmitInteger, MVT::i32, 0, 
/*91705*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91729*/             /*Scope*/ 77|128,1/*205*/, /*->91936*/
/*91731*/               OPC_CheckChild0Same, 1,
/*91733*/               OPC_CheckChild1Same, 0,
/*91735*/               OPC_MoveParent,
/*91736*/               OPC_RecordChild1, // #2 = $y
/*91737*/               OPC_MoveParent,
/*91738*/               OPC_CheckType, MVT::i32,
/*91740*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91742*/               OPC_EmitInteger, MVT::i32, 0, 
/*91745*/               OPC_EmitInteger, MVT::i32, 0, 
/*91748*/               OPC_EmitInteger, MVT::i32, 0, 
/*91751*/               OPC_EmitInteger, MVT::i32, 0, 
/*91754*/               OPC_EmitInteger, MVT::i32, 1, 
/*91757*/               OPC_EmitInteger, MVT::i32, 0, 
/*91760*/               OPC_EmitInteger, MVT::i32, 0, 
/*91763*/               OPC_EmitInteger, MVT::i32, 0, 
/*91766*/               OPC_EmitInteger, MVT::i32, 0, 
/*91769*/               OPC_EmitInteger, MVT::i32, 0, 
/*91772*/               OPC_EmitInteger, MVT::i32, 0, 
/*91775*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91787*/               OPC_EmitInteger, MVT::i32, 0, 
/*91790*/               OPC_EmitInteger, MVT::i32, 0, 
/*91793*/               OPC_EmitInteger, MVT::i32, 0, 
/*91796*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91808*/               OPC_EmitInteger, MVT::i32, 1, 
/*91811*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91814*/               OPC_EmitInteger, MVT::i32, 0, 
/*91817*/               OPC_EmitInteger, MVT::i32, 0, 
/*91820*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*91846*/               OPC_EmitInteger, MVT::i32, 0, 
/*91849*/               OPC_EmitInteger, MVT::i32, 0, 
/*91852*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91864*/               OPC_EmitInteger, MVT::i32, 0, 
/*91867*/               OPC_EmitInteger, MVT::i32, 0, 
/*91870*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91882*/               OPC_EmitInteger, MVT::i32, 0, 
/*91885*/               OPC_EmitInteger, MVT::i32, 0, 
/*91888*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91900*/               OPC_EmitInteger, MVT::i32, 1, 
/*91903*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91906*/               OPC_EmitInteger, MVT::i32, 0, 
/*91909*/               OPC_EmitInteger, MVT::i32, 0, 
/*91912*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*91936*/             0, /*End of Scope*/
/*91937*/           /*Scope*/ 35|128,3/*419*/, /*->92358*/
/*91939*/             OPC_RecordChild0, // #2 = $y
/*91940*/             OPC_MoveChild1,
/*91941*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*91944*/             OPC_Scope, 76|128,1/*204*/, /*->92151*/ // 2 children in Scope
/*91947*/               OPC_CheckChild0Same, 1,
/*91949*/               OPC_CheckChild1Same, 0,
/*91951*/               OPC_MoveParent,
/*91952*/               OPC_MoveParent,
/*91953*/               OPC_CheckType, MVT::i32,
/*91955*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91957*/               OPC_EmitInteger, MVT::i32, 0, 
/*91960*/               OPC_EmitInteger, MVT::i32, 0, 
/*91963*/               OPC_EmitInteger, MVT::i32, 0, 
/*91966*/               OPC_EmitInteger, MVT::i32, 0, 
/*91969*/               OPC_EmitInteger, MVT::i32, 1, 
/*91972*/               OPC_EmitInteger, MVT::i32, 0, 
/*91975*/               OPC_EmitInteger, MVT::i32, 0, 
/*91978*/               OPC_EmitInteger, MVT::i32, 0, 
/*91981*/               OPC_EmitInteger, MVT::i32, 0, 
/*91984*/               OPC_EmitInteger, MVT::i32, 0, 
/*91987*/               OPC_EmitInteger, MVT::i32, 0, 
/*91990*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92002*/               OPC_EmitInteger, MVT::i32, 0, 
/*92005*/               OPC_EmitInteger, MVT::i32, 0, 
/*92008*/               OPC_EmitInteger, MVT::i32, 0, 
/*92011*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92023*/               OPC_EmitInteger, MVT::i32, 1, 
/*92026*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92029*/               OPC_EmitInteger, MVT::i32, 0, 
/*92032*/               OPC_EmitInteger, MVT::i32, 0, 
/*92035*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92061*/               OPC_EmitInteger, MVT::i32, 0, 
/*92064*/               OPC_EmitInteger, MVT::i32, 0, 
/*92067*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92079*/               OPC_EmitInteger, MVT::i32, 0, 
/*92082*/               OPC_EmitInteger, MVT::i32, 0, 
/*92085*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92097*/               OPC_EmitInteger, MVT::i32, 0, 
/*92100*/               OPC_EmitInteger, MVT::i32, 0, 
/*92103*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92115*/               OPC_EmitInteger, MVT::i32, 1, 
/*92118*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92121*/               OPC_EmitInteger, MVT::i32, 0, 
/*92124*/               OPC_EmitInteger, MVT::i32, 0, 
/*92127*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92151*/             /*Scope*/ 76|128,1/*204*/, /*->92357*/
/*92153*/               OPC_CheckChild0Same, 0,
/*92155*/               OPC_CheckChild1Same, 1,
/*92157*/               OPC_MoveParent,
/*92158*/               OPC_MoveParent,
/*92159*/               OPC_CheckType, MVT::i32,
/*92161*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92163*/               OPC_EmitInteger, MVT::i32, 0, 
/*92166*/               OPC_EmitInteger, MVT::i32, 0, 
/*92169*/               OPC_EmitInteger, MVT::i32, 0, 
/*92172*/               OPC_EmitInteger, MVT::i32, 0, 
/*92175*/               OPC_EmitInteger, MVT::i32, 1, 
/*92178*/               OPC_EmitInteger, MVT::i32, 0, 
/*92181*/               OPC_EmitInteger, MVT::i32, 0, 
/*92184*/               OPC_EmitInteger, MVT::i32, 0, 
/*92187*/               OPC_EmitInteger, MVT::i32, 0, 
/*92190*/               OPC_EmitInteger, MVT::i32, 0, 
/*92193*/               OPC_EmitInteger, MVT::i32, 0, 
/*92196*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92208*/               OPC_EmitInteger, MVT::i32, 0, 
/*92211*/               OPC_EmitInteger, MVT::i32, 0, 
/*92214*/               OPC_EmitInteger, MVT::i32, 0, 
/*92217*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92229*/               OPC_EmitInteger, MVT::i32, 1, 
/*92232*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92235*/               OPC_EmitInteger, MVT::i32, 0, 
/*92238*/               OPC_EmitInteger, MVT::i32, 0, 
/*92241*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92267*/               OPC_EmitInteger, MVT::i32, 0, 
/*92270*/               OPC_EmitInteger, MVT::i32, 0, 
/*92273*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92285*/               OPC_EmitInteger, MVT::i32, 0, 
/*92288*/               OPC_EmitInteger, MVT::i32, 0, 
/*92291*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92303*/               OPC_EmitInteger, MVT::i32, 0, 
/*92306*/               OPC_EmitInteger, MVT::i32, 0, 
/*92309*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92321*/               OPC_EmitInteger, MVT::i32, 1, 
/*92324*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92327*/               OPC_EmitInteger, MVT::i32, 0, 
/*92330*/               OPC_EmitInteger, MVT::i32, 0, 
/*92333*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92357*/             0, /*End of Scope*/
/*92358*/           /*Scope*/ 36|128,3/*420*/, /*->92780*/
/*92360*/             OPC_MoveChild0,
/*92361*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92364*/             OPC_Scope, 77|128,1/*205*/, /*->92572*/ // 2 children in Scope
/*92367*/               OPC_CheckChild0Same, 1,
/*92369*/               OPC_CheckChild1Same, 0,
/*92371*/               OPC_MoveParent,
/*92372*/               OPC_RecordChild1, // #2 = $y
/*92373*/               OPC_MoveParent,
/*92374*/               OPC_CheckType, MVT::i32,
/*92376*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92378*/               OPC_EmitInteger, MVT::i32, 0, 
/*92381*/               OPC_EmitInteger, MVT::i32, 0, 
/*92384*/               OPC_EmitInteger, MVT::i32, 0, 
/*92387*/               OPC_EmitInteger, MVT::i32, 0, 
/*92390*/               OPC_EmitInteger, MVT::i32, 1, 
/*92393*/               OPC_EmitInteger, MVT::i32, 0, 
/*92396*/               OPC_EmitInteger, MVT::i32, 0, 
/*92399*/               OPC_EmitInteger, MVT::i32, 0, 
/*92402*/               OPC_EmitInteger, MVT::i32, 0, 
/*92405*/               OPC_EmitInteger, MVT::i32, 0, 
/*92408*/               OPC_EmitInteger, MVT::i32, 0, 
/*92411*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92423*/               OPC_EmitInteger, MVT::i32, 0, 
/*92426*/               OPC_EmitInteger, MVT::i32, 0, 
/*92429*/               OPC_EmitInteger, MVT::i32, 0, 
/*92432*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92444*/               OPC_EmitInteger, MVT::i32, 1, 
/*92447*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92450*/               OPC_EmitInteger, MVT::i32, 0, 
/*92453*/               OPC_EmitInteger, MVT::i32, 0, 
/*92456*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92482*/               OPC_EmitInteger, MVT::i32, 0, 
/*92485*/               OPC_EmitInteger, MVT::i32, 0, 
/*92488*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92500*/               OPC_EmitInteger, MVT::i32, 0, 
/*92503*/               OPC_EmitInteger, MVT::i32, 0, 
/*92506*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92518*/               OPC_EmitInteger, MVT::i32, 0, 
/*92521*/               OPC_EmitInteger, MVT::i32, 0, 
/*92524*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92536*/               OPC_EmitInteger, MVT::i32, 1, 
/*92539*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92542*/               OPC_EmitInteger, MVT::i32, 0, 
/*92545*/               OPC_EmitInteger, MVT::i32, 0, 
/*92548*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92572*/             /*Scope*/ 77|128,1/*205*/, /*->92779*/
/*92574*/               OPC_CheckChild0Same, 0,
/*92576*/               OPC_CheckChild1Same, 1,
/*92578*/               OPC_MoveParent,
/*92579*/               OPC_RecordChild1, // #2 = $y
/*92580*/               OPC_MoveParent,
/*92581*/               OPC_CheckType, MVT::i32,
/*92583*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92585*/               OPC_EmitInteger, MVT::i32, 0, 
/*92588*/               OPC_EmitInteger, MVT::i32, 0, 
/*92591*/               OPC_EmitInteger, MVT::i32, 0, 
/*92594*/               OPC_EmitInteger, MVT::i32, 0, 
/*92597*/               OPC_EmitInteger, MVT::i32, 1, 
/*92600*/               OPC_EmitInteger, MVT::i32, 0, 
/*92603*/               OPC_EmitInteger, MVT::i32, 0, 
/*92606*/               OPC_EmitInteger, MVT::i32, 0, 
/*92609*/               OPC_EmitInteger, MVT::i32, 0, 
/*92612*/               OPC_EmitInteger, MVT::i32, 0, 
/*92615*/               OPC_EmitInteger, MVT::i32, 0, 
/*92618*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92630*/               OPC_EmitInteger, MVT::i32, 0, 
/*92633*/               OPC_EmitInteger, MVT::i32, 0, 
/*92636*/               OPC_EmitInteger, MVT::i32, 0, 
/*92639*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92651*/               OPC_EmitInteger, MVT::i32, 1, 
/*92654*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92657*/               OPC_EmitInteger, MVT::i32, 0, 
/*92660*/               OPC_EmitInteger, MVT::i32, 0, 
/*92663*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92689*/               OPC_EmitInteger, MVT::i32, 0, 
/*92692*/               OPC_EmitInteger, MVT::i32, 0, 
/*92695*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92707*/               OPC_EmitInteger, MVT::i32, 0, 
/*92710*/               OPC_EmitInteger, MVT::i32, 0, 
/*92713*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92725*/               OPC_EmitInteger, MVT::i32, 0, 
/*92728*/               OPC_EmitInteger, MVT::i32, 0, 
/*92731*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92743*/               OPC_EmitInteger, MVT::i32, 1, 
/*92746*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92749*/               OPC_EmitInteger, MVT::i32, 0, 
/*92752*/               OPC_EmitInteger, MVT::i32, 0, 
/*92755*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92779*/             0, /*End of Scope*/
/*92780*/           0, /*End of Scope*/
/*92781*/         /*Scope*/ 109|128,5/*749*/, /*->93532*/
/*92783*/           OPC_MoveChild1,
/*92784*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92787*/           OPC_RecordChild0, // #1 = $x
/*92788*/           OPC_RecordChild1, // #2 = $z
/*92789*/           OPC_MoveParent,
/*92790*/           OPC_MoveParent,
/*92791*/           OPC_MoveChild1,
/*92792*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92795*/           OPC_Scope, 75|128,1/*203*/, /*->93001*/ // 3 children in Scope
/*92798*/             OPC_CheckChild0Same, 1,
/*92800*/             OPC_CheckChild1Same, 2,
/*92802*/             OPC_MoveParent,
/*92803*/             OPC_CheckType, MVT::i32,
/*92805*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92807*/             OPC_EmitInteger, MVT::i32, 0, 
/*92810*/             OPC_EmitInteger, MVT::i32, 0, 
/*92813*/             OPC_EmitInteger, MVT::i32, 0, 
/*92816*/             OPC_EmitInteger, MVT::i32, 0, 
/*92819*/             OPC_EmitInteger, MVT::i32, 1, 
/*92822*/             OPC_EmitInteger, MVT::i32, 0, 
/*92825*/             OPC_EmitInteger, MVT::i32, 0, 
/*92828*/             OPC_EmitInteger, MVT::i32, 0, 
/*92831*/             OPC_EmitInteger, MVT::i32, 0, 
/*92834*/             OPC_EmitInteger, MVT::i32, 0, 
/*92837*/             OPC_EmitInteger, MVT::i32, 0, 
/*92840*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92852*/             OPC_EmitInteger, MVT::i32, 0, 
/*92855*/             OPC_EmitInteger, MVT::i32, 0, 
/*92858*/             OPC_EmitInteger, MVT::i32, 0, 
/*92861*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92873*/             OPC_EmitInteger, MVT::i32, 1, 
/*92876*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92879*/             OPC_EmitInteger, MVT::i32, 0, 
/*92882*/             OPC_EmitInteger, MVT::i32, 0, 
/*92885*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92911*/             OPC_EmitInteger, MVT::i32, 0, 
/*92914*/             OPC_EmitInteger, MVT::i32, 0, 
/*92917*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92929*/             OPC_EmitInteger, MVT::i32, 0, 
/*92932*/             OPC_EmitInteger, MVT::i32, 0, 
/*92935*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92947*/             OPC_EmitInteger, MVT::i32, 0, 
/*92950*/             OPC_EmitInteger, MVT::i32, 0, 
/*92953*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92965*/             OPC_EmitInteger, MVT::i32, 1, 
/*92968*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92971*/             OPC_EmitInteger, MVT::i32, 0, 
/*92974*/             OPC_EmitInteger, MVT::i32, 0, 
/*92977*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93001*/           /*Scope*/ 67|128,2/*323*/, /*->93326*/
/*93003*/             OPC_CheckChild0Same, 2,
/*93005*/             OPC_CheckChild1Same, 1,
/*93007*/             OPC_MoveParent,
/*93008*/             OPC_CheckType, MVT::i32,
/*93010*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93012*/             OPC_EmitInteger, MVT::i32, 0, 
/*93015*/             OPC_EmitInteger, MVT::i32, 0, 
/*93018*/             OPC_EmitInteger, MVT::i32, 0, 
/*93021*/             OPC_EmitInteger, MVT::i32, 0, 
/*93024*/             OPC_EmitInteger, MVT::i32, 1, 
/*93027*/             OPC_EmitInteger, MVT::i32, 0, 
/*93030*/             OPC_EmitInteger, MVT::i32, 0, 
/*93033*/             OPC_EmitInteger, MVT::i32, 0, 
/*93036*/             OPC_EmitInteger, MVT::i32, 0, 
/*93039*/             OPC_EmitInteger, MVT::i32, 0, 
/*93042*/             OPC_EmitInteger, MVT::i32, 0, 
/*93045*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93057*/             OPC_EmitInteger, MVT::i32, 0, 
/*93060*/             OPC_EmitInteger, MVT::i32, 0, 
/*93063*/             OPC_EmitInteger, MVT::i32, 0, 
/*93066*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93078*/             OPC_EmitInteger, MVT::i32, 1, 
/*93081*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93084*/             OPC_EmitInteger, MVT::i32, 0, 
/*93087*/             OPC_EmitInteger, MVT::i32, 0, 
/*93090*/             OPC_Scope, 116, /*->93208*/ // 2 children in Scope
/*93092*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93118*/               OPC_EmitInteger, MVT::i32, 0, 
/*93121*/               OPC_EmitInteger, MVT::i32, 0, 
/*93124*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93136*/               OPC_EmitInteger, MVT::i32, 0, 
/*93139*/               OPC_EmitInteger, MVT::i32, 0, 
/*93142*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93154*/               OPC_EmitInteger, MVT::i32, 0, 
/*93157*/               OPC_EmitInteger, MVT::i32, 0, 
/*93160*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93172*/               OPC_EmitInteger, MVT::i32, 1, 
/*93175*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93178*/               OPC_EmitInteger, MVT::i32, 0, 
/*93181*/               OPC_EmitInteger, MVT::i32, 0, 
/*93184*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93208*/             /*Scope*/ 116, /*->93325*/
/*93209*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93235*/               OPC_EmitInteger, MVT::i32, 0, 
/*93238*/               OPC_EmitInteger, MVT::i32, 0, 
/*93241*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93253*/               OPC_EmitInteger, MVT::i32, 0, 
/*93256*/               OPC_EmitInteger, MVT::i32, 0, 
/*93259*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93271*/               OPC_EmitInteger, MVT::i32, 0, 
/*93274*/               OPC_EmitInteger, MVT::i32, 0, 
/*93277*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93289*/               OPC_EmitInteger, MVT::i32, 1, 
/*93292*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93295*/               OPC_EmitInteger, MVT::i32, 0, 
/*93298*/               OPC_EmitInteger, MVT::i32, 0, 
/*93301*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93325*/             0, /*End of Scope*/
/*93326*/           /*Scope*/ 75|128,1/*203*/, /*->93531*/
/*93328*/             OPC_CheckChild0Same, 1,
/*93330*/             OPC_CheckChild1Same, 2,
/*93332*/             OPC_MoveParent,
/*93333*/             OPC_CheckType, MVT::i32,
/*93335*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93337*/             OPC_EmitInteger, MVT::i32, 0, 
/*93340*/             OPC_EmitInteger, MVT::i32, 0, 
/*93343*/             OPC_EmitInteger, MVT::i32, 0, 
/*93346*/             OPC_EmitInteger, MVT::i32, 0, 
/*93349*/             OPC_EmitInteger, MVT::i32, 1, 
/*93352*/             OPC_EmitInteger, MVT::i32, 0, 
/*93355*/             OPC_EmitInteger, MVT::i32, 0, 
/*93358*/             OPC_EmitInteger, MVT::i32, 0, 
/*93361*/             OPC_EmitInteger, MVT::i32, 0, 
/*93364*/             OPC_EmitInteger, MVT::i32, 0, 
/*93367*/             OPC_EmitInteger, MVT::i32, 0, 
/*93370*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93382*/             OPC_EmitInteger, MVT::i32, 0, 
/*93385*/             OPC_EmitInteger, MVT::i32, 0, 
/*93388*/             OPC_EmitInteger, MVT::i32, 0, 
/*93391*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93403*/             OPC_EmitInteger, MVT::i32, 1, 
/*93406*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93409*/             OPC_EmitInteger, MVT::i32, 0, 
/*93412*/             OPC_EmitInteger, MVT::i32, 0, 
/*93415*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93441*/             OPC_EmitInteger, MVT::i32, 0, 
/*93444*/             OPC_EmitInteger, MVT::i32, 0, 
/*93447*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93459*/             OPC_EmitInteger, MVT::i32, 0, 
/*93462*/             OPC_EmitInteger, MVT::i32, 0, 
/*93465*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93477*/             OPC_EmitInteger, MVT::i32, 0, 
/*93480*/             OPC_EmitInteger, MVT::i32, 0, 
/*93483*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93495*/             OPC_EmitInteger, MVT::i32, 1, 
/*93498*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93501*/             OPC_EmitInteger, MVT::i32, 0, 
/*93504*/             OPC_EmitInteger, MVT::i32, 0, 
/*93507*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93531*/           0, /*End of Scope*/
/*93532*/         0, /*End of Scope*/
/*93533*/       /*Scope*/ 110|128,5/*750*/, /*->94285*/
/*93535*/         OPC_MoveChild0,
/*93536*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93539*/         OPC_RecordChild0, // #0 = $x
/*93540*/         OPC_RecordChild1, // #1 = $z
/*93541*/         OPC_MoveParent,
/*93542*/         OPC_RecordChild1, // #2 = $y
/*93543*/         OPC_MoveParent,
/*93544*/         OPC_MoveChild1,
/*93545*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*93548*/         OPC_Scope, 75|128,1/*203*/, /*->93754*/ // 3 children in Scope
/*93551*/           OPC_CheckChild0Same, 0,
/*93553*/           OPC_CheckChild1Same, 1,
/*93555*/           OPC_MoveParent,
/*93556*/           OPC_CheckType, MVT::i32,
/*93558*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93560*/           OPC_EmitInteger, MVT::i32, 0, 
/*93563*/           OPC_EmitInteger, MVT::i32, 0, 
/*93566*/           OPC_EmitInteger, MVT::i32, 0, 
/*93569*/           OPC_EmitInteger, MVT::i32, 0, 
/*93572*/           OPC_EmitInteger, MVT::i32, 1, 
/*93575*/           OPC_EmitInteger, MVT::i32, 0, 
/*93578*/           OPC_EmitInteger, MVT::i32, 0, 
/*93581*/           OPC_EmitInteger, MVT::i32, 0, 
/*93584*/           OPC_EmitInteger, MVT::i32, 0, 
/*93587*/           OPC_EmitInteger, MVT::i32, 0, 
/*93590*/           OPC_EmitInteger, MVT::i32, 0, 
/*93593*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93605*/           OPC_EmitInteger, MVT::i32, 0, 
/*93608*/           OPC_EmitInteger, MVT::i32, 0, 
/*93611*/           OPC_EmitInteger, MVT::i32, 0, 
/*93614*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93626*/           OPC_EmitInteger, MVT::i32, 1, 
/*93629*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93632*/           OPC_EmitInteger, MVT::i32, 0, 
/*93635*/           OPC_EmitInteger, MVT::i32, 0, 
/*93638*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93664*/           OPC_EmitInteger, MVT::i32, 0, 
/*93667*/           OPC_EmitInteger, MVT::i32, 0, 
/*93670*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93682*/           OPC_EmitInteger, MVT::i32, 0, 
/*93685*/           OPC_EmitInteger, MVT::i32, 0, 
/*93688*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93700*/           OPC_EmitInteger, MVT::i32, 0, 
/*93703*/           OPC_EmitInteger, MVT::i32, 0, 
/*93706*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93718*/           OPC_EmitInteger, MVT::i32, 1, 
/*93721*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93724*/           OPC_EmitInteger, MVT::i32, 0, 
/*93727*/           OPC_EmitInteger, MVT::i32, 0, 
/*93730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93754*/         /*Scope*/ 67|128,2/*323*/, /*->94079*/
/*93756*/           OPC_CheckChild0Same, 1,
/*93758*/           OPC_CheckChild1Same, 0,
/*93760*/           OPC_MoveParent,
/*93761*/           OPC_CheckType, MVT::i32,
/*93763*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93765*/           OPC_EmitInteger, MVT::i32, 0, 
/*93768*/           OPC_EmitInteger, MVT::i32, 0, 
/*93771*/           OPC_EmitInteger, MVT::i32, 0, 
/*93774*/           OPC_EmitInteger, MVT::i32, 0, 
/*93777*/           OPC_EmitInteger, MVT::i32, 1, 
/*93780*/           OPC_EmitInteger, MVT::i32, 0, 
/*93783*/           OPC_EmitInteger, MVT::i32, 0, 
/*93786*/           OPC_EmitInteger, MVT::i32, 0, 
/*93789*/           OPC_EmitInteger, MVT::i32, 0, 
/*93792*/           OPC_EmitInteger, MVT::i32, 0, 
/*93795*/           OPC_EmitInteger, MVT::i32, 0, 
/*93798*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93810*/           OPC_EmitInteger, MVT::i32, 0, 
/*93813*/           OPC_EmitInteger, MVT::i32, 0, 
/*93816*/           OPC_EmitInteger, MVT::i32, 0, 
/*93819*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93831*/           OPC_EmitInteger, MVT::i32, 1, 
/*93834*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93837*/           OPC_EmitInteger, MVT::i32, 0, 
/*93840*/           OPC_EmitInteger, MVT::i32, 0, 
/*93843*/           OPC_Scope, 116, /*->93961*/ // 2 children in Scope
/*93845*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93871*/             OPC_EmitInteger, MVT::i32, 0, 
/*93874*/             OPC_EmitInteger, MVT::i32, 0, 
/*93877*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93889*/             OPC_EmitInteger, MVT::i32, 0, 
/*93892*/             OPC_EmitInteger, MVT::i32, 0, 
/*93895*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93907*/             OPC_EmitInteger, MVT::i32, 0, 
/*93910*/             OPC_EmitInteger, MVT::i32, 0, 
/*93913*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93925*/             OPC_EmitInteger, MVT::i32, 1, 
/*93928*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93931*/             OPC_EmitInteger, MVT::i32, 0, 
/*93934*/             OPC_EmitInteger, MVT::i32, 0, 
/*93937*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93961*/           /*Scope*/ 116, /*->94078*/
/*93962*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93988*/             OPC_EmitInteger, MVT::i32, 0, 
/*93991*/             OPC_EmitInteger, MVT::i32, 0, 
/*93994*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94006*/             OPC_EmitInteger, MVT::i32, 0, 
/*94009*/             OPC_EmitInteger, MVT::i32, 0, 
/*94012*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94024*/             OPC_EmitInteger, MVT::i32, 0, 
/*94027*/             OPC_EmitInteger, MVT::i32, 0, 
/*94030*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94042*/             OPC_EmitInteger, MVT::i32, 1, 
/*94045*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94048*/             OPC_EmitInteger, MVT::i32, 0, 
/*94051*/             OPC_EmitInteger, MVT::i32, 0, 
/*94054*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94078*/           0, /*End of Scope*/
/*94079*/         /*Scope*/ 75|128,1/*203*/, /*->94284*/
/*94081*/           OPC_CheckChild0Same, 0,
/*94083*/           OPC_CheckChild1Same, 1,
/*94085*/           OPC_MoveParent,
/*94086*/           OPC_CheckType, MVT::i32,
/*94088*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94090*/           OPC_EmitInteger, MVT::i32, 0, 
/*94093*/           OPC_EmitInteger, MVT::i32, 0, 
/*94096*/           OPC_EmitInteger, MVT::i32, 0, 
/*94099*/           OPC_EmitInteger, MVT::i32, 0, 
/*94102*/           OPC_EmitInteger, MVT::i32, 1, 
/*94105*/           OPC_EmitInteger, MVT::i32, 0, 
/*94108*/           OPC_EmitInteger, MVT::i32, 0, 
/*94111*/           OPC_EmitInteger, MVT::i32, 0, 
/*94114*/           OPC_EmitInteger, MVT::i32, 0, 
/*94117*/           OPC_EmitInteger, MVT::i32, 0, 
/*94120*/           OPC_EmitInteger, MVT::i32, 0, 
/*94123*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94135*/           OPC_EmitInteger, MVT::i32, 0, 
/*94138*/           OPC_EmitInteger, MVT::i32, 0, 
/*94141*/           OPC_EmitInteger, MVT::i32, 0, 
/*94144*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94156*/           OPC_EmitInteger, MVT::i32, 1, 
/*94159*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94162*/           OPC_EmitInteger, MVT::i32, 0, 
/*94165*/           OPC_EmitInteger, MVT::i32, 0, 
/*94168*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94194*/           OPC_EmitInteger, MVT::i32, 0, 
/*94197*/           OPC_EmitInteger, MVT::i32, 0, 
/*94200*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94212*/           OPC_EmitInteger, MVT::i32, 0, 
/*94215*/           OPC_EmitInteger, MVT::i32, 0, 
/*94218*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94230*/           OPC_EmitInteger, MVT::i32, 0, 
/*94233*/           OPC_EmitInteger, MVT::i32, 0, 
/*94236*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94248*/           OPC_EmitInteger, MVT::i32, 1, 
/*94251*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94254*/           OPC_EmitInteger, MVT::i32, 0, 
/*94257*/           OPC_EmitInteger, MVT::i32, 0, 
/*94260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94284*/         0, /*End of Scope*/
/*94285*/       0, /*End of Scope*/
/*94286*/     /*Scope*/ 31|128,1/*159*/, /*->94447*/
/*94288*/       OPC_RecordChild0, // #0 = $src0
/*94289*/       OPC_RecordChild1, // #1 = $src1
/*94290*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->94408
/*94293*/         OPC_Scope, 100, /*->94395*/ // 2 children in Scope
/*94295*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94297*/           OPC_EmitInteger, MVT::i32, 0, 
/*94300*/           OPC_EmitInteger, MVT::i32, 0, 
/*94303*/           OPC_EmitInteger, MVT::i32, 1, 
/*94306*/           OPC_EmitInteger, MVT::i32, 0, 
/*94309*/           OPC_EmitInteger, MVT::i32, 0, 
/*94312*/           OPC_EmitInteger, MVT::i32, 0, 
/*94315*/           OPC_EmitInteger, MVT::i32, 0, 
/*94318*/           OPC_EmitInteger, MVT::i32, 0, 
/*94321*/           OPC_EmitInteger, MVT::i32, 0, 
/*94324*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94336*/           OPC_EmitInteger, MVT::i32, 0, 
/*94339*/           OPC_EmitInteger, MVT::i32, 0, 
/*94342*/           OPC_EmitInteger, MVT::i32, 0, 
/*94345*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94357*/           OPC_EmitInteger, MVT::i32, 1, 
/*94360*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94363*/           OPC_EmitInteger, MVT::i32, 0, 
/*94366*/           OPC_EmitInteger, MVT::i32, 0, 
/*94369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*94395*/         /*Scope*/ 11, /*->94407*/
/*94396*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94398*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*94407*/         0, /*End of Scope*/
/*94408*/       /*SwitchType*/ 10, MVT::i16,// ->94420
/*94410*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*94412*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*94420*/       /*SwitchType*/ 11, MVT::i64,// ->94433
/*94422*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94424*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*94433*/       /*SwitchType*/ 11, MVT::i1,// ->94446
/*94435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94437*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*94446*/       0, // EndSwitchType
/*94447*/     0, /*End of Scope*/
/*94448*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->94560
/*94451*/     OPC_RecordMemRef,
/*94452*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*94453*/     OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:slc:tfe
/*94454*/     OPC_Scope, 47, /*->94503*/ // 2 children in Scope
/*94456*/       OPC_RecordChild2, // #2 = $vdata
/*94457*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->94480
/*94460*/         OPC_CheckChild2Type, MVT::v2i32,
/*94462*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*94464*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*94466*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*94469*/         OPC_EmitMergeInputChains1_0,
/*94470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*94480*/       /*SwitchType*/ 20, MVT::i64,// ->94502
/*94482*/         OPC_CheckChild2Type, MVT::v2i64,
/*94484*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*94486*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*94488*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectFlat:$ #3 #4 #5
/*94491*/         OPC_EmitMergeInputChains1_0,
/*94492*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*94502*/       0, // EndSwitchType
/*94503*/     /*Scope*/ 55, /*->94559*/
/*94504*/       OPC_CheckChild1Type, MVT::i64,
/*94506*/       OPC_RecordChild2, // #2 = $data
/*94507*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->94533
/*94510*/         OPC_CheckChild2Type, MVT::v2i32,
/*94512*/         OPC_CheckPredicate, 30, // Predicate_AMDGPUatomic_cmp_swap_global
/*94514*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*94516*/         OPC_EmitMergeInputChains1_0,
/*94517*/         OPC_EmitInteger, MVT::i1, 0, 
/*94520*/         OPC_EmitInteger, MVT::i1, 0, 
/*94523*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 i64:i64:$addr, v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1)
/*94533*/       /*SwitchType*/ 23, MVT::i64,// ->94558
/*94535*/         OPC_CheckChild2Type, MVT::v2i64,
/*94537*/         OPC_CheckPredicate, 30, // Predicate_AMDGPUatomic_cmp_swap_global
/*94539*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*94541*/         OPC_EmitMergeInputChains1_0,
/*94542*/         OPC_EmitInteger, MVT::i1, 0, 
/*94545*/         OPC_EmitInteger, MVT::i1, 0, 
/*94548*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 i64:i64:$addr, v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$addr, ?:v2i64:$data, 0:i1, 0:i1)
/*94558*/       0, // EndSwitchType
/*94559*/     0, /*End of Scope*/
/*94560*/   /*SwitchOpcode*/ 53|128,8/*1077*/, TARGET_VAL(ISD::ADD),// ->95641
/*94564*/     OPC_Scope, 54, /*->94620*/ // 6 children in Scope
/*94566*/       OPC_MoveChild0,
/*94567*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*94570*/       OPC_MoveChild0,
/*94571*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*94574*/       OPC_RecordChild0, // #0 = $src0
/*94575*/       OPC_CheckChild0Type, MVT::i32,
/*94577*/       OPC_RecordChild1, // #1 = $src1
/*94578*/       OPC_MoveChild2,
/*94579*/       OPC_CheckCondCode, ISD::SETUGT,
/*94581*/       OPC_MoveParent,
/*94582*/       OPC_CheckType, MVT::i1,
/*94584*/       OPC_MoveParent,
/*94585*/       OPC_MoveChild1,
/*94586*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*94589*/       OPC_CheckChild0Same, 0,
/*94591*/       OPC_CheckChild1Same, 1,
/*94593*/       OPC_MoveParent,
/*94594*/       OPC_MoveChild2,
/*94595*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*94598*/       OPC_CheckChild0Same, 1,
/*94600*/       OPC_CheckChild1Same, 0,
/*94602*/       OPC_MoveParent,
/*94603*/       OPC_CheckPredicate, 50, // Predicate_select_oneuse
/*94605*/       OPC_MoveParent,
/*94606*/       OPC_RecordChild1, // #2 = $src2
/*94607*/       OPC_CheckType, MVT::i32,
/*94609*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94611*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94620*/     /*Scope*/ 54, /*->94675*/
/*94621*/       OPC_RecordChild0, // #0 = $src2
/*94622*/       OPC_MoveChild1,
/*94623*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*94626*/       OPC_MoveChild0,
/*94627*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*94630*/       OPC_RecordChild0, // #1 = $src0
/*94631*/       OPC_CheckChild0Type, MVT::i32,
/*94633*/       OPC_RecordChild1, // #2 = $src1
/*94634*/       OPC_MoveChild2,
/*94635*/       OPC_CheckCondCode, ISD::SETUGT,
/*94637*/       OPC_MoveParent,
/*94638*/       OPC_CheckType, MVT::i1,
/*94640*/       OPC_MoveParent,
/*94641*/       OPC_MoveChild1,
/*94642*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*94645*/       OPC_CheckChild0Same, 1,
/*94647*/       OPC_CheckChild1Same, 2,
/*94649*/       OPC_MoveParent,
/*94650*/       OPC_MoveChild2,
/*94651*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*94654*/       OPC_CheckChild0Same, 2,
/*94656*/       OPC_CheckChild1Same, 1,
/*94658*/       OPC_MoveParent,
/*94659*/       OPC_CheckPredicate, 50, // Predicate_select_oneuse
/*94661*/       OPC_MoveParent,
/*94662*/       OPC_CheckType, MVT::i32,
/*94664*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94666*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94675*/     /*Scope*/ 15|128,1/*143*/, /*->94820*/
/*94677*/       OPC_MoveChild0,
/*94678*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->94721
/*94682*/         OPC_CheckChild0Integer, 1, 
/*94684*/         OPC_RecordChild1, // #0 = $a
/*94685*/         OPC_CheckChild1Type, MVT::i32,
/*94687*/         OPC_MoveParent,
/*94688*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94699*/         OPC_CheckType, MVT::i32,
/*94701*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94703*/         OPC_EmitInteger, MVT::i32, 0, 
/*94706*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*94713*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*94721*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->94819
/*94724*/         OPC_MoveChild0,
/*94725*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*94728*/         OPC_RecordChild0, // #0 = $src0
/*94729*/         OPC_RecordChild1, // #1 = $src1
/*94730*/         OPC_MoveParent,
/*94731*/         OPC_MoveChild1,
/*94732*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*94735*/         OPC_Scope, 22, /*->94759*/ // 3 children in Scope
/*94737*/           OPC_CheckChild0Same, 0,
/*94739*/           OPC_CheckChild1Same, 1,
/*94741*/           OPC_MoveParent,
/*94742*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94744*/           OPC_MoveParent,
/*94745*/           OPC_RecordChild1, // #2 = $src2
/*94746*/           OPC_CheckType, MVT::i32,
/*94748*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94759*/         /*Scope*/ 35, /*->94795*/
/*94760*/           OPC_CheckChild0Same, 1,
/*94762*/           OPC_CheckChild1Same, 0,
/*94764*/           OPC_MoveParent,
/*94765*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94767*/           OPC_MoveParent,
/*94768*/           OPC_RecordChild1, // #2 = $src2
/*94769*/           OPC_CheckType, MVT::i32,
/*94771*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94773*/           OPC_Scope, 9, /*->94784*/ // 2 children in Scope
/*94775*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94784*/           /*Scope*/ 9, /*->94794*/
/*94785*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94794*/           0, /*End of Scope*/
/*94795*/         /*Scope*/ 22, /*->94818*/
/*94796*/           OPC_CheckChild0Same, 0,
/*94798*/           OPC_CheckChild1Same, 1,
/*94800*/           OPC_MoveParent,
/*94801*/           OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94803*/           OPC_MoveParent,
/*94804*/           OPC_RecordChild1, // #2 = $src2
/*94805*/           OPC_CheckType, MVT::i32,
/*94807*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94818*/         0, /*End of Scope*/
/*94819*/       0, // EndSwitchOpcode
/*94820*/     /*Scope*/ 97, /*->94918*/
/*94821*/       OPC_RecordChild0, // #0 = $src2
/*94822*/       OPC_MoveChild1,
/*94823*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*94826*/       OPC_MoveChild0,
/*94827*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*94830*/       OPC_RecordChild0, // #1 = $src0
/*94831*/       OPC_RecordChild1, // #2 = $src1
/*94832*/       OPC_MoveParent,
/*94833*/       OPC_MoveChild1,
/*94834*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*94837*/       OPC_Scope, 21, /*->94860*/ // 3 children in Scope
/*94839*/         OPC_CheckChild0Same, 1,
/*94841*/         OPC_CheckChild1Same, 2,
/*94843*/         OPC_MoveParent,
/*94844*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94846*/         OPC_MoveParent,
/*94847*/         OPC_CheckType, MVT::i32,
/*94849*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94851*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                  // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94860*/       /*Scope*/ 34, /*->94895*/
/*94861*/         OPC_CheckChild0Same, 2,
/*94863*/         OPC_CheckChild1Same, 1,
/*94865*/         OPC_MoveParent,
/*94866*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94868*/         OPC_MoveParent,
/*94869*/         OPC_CheckType, MVT::i32,
/*94871*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94873*/         OPC_Scope, 9, /*->94884*/ // 2 children in Scope
/*94875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94884*/         /*Scope*/ 9, /*->94894*/
/*94885*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94894*/         0, /*End of Scope*/
/*94895*/       /*Scope*/ 21, /*->94917*/
/*94896*/         OPC_CheckChild0Same, 1,
/*94898*/         OPC_CheckChild1Same, 2,
/*94900*/         OPC_MoveParent,
/*94901*/         OPC_CheckPredicate, 50, // Predicate_sub_oneuse
/*94903*/         OPC_MoveParent,
/*94904*/         OPC_CheckType, MVT::i32,
/*94906*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94908*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                      MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                  // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*94917*/       0, /*End of Scope*/
/*94918*/     /*Scope*/ 42|128,2/*298*/, /*->95218*/
/*94920*/       OPC_MoveChild0,
/*94921*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->95044
/*94925*/         OPC_RecordChild0, // #0 = $src0
/*94926*/         OPC_RecordChild1, // #1 = $src1
/*94927*/         OPC_MoveParent,
/*94928*/         OPC_RecordChild1, // #2 = $src2
/*94929*/         OPC_CheckType, MVT::i32,
/*94931*/         OPC_Scope, 98, /*->95031*/ // 2 children in Scope
/*94933*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94935*/           OPC_EmitInteger, MVT::i32, 0, 
/*94938*/           OPC_EmitInteger, MVT::i32, 0, 
/*94941*/           OPC_EmitInteger, MVT::i32, 0, 
/*94944*/           OPC_EmitInteger, MVT::i32, 0, 
/*94947*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94959*/           OPC_EmitInteger, MVT::i32, 0, 
/*94962*/           OPC_EmitInteger, MVT::i32, 0, 
/*94965*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94977*/           OPC_EmitInteger, MVT::i32, 0, 
/*94980*/           OPC_EmitInteger, MVT::i32, 0, 
/*94983*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94995*/           OPC_EmitInteger, MVT::i32, 1, 
/*94998*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95001*/           OPC_EmitInteger, MVT::i32, 0, 
/*95004*/           OPC_EmitInteger, MVT::i32, 0, 
/*95007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95031*/         /*Scope*/ 11, /*->95043*/
/*95032*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95043*/         0, /*End of Scope*/
/*95044*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->95166
/*95047*/         OPC_RecordChild0, // #0 = $src0
/*95048*/         OPC_RecordChild1, // #1 = $src1
/*95049*/         OPC_MoveParent,
/*95050*/         OPC_RecordChild1, // #2 = $src2
/*95051*/         OPC_CheckType, MVT::i32,
/*95053*/         OPC_Scope, 98, /*->95153*/ // 2 children in Scope
/*95055*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*95057*/           OPC_EmitInteger, MVT::i32, 0, 
/*95060*/           OPC_EmitInteger, MVT::i32, 0, 
/*95063*/           OPC_EmitInteger, MVT::i32, 0, 
/*95066*/           OPC_EmitInteger, MVT::i32, 0, 
/*95069*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95081*/           OPC_EmitInteger, MVT::i32, 0, 
/*95084*/           OPC_EmitInteger, MVT::i32, 0, 
/*95087*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95099*/           OPC_EmitInteger, MVT::i32, 0, 
/*95102*/           OPC_EmitInteger, MVT::i32, 0, 
/*95105*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95117*/           OPC_EmitInteger, MVT::i32, 1, 
/*95120*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95123*/           OPC_EmitInteger, MVT::i32, 0, 
/*95126*/           OPC_EmitInteger, MVT::i32, 0, 
/*95129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95153*/         /*Scope*/ 11, /*->95165*/
/*95154*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95165*/         0, /*End of Scope*/
/*95166*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->95199
/*95169*/         OPC_RecordChild0, // #0 = $src0
/*95170*/         OPC_RecordChild1, // #1 = $src1
/*95171*/         OPC_MoveParent,
/*95172*/         OPC_RecordChild1, // #2 = $src2
/*95173*/         OPC_CheckType, MVT::i16,
/*95175*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95177*/         OPC_Scope, 9, /*->95188*/ // 2 children in Scope
/*95179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*95188*/         /*Scope*/ 9, /*->95198*/
/*95189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*95198*/         0, /*End of Scope*/
/*95199*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->95217
/*95202*/         OPC_RecordChild0, // #0 = $popcnt
/*95203*/         OPC_MoveParent,
/*95204*/         OPC_RecordChild1, // #1 = $val
/*95205*/         OPC_CheckType, MVT::i32,
/*95207*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95209*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*95217*/       0, // EndSwitchOpcode
/*95218*/     /*Scope*/ 36|128,3/*420*/, /*->95640*/
/*95220*/       OPC_RecordChild0, // #0 = $src2
/*95221*/       OPC_Scope, 25|128,2/*281*/, /*->95505*/ // 2 children in Scope
/*95224*/         OPC_MoveChild1,
/*95225*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->95245
/*95229*/           OPC_RecordChild0, // #1 = $src0
/*95230*/           OPC_RecordChild1, // #2 = $src1
/*95231*/           OPC_MoveParent,
/*95232*/           OPC_CheckType, MVT::i16,
/*95234*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*95245*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->95262
/*95248*/           OPC_RecordChild0, // #1 = $popcnt
/*95249*/           OPC_MoveParent,
/*95250*/           OPC_CheckType, MVT::i32,
/*95252*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*95262*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->95383
/*95265*/           OPC_RecordChild0, // #1 = $src0
/*95266*/           OPC_RecordChild1, // #2 = $src1
/*95267*/           OPC_MoveParent,
/*95268*/           OPC_CheckType, MVT::i32,
/*95270*/           OPC_Scope, 11, /*->95283*/ // 2 children in Scope
/*95272*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95274*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95283*/           /*Scope*/ 98, /*->95382*/
/*95284*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*95286*/             OPC_EmitInteger, MVT::i32, 0, 
/*95289*/             OPC_EmitInteger, MVT::i32, 0, 
/*95292*/             OPC_EmitInteger, MVT::i32, 0, 
/*95295*/             OPC_EmitInteger, MVT::i32, 0, 
/*95298*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95310*/             OPC_EmitInteger, MVT::i32, 0, 
/*95313*/             OPC_EmitInteger, MVT::i32, 0, 
/*95316*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95328*/             OPC_EmitInteger, MVT::i32, 0, 
/*95331*/             OPC_EmitInteger, MVT::i32, 0, 
/*95334*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95346*/             OPC_EmitInteger, MVT::i32, 1, 
/*95349*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95352*/             OPC_EmitInteger, MVT::i32, 0, 
/*95355*/             OPC_EmitInteger, MVT::i32, 0, 
/*95358*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95382*/           0, /*End of Scope*/
/*95383*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->95504
/*95386*/           OPC_RecordChild0, // #1 = $src0
/*95387*/           OPC_RecordChild1, // #2 = $src1
/*95388*/           OPC_MoveParent,
/*95389*/           OPC_CheckType, MVT::i32,
/*95391*/           OPC_Scope, 11, /*->95404*/ // 2 children in Scope
/*95393*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95395*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95404*/           /*Scope*/ 98, /*->95503*/
/*95405*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95407*/             OPC_EmitInteger, MVT::i32, 0, 
/*95410*/             OPC_EmitInteger, MVT::i32, 0, 
/*95413*/             OPC_EmitInteger, MVT::i32, 0, 
/*95416*/             OPC_EmitInteger, MVT::i32, 0, 
/*95419*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95431*/             OPC_EmitInteger, MVT::i32, 0, 
/*95434*/             OPC_EmitInteger, MVT::i32, 0, 
/*95437*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95449*/             OPC_EmitInteger, MVT::i32, 0, 
/*95452*/             OPC_EmitInteger, MVT::i32, 0, 
/*95455*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95467*/             OPC_EmitInteger, MVT::i32, 1, 
/*95470*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95473*/             OPC_EmitInteger, MVT::i32, 0, 
/*95476*/             OPC_EmitInteger, MVT::i32, 0, 
/*95479*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95503*/           0, /*End of Scope*/
/*95504*/         0, // EndSwitchOpcode
/*95505*/       /*Scope*/ 4|128,1/*132*/, /*->95639*/
/*95507*/         OPC_RecordChild1, // #1 = $src1
/*95508*/         OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->95626
/*95511*/           OPC_Scope, 100, /*->95613*/ // 2 children in Scope
/*95513*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95515*/             OPC_EmitInteger, MVT::i32, 0, 
/*95518*/             OPC_EmitInteger, MVT::i32, 0, 
/*95521*/             OPC_EmitInteger, MVT::i32, 1, 
/*95524*/             OPC_EmitInteger, MVT::i32, 0, 
/*95527*/             OPC_EmitInteger, MVT::i32, 0, 
/*95530*/             OPC_EmitInteger, MVT::i32, 0, 
/*95533*/             OPC_EmitInteger, MVT::i32, 0, 
/*95536*/             OPC_EmitInteger, MVT::i32, 0, 
/*95539*/             OPC_EmitInteger, MVT::i32, 0, 
/*95542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95554*/             OPC_EmitInteger, MVT::i32, 0, 
/*95557*/             OPC_EmitInteger, MVT::i32, 0, 
/*95560*/             OPC_EmitInteger, MVT::i32, 0, 
/*95563*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95575*/             OPC_EmitInteger, MVT::i32, 1, 
/*95578*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95581*/             OPC_EmitInteger, MVT::i32, 0, 
/*95584*/             OPC_EmitInteger, MVT::i32, 0, 
/*95587*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*95613*/           /*Scope*/ 11, /*->95625*/
/*95614*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95616*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*95625*/           0, /*End of Scope*/
/*95626*/         /*SwitchType*/ 10, MVT::i16,// ->95638
/*95628*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*95638*/         0, // EndSwitchType
/*95639*/       0, /*End of Scope*/
/*95640*/     0, /*End of Scope*/
/*95641*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->95671
/*95644*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*95645*/     OPC_RecordChild1, // #1 = $addr
/*95646*/     OPC_RecordChild2, // #2 = $chan
/*95647*/     OPC_MoveChild2,
/*95648*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95651*/     OPC_CheckType, MVT::i32,
/*95653*/     OPC_MoveParent,
/*95654*/     OPC_CheckType, MVT::i32,
/*95656*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95658*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*95661*/     OPC_EmitMergeInputChains1_0,
/*95662*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*95671*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->95702
/*95674*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*95675*/     OPC_RecordChild1, // #1 = $val
/*95676*/     OPC_CheckChild1Type, MVT::i32,
/*95678*/     OPC_RecordChild2, // #2 = $addr
/*95679*/     OPC_RecordChild3, // #3 = $chan
/*95680*/     OPC_MoveChild3,
/*95681*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95684*/     OPC_CheckType, MVT::i32,
/*95686*/     OPC_MoveParent,
/*95687*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95689*/     OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*95692*/     OPC_EmitMergeInputChains1_0,
/*95693*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*95702*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::EXPORT),// ->95761
/*95705*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*95706*/     OPC_RecordChild1, // #1 = $en
/*95707*/     OPC_MoveChild1,
/*95708*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95711*/     OPC_CheckType, MVT::i8,
/*95713*/     OPC_MoveParent,
/*95714*/     OPC_RecordChild2, // #2 = $vm
/*95715*/     OPC_MoveChild2,
/*95716*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95719*/     OPC_CheckType, MVT::i1,
/*95721*/     OPC_MoveParent,
/*95722*/     OPC_RecordChild3, // #3 = $tgt
/*95723*/     OPC_MoveChild3,
/*95724*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95727*/     OPC_CheckType, MVT::i8,
/*95729*/     OPC_MoveParent,
/*95730*/     OPC_RecordChild4, // #4 = $compr
/*95731*/     OPC_MoveChild4,
/*95732*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95735*/     OPC_MoveParent,
/*95736*/     OPC_RecordChild5, // #5 = $src0
/*95737*/     OPC_CheckChild5Type, MVT::f32,
/*95739*/     OPC_RecordChild6, // #6 = $src1
/*95740*/     OPC_RecordChild7, // #7 = $src2
/*95741*/     OPC_MoveChild, 8,
/*95743*/     OPC_RecordNode, // #8 = $src3
/*95744*/     OPC_MoveParent,
/*95745*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95747*/     OPC_EmitMergeInputChains1_0,
/*95748*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                  8/*#Ops*/, 3, 5, 6, 7, 8, 2, 4, 1, 
              // Src: (AMDGPUexport (timm:i8):$en, (timm:i1):$vm, (timm:i8):$tgt, (timm:i1):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 15
              // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*95761*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->95820
/*95764*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*95765*/     OPC_RecordChild1, // #1 = $en
/*95766*/     OPC_MoveChild1,
/*95767*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95770*/     OPC_CheckType, MVT::i8,
/*95772*/     OPC_MoveParent,
/*95773*/     OPC_RecordChild2, // #2 = $vm
/*95774*/     OPC_MoveChild2,
/*95775*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95778*/     OPC_CheckType, MVT::i1,
/*95780*/     OPC_MoveParent,
/*95781*/     OPC_RecordChild3, // #3 = $tgt
/*95782*/     OPC_MoveChild3,
/*95783*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95786*/     OPC_CheckType, MVT::i8,
/*95788*/     OPC_MoveParent,
/*95789*/     OPC_RecordChild4, // #4 = $compr
/*95790*/     OPC_MoveChild4,
/*95791*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95794*/     OPC_MoveParent,
/*95795*/     OPC_RecordChild5, // #5 = $src0
/*95796*/     OPC_CheckChild5Type, MVT::f32,
/*95798*/     OPC_RecordChild6, // #6 = $src1
/*95799*/     OPC_RecordChild7, // #7 = $src2
/*95800*/     OPC_MoveChild, 8,
/*95802*/     OPC_RecordNode, // #8 = $src3
/*95803*/     OPC_MoveParent,
/*95804*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95806*/     OPC_EmitMergeInputChains1_0,
/*95807*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                  8/*#Ops*/, 3, 5, 6, 7, 8, 2, 4, 1, 
              // Src: (AMDGPUexport_done (timm:i8):$en, (timm:i1):$vm, (timm:i8):$tgt, (timm:i1):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 15
              // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*95820*/   /*SwitchOpcode*/ 110|128,4/*622*/, TARGET_VAL(ISD::SMAX),// ->96446
/*95824*/     OPC_Scope, 53|128,3/*437*/, /*->96264*/ // 4 children in Scope
/*95827*/       OPC_MoveChild0,
/*95828*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*95831*/       OPC_Scope, 109|128,1/*237*/, /*->96071*/ // 3 children in Scope
/*95834*/         OPC_RecordChild0, // #0 = $src0
/*95835*/         OPC_RecordChild1, // #1 = $src1
/*95836*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95838*/         OPC_MoveParent,
/*95839*/         OPC_MoveChild1,
/*95840*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*95843*/         OPC_Scope, 56, /*->95901*/ // 4 children in Scope
/*95845*/           OPC_MoveChild0,
/*95846*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*95849*/           OPC_Scope, 24, /*->95875*/ // 2 children in Scope
/*95851*/             OPC_CheckChild0Same, 0,
/*95853*/             OPC_CheckChild1Same, 1,
/*95855*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95857*/             OPC_MoveParent,
/*95858*/             OPC_RecordChild1, // #2 = $src2
/*95859*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95861*/             OPC_MoveParent,
/*95862*/             OPC_CheckType, MVT::i32,
/*95864*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95866*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95875*/           /*Scope*/ 24, /*->95900*/
/*95876*/             OPC_CheckChild0Same, 1,
/*95878*/             OPC_CheckChild1Same, 0,
/*95880*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95882*/             OPC_MoveParent,
/*95883*/             OPC_RecordChild1, // #2 = $src2
/*95884*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95886*/             OPC_MoveParent,
/*95887*/             OPC_CheckType, MVT::i32,
/*95889*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95891*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95900*/           0, /*End of Scope*/
/*95901*/         /*Scope*/ 55, /*->95957*/
/*95902*/           OPC_RecordChild0, // #2 = $src2
/*95903*/           OPC_MoveChild1,
/*95904*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*95907*/           OPC_Scope, 23, /*->95932*/ // 2 children in Scope
/*95909*/             OPC_CheckChild0Same, 0,
/*95911*/             OPC_CheckChild1Same, 1,
/*95913*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95915*/             OPC_MoveParent,
/*95916*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95918*/             OPC_MoveParent,
/*95919*/             OPC_CheckType, MVT::i32,
/*95921*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95923*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95932*/           /*Scope*/ 23, /*->95956*/
/*95933*/             OPC_CheckChild0Same, 1,
/*95935*/             OPC_CheckChild1Same, 0,
/*95937*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95939*/             OPC_MoveParent,
/*95940*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95942*/             OPC_MoveParent,
/*95943*/             OPC_CheckType, MVT::i32,
/*95945*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95947*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95956*/           0, /*End of Scope*/
/*95957*/         /*Scope*/ 56, /*->96014*/
/*95958*/           OPC_MoveChild0,
/*95959*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*95962*/           OPC_Scope, 24, /*->95988*/ // 2 children in Scope
/*95964*/             OPC_CheckChild0Same, 1,
/*95966*/             OPC_CheckChild1Same, 0,
/*95968*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95970*/             OPC_MoveParent,
/*95971*/             OPC_RecordChild1, // #2 = $src2
/*95972*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95974*/             OPC_MoveParent,
/*95975*/             OPC_CheckType, MVT::i32,
/*95977*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95979*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*95988*/           /*Scope*/ 24, /*->96013*/
/*95989*/             OPC_CheckChild0Same, 0,
/*95991*/             OPC_CheckChild1Same, 1,
/*95993*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*95995*/             OPC_MoveParent,
/*95996*/             OPC_RecordChild1, // #2 = $src2
/*95997*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*95999*/             OPC_MoveParent,
/*96000*/             OPC_CheckType, MVT::i32,
/*96002*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96004*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96013*/           0, /*End of Scope*/
/*96014*/         /*Scope*/ 55, /*->96070*/
/*96015*/           OPC_RecordChild0, // #2 = $src2
/*96016*/           OPC_MoveChild1,
/*96017*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96020*/           OPC_Scope, 23, /*->96045*/ // 2 children in Scope
/*96022*/             OPC_CheckChild0Same, 1,
/*96024*/             OPC_CheckChild1Same, 0,
/*96026*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96028*/             OPC_MoveParent,
/*96029*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96031*/             OPC_MoveParent,
/*96032*/             OPC_CheckType, MVT::i32,
/*96034*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96036*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96045*/           /*Scope*/ 23, /*->96069*/
/*96046*/             OPC_CheckChild0Same, 0,
/*96048*/             OPC_CheckChild1Same, 1,
/*96050*/             OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96052*/             OPC_MoveParent,
/*96053*/             OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96055*/             OPC_MoveParent,
/*96056*/             OPC_CheckType, MVT::i32,
/*96058*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96060*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96069*/           0, /*End of Scope*/
/*96070*/         0, /*End of Scope*/
/*96071*/       /*Scope*/ 95, /*->96167*/
/*96072*/         OPC_MoveChild0,
/*96073*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96076*/         OPC_RecordChild0, // #0 = $src0
/*96077*/         OPC_RecordChild1, // #1 = $src1
/*96078*/         OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96080*/         OPC_MoveParent,
/*96081*/         OPC_RecordChild1, // #2 = $src2
/*96082*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96084*/         OPC_MoveParent,
/*96085*/         OPC_MoveChild1,
/*96086*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*96089*/         OPC_Scope, 20, /*->96111*/ // 3 children in Scope
/*96091*/           OPC_CheckChild0Same, 0,
/*96093*/           OPC_CheckChild1Same, 1,
/*96095*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96097*/           OPC_MoveParent,
/*96098*/           OPC_CheckType, MVT::i32,
/*96100*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96111*/         /*Scope*/ 33, /*->96145*/
/*96112*/           OPC_CheckChild0Same, 1,
/*96114*/           OPC_CheckChild1Same, 0,
/*96116*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96118*/           OPC_MoveParent,
/*96119*/           OPC_CheckType, MVT::i32,
/*96121*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96123*/           OPC_Scope, 9, /*->96134*/ // 2 children in Scope
/*96125*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96134*/           /*Scope*/ 9, /*->96144*/
/*96135*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96144*/           0, /*End of Scope*/
/*96145*/         /*Scope*/ 20, /*->96166*/
/*96146*/           OPC_CheckChild0Same, 0,
/*96148*/           OPC_CheckChild1Same, 1,
/*96150*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96152*/           OPC_MoveParent,
/*96153*/           OPC_CheckType, MVT::i32,
/*96155*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96166*/         0, /*End of Scope*/
/*96167*/       /*Scope*/ 95, /*->96263*/
/*96168*/         OPC_RecordChild0, // #0 = $src2
/*96169*/         OPC_MoveChild1,
/*96170*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*96173*/         OPC_RecordChild0, // #1 = $src0
/*96174*/         OPC_RecordChild1, // #2 = $src1
/*96175*/         OPC_CheckPredicate, 50, // Predicate_smax_oneuse
/*96177*/         OPC_MoveParent,
/*96178*/         OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96180*/         OPC_MoveParent,
/*96181*/         OPC_MoveChild1,
/*96182*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*96185*/         OPC_Scope, 20, /*->96207*/ // 3 children in Scope
/*96187*/           OPC_CheckChild0Same, 1,
/*96189*/           OPC_CheckChild1Same, 2,
/*96191*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96193*/           OPC_MoveParent,
/*96194*/           OPC_CheckType, MVT::i32,
/*96196*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96207*/         /*Scope*/ 33, /*->96241*/
/*96208*/           OPC_CheckChild0Same, 2,
/*96210*/           OPC_CheckChild1Same, 1,
/*96212*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96214*/           OPC_MoveParent,
/*96215*/           OPC_CheckType, MVT::i32,
/*96217*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96219*/           OPC_Scope, 9, /*->96230*/ // 2 children in Scope
/*96221*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96230*/           /*Scope*/ 9, /*->96240*/
/*96231*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96240*/           0, /*End of Scope*/
/*96241*/         /*Scope*/ 20, /*->96262*/
/*96242*/           OPC_CheckChild0Same, 1,
/*96244*/           OPC_CheckChild1Same, 2,
/*96246*/           OPC_CheckPredicate, 50, // Predicate_smin_oneuse
/*96248*/           OPC_MoveParent,
/*96249*/           OPC_CheckType, MVT::i32,
/*96251*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96262*/         0, /*End of Scope*/
/*96263*/       0, /*End of Scope*/
/*96264*/     /*Scope*/ 22, /*->96287*/
/*96265*/       OPC_RecordChild0, // #0 = $x
/*96266*/       OPC_MoveChild1,
/*96267*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96270*/       OPC_CheckChild0Integer, 0, 
/*96272*/       OPC_CheckChild1Same, 0,
/*96274*/       OPC_MoveParent,
/*96275*/       OPC_CheckType, MVT::i32,
/*96277*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96279*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*96287*/     /*Scope*/ 22, /*->96310*/
/*96288*/       OPC_MoveChild0,
/*96289*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96292*/       OPC_CheckChild0Integer, 0, 
/*96294*/       OPC_RecordChild1, // #0 = $x
/*96295*/       OPC_MoveParent,
/*96296*/       OPC_CheckChild1Same, 0,
/*96298*/       OPC_CheckType, MVT::i32,
/*96300*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96302*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*96310*/     /*Scope*/ 5|128,1/*133*/, /*->96445*/
/*96312*/       OPC_RecordChild0, // #0 = $src0
/*96313*/       OPC_RecordChild1, // #1 = $src1
/*96314*/       OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->96432
/*96317*/         OPC_Scope, 100, /*->96419*/ // 2 children in Scope
/*96319*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96321*/           OPC_EmitInteger, MVT::i32, 0, 
/*96324*/           OPC_EmitInteger, MVT::i32, 0, 
/*96327*/           OPC_EmitInteger, MVT::i32, 1, 
/*96330*/           OPC_EmitInteger, MVT::i32, 0, 
/*96333*/           OPC_EmitInteger, MVT::i32, 0, 
/*96336*/           OPC_EmitInteger, MVT::i32, 0, 
/*96339*/           OPC_EmitInteger, MVT::i32, 0, 
/*96342*/           OPC_EmitInteger, MVT::i32, 0, 
/*96345*/           OPC_EmitInteger, MVT::i32, 0, 
/*96348*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96360*/           OPC_EmitInteger, MVT::i32, 0, 
/*96363*/           OPC_EmitInteger, MVT::i32, 0, 
/*96366*/           OPC_EmitInteger, MVT::i32, 0, 
/*96369*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96381*/           OPC_EmitInteger, MVT::i32, 1, 
/*96384*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96387*/           OPC_EmitInteger, MVT::i32, 0, 
/*96390*/           OPC_EmitInteger, MVT::i32, 0, 
/*96393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96419*/         /*Scope*/ 11, /*->96431*/
/*96420*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96422*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*96431*/         0, /*End of Scope*/
/*96432*/       /*SwitchType*/ 10, MVT::i16,// ->96444
/*96434*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96436*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*96444*/       0, // EndSwitchType
/*96445*/     0, /*End of Scope*/
/*96446*/   /*SwitchOpcode*/ 64|128,4/*576*/, TARGET_VAL(ISD::UMAX),// ->97026
/*96450*/     OPC_Scope, 53|128,3/*437*/, /*->96890*/ // 2 children in Scope
/*96453*/       OPC_MoveChild0,
/*96454*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96457*/       OPC_Scope, 109|128,1/*237*/, /*->96697*/ // 3 children in Scope
/*96460*/         OPC_RecordChild0, // #0 = $src0
/*96461*/         OPC_RecordChild1, // #1 = $src1
/*96462*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96464*/         OPC_MoveParent,
/*96465*/         OPC_MoveChild1,
/*96466*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96469*/         OPC_Scope, 56, /*->96527*/ // 4 children in Scope
/*96471*/           OPC_MoveChild0,
/*96472*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96475*/           OPC_Scope, 24, /*->96501*/ // 2 children in Scope
/*96477*/             OPC_CheckChild0Same, 0,
/*96479*/             OPC_CheckChild1Same, 1,
/*96481*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96483*/             OPC_MoveParent,
/*96484*/             OPC_RecordChild1, // #2 = $src2
/*96485*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96487*/             OPC_MoveParent,
/*96488*/             OPC_CheckType, MVT::i32,
/*96490*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96492*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96501*/           /*Scope*/ 24, /*->96526*/
/*96502*/             OPC_CheckChild0Same, 1,
/*96504*/             OPC_CheckChild1Same, 0,
/*96506*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96508*/             OPC_MoveParent,
/*96509*/             OPC_RecordChild1, // #2 = $src2
/*96510*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96512*/             OPC_MoveParent,
/*96513*/             OPC_CheckType, MVT::i32,
/*96515*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96517*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96526*/           0, /*End of Scope*/
/*96527*/         /*Scope*/ 55, /*->96583*/
/*96528*/           OPC_RecordChild0, // #2 = $src2
/*96529*/           OPC_MoveChild1,
/*96530*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96533*/           OPC_Scope, 23, /*->96558*/ // 2 children in Scope
/*96535*/             OPC_CheckChild0Same, 0,
/*96537*/             OPC_CheckChild1Same, 1,
/*96539*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96541*/             OPC_MoveParent,
/*96542*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96544*/             OPC_MoveParent,
/*96545*/             OPC_CheckType, MVT::i32,
/*96547*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96549*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96558*/           /*Scope*/ 23, /*->96582*/
/*96559*/             OPC_CheckChild0Same, 1,
/*96561*/             OPC_CheckChild1Same, 0,
/*96563*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96565*/             OPC_MoveParent,
/*96566*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96568*/             OPC_MoveParent,
/*96569*/             OPC_CheckType, MVT::i32,
/*96571*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96573*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96582*/           0, /*End of Scope*/
/*96583*/         /*Scope*/ 56, /*->96640*/
/*96584*/           OPC_MoveChild0,
/*96585*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96588*/           OPC_Scope, 24, /*->96614*/ // 2 children in Scope
/*96590*/             OPC_CheckChild0Same, 1,
/*96592*/             OPC_CheckChild1Same, 0,
/*96594*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96596*/             OPC_MoveParent,
/*96597*/             OPC_RecordChild1, // #2 = $src2
/*96598*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96600*/             OPC_MoveParent,
/*96601*/             OPC_CheckType, MVT::i32,
/*96603*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96605*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96614*/           /*Scope*/ 24, /*->96639*/
/*96615*/             OPC_CheckChild0Same, 0,
/*96617*/             OPC_CheckChild1Same, 1,
/*96619*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96621*/             OPC_MoveParent,
/*96622*/             OPC_RecordChild1, // #2 = $src2
/*96623*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96625*/             OPC_MoveParent,
/*96626*/             OPC_CheckType, MVT::i32,
/*96628*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96630*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96639*/           0, /*End of Scope*/
/*96640*/         /*Scope*/ 55, /*->96696*/
/*96641*/           OPC_RecordChild0, // #2 = $src2
/*96642*/           OPC_MoveChild1,
/*96643*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96646*/           OPC_Scope, 23, /*->96671*/ // 2 children in Scope
/*96648*/             OPC_CheckChild0Same, 1,
/*96650*/             OPC_CheckChild1Same, 0,
/*96652*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96654*/             OPC_MoveParent,
/*96655*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96657*/             OPC_MoveParent,
/*96658*/             OPC_CheckType, MVT::i32,
/*96660*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96662*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96671*/           /*Scope*/ 23, /*->96695*/
/*96672*/             OPC_CheckChild0Same, 0,
/*96674*/             OPC_CheckChild1Same, 1,
/*96676*/             OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96678*/             OPC_MoveParent,
/*96679*/             OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96681*/             OPC_MoveParent,
/*96682*/             OPC_CheckType, MVT::i32,
/*96684*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96686*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96695*/           0, /*End of Scope*/
/*96696*/         0, /*End of Scope*/
/*96697*/       /*Scope*/ 95, /*->96793*/
/*96698*/         OPC_MoveChild0,
/*96699*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96702*/         OPC_RecordChild0, // #0 = $src0
/*96703*/         OPC_RecordChild1, // #1 = $src1
/*96704*/         OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96706*/         OPC_MoveParent,
/*96707*/         OPC_RecordChild1, // #2 = $src2
/*96708*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96710*/         OPC_MoveParent,
/*96711*/         OPC_MoveChild1,
/*96712*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96715*/         OPC_Scope, 20, /*->96737*/ // 3 children in Scope
/*96717*/           OPC_CheckChild0Same, 0,
/*96719*/           OPC_CheckChild1Same, 1,
/*96721*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96723*/           OPC_MoveParent,
/*96724*/           OPC_CheckType, MVT::i32,
/*96726*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96737*/         /*Scope*/ 33, /*->96771*/
/*96738*/           OPC_CheckChild0Same, 1,
/*96740*/           OPC_CheckChild1Same, 0,
/*96742*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96744*/           OPC_MoveParent,
/*96745*/           OPC_CheckType, MVT::i32,
/*96747*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96749*/           OPC_Scope, 9, /*->96760*/ // 2 children in Scope
/*96751*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96760*/           /*Scope*/ 9, /*->96770*/
/*96761*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96770*/           0, /*End of Scope*/
/*96771*/         /*Scope*/ 20, /*->96792*/
/*96772*/           OPC_CheckChild0Same, 0,
/*96774*/           OPC_CheckChild1Same, 1,
/*96776*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96778*/           OPC_MoveParent,
/*96779*/           OPC_CheckType, MVT::i32,
/*96781*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96792*/         0, /*End of Scope*/
/*96793*/       /*Scope*/ 95, /*->96889*/
/*96794*/         OPC_RecordChild0, // #0 = $src2
/*96795*/         OPC_MoveChild1,
/*96796*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96799*/         OPC_RecordChild0, // #1 = $src0
/*96800*/         OPC_RecordChild1, // #2 = $src1
/*96801*/         OPC_CheckPredicate, 50, // Predicate_umax_oneuse
/*96803*/         OPC_MoveParent,
/*96804*/         OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96806*/         OPC_MoveParent,
/*96807*/         OPC_MoveChild1,
/*96808*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96811*/         OPC_Scope, 20, /*->96833*/ // 3 children in Scope
/*96813*/           OPC_CheckChild0Same, 1,
/*96815*/           OPC_CheckChild1Same, 2,
/*96817*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96819*/           OPC_MoveParent,
/*96820*/           OPC_CheckType, MVT::i32,
/*96822*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96833*/         /*Scope*/ 33, /*->96867*/
/*96834*/           OPC_CheckChild0Same, 2,
/*96836*/           OPC_CheckChild1Same, 1,
/*96838*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96840*/           OPC_MoveParent,
/*96841*/           OPC_CheckType, MVT::i32,
/*96843*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96845*/           OPC_Scope, 9, /*->96856*/ // 2 children in Scope
/*96847*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96856*/           /*Scope*/ 9, /*->96866*/
/*96857*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96866*/           0, /*End of Scope*/
/*96867*/         /*Scope*/ 20, /*->96888*/
/*96868*/           OPC_CheckChild0Same, 1,
/*96870*/           OPC_CheckChild1Same, 2,
/*96872*/           OPC_CheckPredicate, 50, // Predicate_umin_oneuse
/*96874*/           OPC_MoveParent,
/*96875*/           OPC_CheckType, MVT::i32,
/*96877*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96888*/         0, /*End of Scope*/
/*96889*/       0, /*End of Scope*/
/*96890*/     /*Scope*/ 5|128,1/*133*/, /*->97025*/
/*96892*/       OPC_RecordChild0, // #0 = $src0
/*96893*/       OPC_RecordChild1, // #1 = $src1
/*96894*/       OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->97012
/*96897*/         OPC_Scope, 100, /*->96999*/ // 2 children in Scope
/*96899*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96901*/           OPC_EmitInteger, MVT::i32, 0, 
/*96904*/           OPC_EmitInteger, MVT::i32, 0, 
/*96907*/           OPC_EmitInteger, MVT::i32, 1, 
/*96910*/           OPC_EmitInteger, MVT::i32, 0, 
/*96913*/           OPC_EmitInteger, MVT::i32, 0, 
/*96916*/           OPC_EmitInteger, MVT::i32, 0, 
/*96919*/           OPC_EmitInteger, MVT::i32, 0, 
/*96922*/           OPC_EmitInteger, MVT::i32, 0, 
/*96925*/           OPC_EmitInteger, MVT::i32, 0, 
/*96928*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96940*/           OPC_EmitInteger, MVT::i32, 0, 
/*96943*/           OPC_EmitInteger, MVT::i32, 0, 
/*96946*/           OPC_EmitInteger, MVT::i32, 0, 
/*96949*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96961*/           OPC_EmitInteger, MVT::i32, 1, 
/*96964*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96967*/           OPC_EmitInteger, MVT::i32, 0, 
/*96970*/           OPC_EmitInteger, MVT::i32, 0, 
/*96973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96999*/         /*Scope*/ 11, /*->97011*/
/*97000*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97002*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97011*/         0, /*End of Scope*/
/*97012*/       /*SwitchType*/ 10, MVT::i16,// ->97024
/*97014*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97016*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97024*/       0, // EndSwitchType
/*97025*/     0, /*End of Scope*/
/*97026*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->99998
/*97030*/     OPC_RecordChild0, // #0 = $src0
/*97031*/     OPC_Scope, 5|128,12/*1541*/, /*->98575*/ // 2 children in Scope
/*97034*/       OPC_CheckChild0Type, MVT::f32,
/*97036*/       OPC_Scope, 126|128,6/*894*/, /*->97933*/ // 2 children in Scope
/*97039*/         OPC_RecordChild1, // #1 = $src1
/*97040*/         OPC_Scope, 59|128,3/*443*/, /*->97486*/ // 2 children in Scope
/*97043*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97054*/           OPC_CheckChild3Integer, 0, 
/*97056*/           OPC_MoveChild4,
/*97057*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*97060*/           OPC_Scope, 105, /*->97167*/ // 4 children in Scope
/*97062*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*97064*/             OPC_MoveParent,
/*97065*/             OPC_CheckType, MVT::i32,
/*97067*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97069*/             OPC_EmitInteger, MVT::i32, 0, 
/*97072*/             OPC_EmitInteger, MVT::i32, 0, 
/*97075*/             OPC_EmitInteger, MVT::i32, 1, 
/*97078*/             OPC_EmitInteger, MVT::i32, 0, 
/*97081*/             OPC_EmitInteger, MVT::i32, 0, 
/*97084*/             OPC_EmitInteger, MVT::i32, 0, 
/*97087*/             OPC_EmitInteger, MVT::i32, 0, 
/*97090*/             OPC_EmitInteger, MVT::i32, 0, 
/*97093*/             OPC_EmitInteger, MVT::i32, 0, 
/*97096*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97108*/             OPC_EmitInteger, MVT::i32, 0, 
/*97111*/             OPC_EmitInteger, MVT::i32, 0, 
/*97114*/             OPC_EmitInteger, MVT::i32, 0, 
/*97117*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97129*/             OPC_EmitInteger, MVT::i32, 1, 
/*97132*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97135*/             OPC_EmitInteger, MVT::i32, 0, 
/*97138*/             OPC_EmitInteger, MVT::i32, 0, 
/*97141*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*97167*/           /*Scope*/ 105, /*->97273*/
/*97168*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*97170*/             OPC_MoveParent,
/*97171*/             OPC_CheckType, MVT::i32,
/*97173*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97175*/             OPC_EmitInteger, MVT::i32, 0, 
/*97178*/             OPC_EmitInteger, MVT::i32, 0, 
/*97181*/             OPC_EmitInteger, MVT::i32, 1, 
/*97184*/             OPC_EmitInteger, MVT::i32, 0, 
/*97187*/             OPC_EmitInteger, MVT::i32, 0, 
/*97190*/             OPC_EmitInteger, MVT::i32, 0, 
/*97193*/             OPC_EmitInteger, MVT::i32, 0, 
/*97196*/             OPC_EmitInteger, MVT::i32, 0, 
/*97199*/             OPC_EmitInteger, MVT::i32, 0, 
/*97202*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97214*/             OPC_EmitInteger, MVT::i32, 0, 
/*97217*/             OPC_EmitInteger, MVT::i32, 0, 
/*97220*/             OPC_EmitInteger, MVT::i32, 0, 
/*97223*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97235*/             OPC_EmitInteger, MVT::i32, 1, 
/*97238*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97241*/             OPC_EmitInteger, MVT::i32, 0, 
/*97244*/             OPC_EmitInteger, MVT::i32, 0, 
/*97247*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*97273*/           /*Scope*/ 105, /*->97379*/
/*97274*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*97276*/             OPC_MoveParent,
/*97277*/             OPC_CheckType, MVT::i32,
/*97279*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97281*/             OPC_EmitInteger, MVT::i32, 0, 
/*97284*/             OPC_EmitInteger, MVT::i32, 0, 
/*97287*/             OPC_EmitInteger, MVT::i32, 1, 
/*97290*/             OPC_EmitInteger, MVT::i32, 0, 
/*97293*/             OPC_EmitInteger, MVT::i32, 0, 
/*97296*/             OPC_EmitInteger, MVT::i32, 0, 
/*97299*/             OPC_EmitInteger, MVT::i32, 0, 
/*97302*/             OPC_EmitInteger, MVT::i32, 0, 
/*97305*/             OPC_EmitInteger, MVT::i32, 0, 
/*97308*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97320*/             OPC_EmitInteger, MVT::i32, 0, 
/*97323*/             OPC_EmitInteger, MVT::i32, 0, 
/*97326*/             OPC_EmitInteger, MVT::i32, 0, 
/*97329*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97341*/             OPC_EmitInteger, MVT::i32, 1, 
/*97344*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97347*/             OPC_EmitInteger, MVT::i32, 0, 
/*97350*/             OPC_EmitInteger, MVT::i32, 0, 
/*97353*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*97379*/           /*Scope*/ 105, /*->97485*/
/*97380*/             OPC_CheckPredicate, 51, // Predicate_COND_UNE_NE
/*97382*/             OPC_MoveParent,
/*97383*/             OPC_CheckType, MVT::i32,
/*97385*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97387*/             OPC_EmitInteger, MVT::i32, 0, 
/*97390*/             OPC_EmitInteger, MVT::i32, 0, 
/*97393*/             OPC_EmitInteger, MVT::i32, 1, 
/*97396*/             OPC_EmitInteger, MVT::i32, 0, 
/*97399*/             OPC_EmitInteger, MVT::i32, 0, 
/*97402*/             OPC_EmitInteger, MVT::i32, 0, 
/*97405*/             OPC_EmitInteger, MVT::i32, 0, 
/*97408*/             OPC_EmitInteger, MVT::i32, 0, 
/*97411*/             OPC_EmitInteger, MVT::i32, 0, 
/*97414*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97426*/             OPC_EmitInteger, MVT::i32, 0, 
/*97429*/             OPC_EmitInteger, MVT::i32, 0, 
/*97432*/             OPC_EmitInteger, MVT::i32, 0, 
/*97435*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97447*/             OPC_EmitInteger, MVT::i32, 1, 
/*97450*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97453*/             OPC_EmitInteger, MVT::i32, 0, 
/*97456*/             OPC_EmitInteger, MVT::i32, 0, 
/*97459*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*97485*/           0, /*End of Scope*/
/*97486*/         /*Scope*/ 60|128,3/*444*/, /*->97932*/
/*97488*/           OPC_MoveChild2,
/*97489*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*97492*/           OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*97494*/           OPC_MoveParent,
/*97495*/           OPC_MoveChild3,
/*97496*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*97499*/           OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*97501*/           OPC_MoveParent,
/*97502*/           OPC_MoveChild4,
/*97503*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*97506*/           OPC_Scope, 105, /*->97613*/ // 4 children in Scope
/*97508*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*97510*/             OPC_MoveParent,
/*97511*/             OPC_CheckType, MVT::f32,
/*97513*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97515*/             OPC_EmitInteger, MVT::i32, 0, 
/*97518*/             OPC_EmitInteger, MVT::i32, 0, 
/*97521*/             OPC_EmitInteger, MVT::i32, 1, 
/*97524*/             OPC_EmitInteger, MVT::i32, 0, 
/*97527*/             OPC_EmitInteger, MVT::i32, 0, 
/*97530*/             OPC_EmitInteger, MVT::i32, 0, 
/*97533*/             OPC_EmitInteger, MVT::i32, 0, 
/*97536*/             OPC_EmitInteger, MVT::i32, 0, 
/*97539*/             OPC_EmitInteger, MVT::i32, 0, 
/*97542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97554*/             OPC_EmitInteger, MVT::i32, 0, 
/*97557*/             OPC_EmitInteger, MVT::i32, 0, 
/*97560*/             OPC_EmitInteger, MVT::i32, 0, 
/*97563*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97575*/             OPC_EmitInteger, MVT::i32, 1, 
/*97578*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97581*/             OPC_EmitInteger, MVT::i32, 0, 
/*97584*/             OPC_EmitInteger, MVT::i32, 0, 
/*97587*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*97613*/           /*Scope*/ 105, /*->97719*/
/*97614*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*97616*/             OPC_MoveParent,
/*97617*/             OPC_CheckType, MVT::f32,
/*97619*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97621*/             OPC_EmitInteger, MVT::i32, 0, 
/*97624*/             OPC_EmitInteger, MVT::i32, 0, 
/*97627*/             OPC_EmitInteger, MVT::i32, 1, 
/*97630*/             OPC_EmitInteger, MVT::i32, 0, 
/*97633*/             OPC_EmitInteger, MVT::i32, 0, 
/*97636*/             OPC_EmitInteger, MVT::i32, 0, 
/*97639*/             OPC_EmitInteger, MVT::i32, 0, 
/*97642*/             OPC_EmitInteger, MVT::i32, 0, 
/*97645*/             OPC_EmitInteger, MVT::i32, 0, 
/*97648*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97660*/             OPC_EmitInteger, MVT::i32, 0, 
/*97663*/             OPC_EmitInteger, MVT::i32, 0, 
/*97666*/             OPC_EmitInteger, MVT::i32, 0, 
/*97669*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97681*/             OPC_EmitInteger, MVT::i32, 1, 
/*97684*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97687*/             OPC_EmitInteger, MVT::i32, 0, 
/*97690*/             OPC_EmitInteger, MVT::i32, 0, 
/*97693*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*97719*/           /*Scope*/ 105, /*->97825*/
/*97720*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*97722*/             OPC_MoveParent,
/*97723*/             OPC_CheckType, MVT::f32,
/*97725*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97727*/             OPC_EmitInteger, MVT::i32, 0, 
/*97730*/             OPC_EmitInteger, MVT::i32, 0, 
/*97733*/             OPC_EmitInteger, MVT::i32, 1, 
/*97736*/             OPC_EmitInteger, MVT::i32, 0, 
/*97739*/             OPC_EmitInteger, MVT::i32, 0, 
/*97742*/             OPC_EmitInteger, MVT::i32, 0, 
/*97745*/             OPC_EmitInteger, MVT::i32, 0, 
/*97748*/             OPC_EmitInteger, MVT::i32, 0, 
/*97751*/             OPC_EmitInteger, MVT::i32, 0, 
/*97754*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97766*/             OPC_EmitInteger, MVT::i32, 0, 
/*97769*/             OPC_EmitInteger, MVT::i32, 0, 
/*97772*/             OPC_EmitInteger, MVT::i32, 0, 
/*97775*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97787*/             OPC_EmitInteger, MVT::i32, 1, 
/*97790*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97793*/             OPC_EmitInteger, MVT::i32, 0, 
/*97796*/             OPC_EmitInteger, MVT::i32, 0, 
/*97799*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*97825*/           /*Scope*/ 105, /*->97931*/
/*97826*/             OPC_CheckPredicate, 51, // Predicate_COND_UNE_NE
/*97828*/             OPC_MoveParent,
/*97829*/             OPC_CheckType, MVT::f32,
/*97831*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97833*/             OPC_EmitInteger, MVT::i32, 0, 
/*97836*/             OPC_EmitInteger, MVT::i32, 0, 
/*97839*/             OPC_EmitInteger, MVT::i32, 1, 
/*97842*/             OPC_EmitInteger, MVT::i32, 0, 
/*97845*/             OPC_EmitInteger, MVT::i32, 0, 
/*97848*/             OPC_EmitInteger, MVT::i32, 0, 
/*97851*/             OPC_EmitInteger, MVT::i32, 0, 
/*97854*/             OPC_EmitInteger, MVT::i32, 0, 
/*97857*/             OPC_EmitInteger, MVT::i32, 0, 
/*97860*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97872*/             OPC_EmitInteger, MVT::i32, 0, 
/*97875*/             OPC_EmitInteger, MVT::i32, 0, 
/*97878*/             OPC_EmitInteger, MVT::i32, 0, 
/*97881*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97893*/             OPC_EmitInteger, MVT::i32, 1, 
/*97896*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97899*/             OPC_EmitInteger, MVT::i32, 0, 
/*97902*/             OPC_EmitInteger, MVT::i32, 0, 
/*97905*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*97931*/           0, /*End of Scope*/
/*97932*/         0, /*End of Scope*/
/*97933*/       /*Scope*/ 127|128,4/*639*/, /*->98574*/
/*97935*/         OPC_MoveChild1,
/*97936*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*97939*/         OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*97941*/         OPC_MoveParent,
/*97942*/         OPC_RecordChild2, // #1 = $src1
/*97943*/         OPC_RecordChild3, // #2 = $src2
/*97944*/         OPC_MoveChild4,
/*97945*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*97948*/         OPC_Scope, 103, /*->98053*/ // 6 children in Scope
/*97950*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*97952*/           OPC_MoveParent,
/*97953*/           OPC_CheckType, MVT::f32,
/*97955*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*97957*/           OPC_EmitInteger, MVT::i32, 0, 
/*97960*/           OPC_EmitInteger, MVT::i32, 0, 
/*97963*/           OPC_EmitInteger, MVT::i32, 0, 
/*97966*/           OPC_EmitInteger, MVT::i32, 0, 
/*97969*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97981*/           OPC_EmitInteger, MVT::i32, 0, 
/*97984*/           OPC_EmitInteger, MVT::i32, 0, 
/*97987*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97999*/           OPC_EmitInteger, MVT::i32, 0, 
/*98002*/           OPC_EmitInteger, MVT::i32, 0, 
/*98005*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98017*/           OPC_EmitInteger, MVT::i32, 1, 
/*98020*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98023*/           OPC_EmitInteger, MVT::i32, 0, 
/*98026*/           OPC_EmitInteger, MVT::i32, 0, 
/*98029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98053*/         /*Scope*/ 103, /*->98157*/
/*98054*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*98056*/           OPC_MoveParent,
/*98057*/           OPC_CheckType, MVT::f32,
/*98059*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98061*/           OPC_EmitInteger, MVT::i32, 0, 
/*98064*/           OPC_EmitInteger, MVT::i32, 0, 
/*98067*/           OPC_EmitInteger, MVT::i32, 0, 
/*98070*/           OPC_EmitInteger, MVT::i32, 0, 
/*98073*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98085*/           OPC_EmitInteger, MVT::i32, 0, 
/*98088*/           OPC_EmitInteger, MVT::i32, 0, 
/*98091*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98103*/           OPC_EmitInteger, MVT::i32, 0, 
/*98106*/           OPC_EmitInteger, MVT::i32, 0, 
/*98109*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98121*/           OPC_EmitInteger, MVT::i32, 1, 
/*98124*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98127*/           OPC_EmitInteger, MVT::i32, 0, 
/*98130*/           OPC_EmitInteger, MVT::i32, 0, 
/*98133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98157*/         /*Scope*/ 103, /*->98261*/
/*98158*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*98160*/           OPC_MoveParent,
/*98161*/           OPC_CheckType, MVT::f32,
/*98163*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98165*/           OPC_EmitInteger, MVT::i32, 0, 
/*98168*/           OPC_EmitInteger, MVT::i32, 0, 
/*98171*/           OPC_EmitInteger, MVT::i32, 0, 
/*98174*/           OPC_EmitInteger, MVT::i32, 0, 
/*98177*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98189*/           OPC_EmitInteger, MVT::i32, 0, 
/*98192*/           OPC_EmitInteger, MVT::i32, 0, 
/*98195*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98207*/           OPC_EmitInteger, MVT::i32, 0, 
/*98210*/           OPC_EmitInteger, MVT::i32, 0, 
/*98213*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98225*/           OPC_EmitInteger, MVT::i32, 1, 
/*98228*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98231*/           OPC_EmitInteger, MVT::i32, 0, 
/*98234*/           OPC_EmitInteger, MVT::i32, 0, 
/*98237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98261*/         /*Scope*/ 103, /*->98365*/
/*98262*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*98264*/           OPC_MoveParent,
/*98265*/           OPC_CheckType, MVT::f32,
/*98267*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98269*/           OPC_EmitInteger, MVT::i32, 0, 
/*98272*/           OPC_EmitInteger, MVT::i32, 0, 
/*98275*/           OPC_EmitInteger, MVT::i32, 0, 
/*98278*/           OPC_EmitInteger, MVT::i32, 0, 
/*98281*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98293*/           OPC_EmitInteger, MVT::i32, 0, 
/*98296*/           OPC_EmitInteger, MVT::i32, 0, 
/*98299*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98311*/           OPC_EmitInteger, MVT::i32, 0, 
/*98314*/           OPC_EmitInteger, MVT::i32, 0, 
/*98317*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98329*/           OPC_EmitInteger, MVT::i32, 1, 
/*98332*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98335*/           OPC_EmitInteger, MVT::i32, 0, 
/*98338*/           OPC_EmitInteger, MVT::i32, 0, 
/*98341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98365*/         /*Scope*/ 103, /*->98469*/
/*98366*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*98368*/           OPC_MoveParent,
/*98369*/           OPC_CheckType, MVT::f32,
/*98371*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98373*/           OPC_EmitInteger, MVT::i32, 0, 
/*98376*/           OPC_EmitInteger, MVT::i32, 0, 
/*98379*/           OPC_EmitInteger, MVT::i32, 0, 
/*98382*/           OPC_EmitInteger, MVT::i32, 0, 
/*98385*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98397*/           OPC_EmitInteger, MVT::i32, 0, 
/*98400*/           OPC_EmitInteger, MVT::i32, 0, 
/*98403*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98415*/           OPC_EmitInteger, MVT::i32, 0, 
/*98418*/           OPC_EmitInteger, MVT::i32, 0, 
/*98421*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98433*/           OPC_EmitInteger, MVT::i32, 1, 
/*98436*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98439*/           OPC_EmitInteger, MVT::i32, 0, 
/*98442*/           OPC_EmitInteger, MVT::i32, 0, 
/*98445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98469*/         /*Scope*/ 103, /*->98573*/
/*98470*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*98472*/           OPC_MoveParent,
/*98473*/           OPC_CheckType, MVT::f32,
/*98475*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98477*/           OPC_EmitInteger, MVT::i32, 0, 
/*98480*/           OPC_EmitInteger, MVT::i32, 0, 
/*98483*/           OPC_EmitInteger, MVT::i32, 0, 
/*98486*/           OPC_EmitInteger, MVT::i32, 0, 
/*98489*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98501*/           OPC_EmitInteger, MVT::i32, 0, 
/*98504*/           OPC_EmitInteger, MVT::i32, 0, 
/*98507*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98519*/           OPC_EmitInteger, MVT::i32, 0, 
/*98522*/           OPC_EmitInteger, MVT::i32, 0, 
/*98525*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98537*/           OPC_EmitInteger, MVT::i32, 1, 
/*98540*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98543*/           OPC_EmitInteger, MVT::i32, 0, 
/*98546*/           OPC_EmitInteger, MVT::i32, 0, 
/*98549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*98573*/         0, /*End of Scope*/
/*98574*/       0, /*End of Scope*/
/*98575*/     /*Scope*/ 12|128,11/*1420*/, /*->99997*/
/*98577*/       OPC_CheckChild0Type, MVT::i32,
/*98579*/       OPC_Scope, 13|128,5/*653*/, /*->99235*/ // 3 children in Scope
/*98582*/         OPC_RecordChild1, // #1 = $src1
/*98583*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98594*/         OPC_CheckChild3Integer, 0, 
/*98596*/         OPC_MoveChild4,
/*98597*/         OPC_Scope, 105, /*->98704*/ // 6 children in Scope
/*98599*/           OPC_CheckCondCode, ISD::SETEQ,
/*98601*/           OPC_MoveParent,
/*98602*/           OPC_CheckType, MVT::i32,
/*98604*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98606*/           OPC_EmitInteger, MVT::i32, 0, 
/*98609*/           OPC_EmitInteger, MVT::i32, 0, 
/*98612*/           OPC_EmitInteger, MVT::i32, 1, 
/*98615*/           OPC_EmitInteger, MVT::i32, 0, 
/*98618*/           OPC_EmitInteger, MVT::i32, 0, 
/*98621*/           OPC_EmitInteger, MVT::i32, 0, 
/*98624*/           OPC_EmitInteger, MVT::i32, 0, 
/*98627*/           OPC_EmitInteger, MVT::i32, 0, 
/*98630*/           OPC_EmitInteger, MVT::i32, 0, 
/*98633*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98645*/           OPC_EmitInteger, MVT::i32, 0, 
/*98648*/           OPC_EmitInteger, MVT::i32, 0, 
/*98651*/           OPC_EmitInteger, MVT::i32, 0, 
/*98654*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98666*/           OPC_EmitInteger, MVT::i32, 1, 
/*98669*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98672*/           OPC_EmitInteger, MVT::i32, 0, 
/*98675*/           OPC_EmitInteger, MVT::i32, 0, 
/*98678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*98704*/         /*Scope*/ 105, /*->98810*/
/*98705*/           OPC_CheckCondCode, ISD::SETGT,
/*98707*/           OPC_MoveParent,
/*98708*/           OPC_CheckType, MVT::i32,
/*98710*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98712*/           OPC_EmitInteger, MVT::i32, 0, 
/*98715*/           OPC_EmitInteger, MVT::i32, 0, 
/*98718*/           OPC_EmitInteger, MVT::i32, 1, 
/*98721*/           OPC_EmitInteger, MVT::i32, 0, 
/*98724*/           OPC_EmitInteger, MVT::i32, 0, 
/*98727*/           OPC_EmitInteger, MVT::i32, 0, 
/*98730*/           OPC_EmitInteger, MVT::i32, 0, 
/*98733*/           OPC_EmitInteger, MVT::i32, 0, 
/*98736*/           OPC_EmitInteger, MVT::i32, 0, 
/*98739*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98751*/           OPC_EmitInteger, MVT::i32, 0, 
/*98754*/           OPC_EmitInteger, MVT::i32, 0, 
/*98757*/           OPC_EmitInteger, MVT::i32, 0, 
/*98760*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98772*/           OPC_EmitInteger, MVT::i32, 1, 
/*98775*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98778*/           OPC_EmitInteger, MVT::i32, 0, 
/*98781*/           OPC_EmitInteger, MVT::i32, 0, 
/*98784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*98810*/         /*Scope*/ 105, /*->98916*/
/*98811*/           OPC_CheckCondCode, ISD::SETGE,
/*98813*/           OPC_MoveParent,
/*98814*/           OPC_CheckType, MVT::i32,
/*98816*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98818*/           OPC_EmitInteger, MVT::i32, 0, 
/*98821*/           OPC_EmitInteger, MVT::i32, 0, 
/*98824*/           OPC_EmitInteger, MVT::i32, 1, 
/*98827*/           OPC_EmitInteger, MVT::i32, 0, 
/*98830*/           OPC_EmitInteger, MVT::i32, 0, 
/*98833*/           OPC_EmitInteger, MVT::i32, 0, 
/*98836*/           OPC_EmitInteger, MVT::i32, 0, 
/*98839*/           OPC_EmitInteger, MVT::i32, 0, 
/*98842*/           OPC_EmitInteger, MVT::i32, 0, 
/*98845*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98857*/           OPC_EmitInteger, MVT::i32, 0, 
/*98860*/           OPC_EmitInteger, MVT::i32, 0, 
/*98863*/           OPC_EmitInteger, MVT::i32, 0, 
/*98866*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98878*/           OPC_EmitInteger, MVT::i32, 1, 
/*98881*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98884*/           OPC_EmitInteger, MVT::i32, 0, 
/*98887*/           OPC_EmitInteger, MVT::i32, 0, 
/*98890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*98916*/         /*Scope*/ 105, /*->99022*/
/*98917*/           OPC_CheckCondCode, ISD::SETNE,
/*98919*/           OPC_MoveParent,
/*98920*/           OPC_CheckType, MVT::i32,
/*98922*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98924*/           OPC_EmitInteger, MVT::i32, 0, 
/*98927*/           OPC_EmitInteger, MVT::i32, 0, 
/*98930*/           OPC_EmitInteger, MVT::i32, 1, 
/*98933*/           OPC_EmitInteger, MVT::i32, 0, 
/*98936*/           OPC_EmitInteger, MVT::i32, 0, 
/*98939*/           OPC_EmitInteger, MVT::i32, 0, 
/*98942*/           OPC_EmitInteger, MVT::i32, 0, 
/*98945*/           OPC_EmitInteger, MVT::i32, 0, 
/*98948*/           OPC_EmitInteger, MVT::i32, 0, 
/*98951*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98963*/           OPC_EmitInteger, MVT::i32, 0, 
/*98966*/           OPC_EmitInteger, MVT::i32, 0, 
/*98969*/           OPC_EmitInteger, MVT::i32, 0, 
/*98972*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98984*/           OPC_EmitInteger, MVT::i32, 1, 
/*98987*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98990*/           OPC_EmitInteger, MVT::i32, 0, 
/*98993*/           OPC_EmitInteger, MVT::i32, 0, 
/*98996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*99022*/         /*Scope*/ 105, /*->99128*/
/*99023*/           OPC_CheckCondCode, ISD::SETUGT,
/*99025*/           OPC_MoveParent,
/*99026*/           OPC_CheckType, MVT::i32,
/*99028*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99030*/           OPC_EmitInteger, MVT::i32, 0, 
/*99033*/           OPC_EmitInteger, MVT::i32, 0, 
/*99036*/           OPC_EmitInteger, MVT::i32, 1, 
/*99039*/           OPC_EmitInteger, MVT::i32, 0, 
/*99042*/           OPC_EmitInteger, MVT::i32, 0, 
/*99045*/           OPC_EmitInteger, MVT::i32, 0, 
/*99048*/           OPC_EmitInteger, MVT::i32, 0, 
/*99051*/           OPC_EmitInteger, MVT::i32, 0, 
/*99054*/           OPC_EmitInteger, MVT::i32, 0, 
/*99057*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99069*/           OPC_EmitInteger, MVT::i32, 0, 
/*99072*/           OPC_EmitInteger, MVT::i32, 0, 
/*99075*/           OPC_EmitInteger, MVT::i32, 0, 
/*99078*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99090*/           OPC_EmitInteger, MVT::i32, 1, 
/*99093*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99096*/           OPC_EmitInteger, MVT::i32, 0, 
/*99099*/           OPC_EmitInteger, MVT::i32, 0, 
/*99102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*99128*/         /*Scope*/ 105, /*->99234*/
/*99129*/           OPC_CheckCondCode, ISD::SETUGE,
/*99131*/           OPC_MoveParent,
/*99132*/           OPC_CheckType, MVT::i32,
/*99134*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99136*/           OPC_EmitInteger, MVT::i32, 0, 
/*99139*/           OPC_EmitInteger, MVT::i32, 0, 
/*99142*/           OPC_EmitInteger, MVT::i32, 1, 
/*99145*/           OPC_EmitInteger, MVT::i32, 0, 
/*99148*/           OPC_EmitInteger, MVT::i32, 0, 
/*99151*/           OPC_EmitInteger, MVT::i32, 0, 
/*99154*/           OPC_EmitInteger, MVT::i32, 0, 
/*99157*/           OPC_EmitInteger, MVT::i32, 0, 
/*99160*/           OPC_EmitInteger, MVT::i32, 0, 
/*99163*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99175*/           OPC_EmitInteger, MVT::i32, 0, 
/*99178*/           OPC_EmitInteger, MVT::i32, 0, 
/*99181*/           OPC_EmitInteger, MVT::i32, 0, 
/*99184*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99196*/           OPC_EmitInteger, MVT::i32, 1, 
/*99199*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99202*/           OPC_EmitInteger, MVT::i32, 0, 
/*99205*/           OPC_EmitInteger, MVT::i32, 0, 
/*99208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*99234*/         0, /*End of Scope*/
/*99235*/       /*Scope*/ 126|128,4/*638*/, /*->99875*/
/*99237*/         OPC_CheckChild1Integer, 0, 
/*99239*/         OPC_RecordChild2, // #1 = $src1
/*99240*/         OPC_RecordChild3, // #2 = $src2
/*99241*/         OPC_MoveChild4,
/*99242*/         OPC_Scope, 61|128,2/*317*/, /*->99562*/ // 4 children in Scope
/*99245*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99248*/           OPC_Scope, 103, /*->99353*/ // 3 children in Scope
/*99250*/             OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*99252*/             OPC_MoveParent,
/*99253*/             OPC_CheckType, MVT::i32,
/*99255*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99257*/             OPC_EmitInteger, MVT::i32, 0, 
/*99260*/             OPC_EmitInteger, MVT::i32, 0, 
/*99263*/             OPC_EmitInteger, MVT::i32, 0, 
/*99266*/             OPC_EmitInteger, MVT::i32, 0, 
/*99269*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99281*/             OPC_EmitInteger, MVT::i32, 0, 
/*99284*/             OPC_EmitInteger, MVT::i32, 0, 
/*99287*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99299*/             OPC_EmitInteger, MVT::i32, 0, 
/*99302*/             OPC_EmitInteger, MVT::i32, 0, 
/*99305*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99317*/             OPC_EmitInteger, MVT::i32, 1, 
/*99320*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99323*/             OPC_EmitInteger, MVT::i32, 0, 
/*99326*/             OPC_EmitInteger, MVT::i32, 0, 
/*99329*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99353*/           /*Scope*/ 103, /*->99457*/
/*99354*/             OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*99356*/             OPC_MoveParent,
/*99357*/             OPC_CheckType, MVT::i32,
/*99359*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99361*/             OPC_EmitInteger, MVT::i32, 0, 
/*99364*/             OPC_EmitInteger, MVT::i32, 0, 
/*99367*/             OPC_EmitInteger, MVT::i32, 0, 
/*99370*/             OPC_EmitInteger, MVT::i32, 0, 
/*99373*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99385*/             OPC_EmitInteger, MVT::i32, 0, 
/*99388*/             OPC_EmitInteger, MVT::i32, 0, 
/*99391*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99403*/             OPC_EmitInteger, MVT::i32, 0, 
/*99406*/             OPC_EmitInteger, MVT::i32, 0, 
/*99409*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99421*/             OPC_EmitInteger, MVT::i32, 1, 
/*99424*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99427*/             OPC_EmitInteger, MVT::i32, 0, 
/*99430*/             OPC_EmitInteger, MVT::i32, 0, 
/*99433*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99457*/           /*Scope*/ 103, /*->99561*/
/*99458*/             OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*99460*/             OPC_MoveParent,
/*99461*/             OPC_CheckType, MVT::i32,
/*99463*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99465*/             OPC_EmitInteger, MVT::i32, 0, 
/*99468*/             OPC_EmitInteger, MVT::i32, 0, 
/*99471*/             OPC_EmitInteger, MVT::i32, 0, 
/*99474*/             OPC_EmitInteger, MVT::i32, 0, 
/*99477*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99489*/             OPC_EmitInteger, MVT::i32, 0, 
/*99492*/             OPC_EmitInteger, MVT::i32, 0, 
/*99495*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99507*/             OPC_EmitInteger, MVT::i32, 0, 
/*99510*/             OPC_EmitInteger, MVT::i32, 0, 
/*99513*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99525*/             OPC_EmitInteger, MVT::i32, 1, 
/*99528*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99531*/             OPC_EmitInteger, MVT::i32, 0, 
/*99534*/             OPC_EmitInteger, MVT::i32, 0, 
/*99537*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99561*/           0, /*End of Scope*/
/*99562*/         /*Scope*/ 103, /*->99666*/
/*99563*/           OPC_CheckCondCode, ISD::SETEQ,
/*99565*/           OPC_MoveParent,
/*99566*/           OPC_CheckType, MVT::f32,
/*99568*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99570*/           OPC_EmitInteger, MVT::i32, 0, 
/*99573*/           OPC_EmitInteger, MVT::i32, 0, 
/*99576*/           OPC_EmitInteger, MVT::i32, 0, 
/*99579*/           OPC_EmitInteger, MVT::i32, 0, 
/*99582*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99594*/           OPC_EmitInteger, MVT::i32, 0, 
/*99597*/           OPC_EmitInteger, MVT::i32, 0, 
/*99600*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99612*/           OPC_EmitInteger, MVT::i32, 0, 
/*99615*/           OPC_EmitInteger, MVT::i32, 0, 
/*99618*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99630*/           OPC_EmitInteger, MVT::i32, 1, 
/*99633*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99636*/           OPC_EmitInteger, MVT::i32, 0, 
/*99639*/           OPC_EmitInteger, MVT::i32, 0, 
/*99642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*99666*/         /*Scope*/ 103, /*->99770*/
/*99667*/           OPC_CheckCondCode, ISD::SETGT,
/*99669*/           OPC_MoveParent,
/*99670*/           OPC_CheckType, MVT::f32,
/*99672*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99674*/           OPC_EmitInteger, MVT::i32, 0, 
/*99677*/           OPC_EmitInteger, MVT::i32, 0, 
/*99680*/           OPC_EmitInteger, MVT::i32, 0, 
/*99683*/           OPC_EmitInteger, MVT::i32, 0, 
/*99686*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99698*/           OPC_EmitInteger, MVT::i32, 0, 
/*99701*/           OPC_EmitInteger, MVT::i32, 0, 
/*99704*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99716*/           OPC_EmitInteger, MVT::i32, 0, 
/*99719*/           OPC_EmitInteger, MVT::i32, 0, 
/*99722*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99734*/           OPC_EmitInteger, MVT::i32, 1, 
/*99737*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99740*/           OPC_EmitInteger, MVT::i32, 0, 
/*99743*/           OPC_EmitInteger, MVT::i32, 0, 
/*99746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*99770*/         /*Scope*/ 103, /*->99874*/
/*99771*/           OPC_CheckCondCode, ISD::SETGE,
/*99773*/           OPC_MoveParent,
/*99774*/           OPC_CheckType, MVT::f32,
/*99776*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99778*/           OPC_EmitInteger, MVT::i32, 0, 
/*99781*/           OPC_EmitInteger, MVT::i32, 0, 
/*99784*/           OPC_EmitInteger, MVT::i32, 0, 
/*99787*/           OPC_EmitInteger, MVT::i32, 0, 
/*99790*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99802*/           OPC_EmitInteger, MVT::i32, 0, 
/*99805*/           OPC_EmitInteger, MVT::i32, 0, 
/*99808*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99820*/           OPC_EmitInteger, MVT::i32, 0, 
/*99823*/           OPC_EmitInteger, MVT::i32, 0, 
/*99826*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99838*/           OPC_EmitInteger, MVT::i32, 1, 
/*99841*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99844*/           OPC_EmitInteger, MVT::i32, 0, 
/*99847*/           OPC_EmitInteger, MVT::i32, 0, 
/*99850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*99874*/         0, /*End of Scope*/
/*99875*/       /*Scope*/ 120, /*->99996*/
/*99876*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99887*/         OPC_RecordChild2, // #1 = $src1
/*99888*/         OPC_RecordChild3, // #2 = $src2
/*99889*/         OPC_MoveChild4,
/*99890*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99893*/         OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*99895*/         OPC_MoveParent,
/*99896*/         OPC_CheckType, MVT::i32,
/*99898*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99900*/         OPC_EmitInteger, MVT::i32, 0, 
/*99903*/         OPC_EmitInteger, MVT::i32, 0, 
/*99906*/         OPC_EmitInteger, MVT::i32, 0, 
/*99909*/         OPC_EmitInteger, MVT::i32, 0, 
/*99912*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99924*/         OPC_EmitInteger, MVT::i32, 0, 
/*99927*/         OPC_EmitInteger, MVT::i32, 0, 
/*99930*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99942*/         OPC_EmitInteger, MVT::i32, 0, 
/*99945*/         OPC_EmitInteger, MVT::i32, 0, 
/*99948*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99960*/         OPC_EmitInteger, MVT::i32, 1, 
/*99963*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99966*/         OPC_EmitInteger, MVT::i32, 0, 
/*99969*/         OPC_EmitInteger, MVT::i32, 0, 
/*99972*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99996*/       0, /*End of Scope*/
/*99997*/     0, /*End of Scope*/
/*99998*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->100152
/*100002*/    OPC_RecordMemRef,
/*100003*/    OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*100004*/    OPC_Scope, 60, /*->100066*/ // 2 children in Scope
/*100006*/      OPC_CaptureGlueInput,
/*100007*/      OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*100008*/      OPC_RecordChild2, // #2 = $cmp
/*100009*/      OPC_RecordChild3, // #3 = $swap
/*100010*/      OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->100038
/*100013*/        OPC_CheckPredicate, 54, // Predicate_si_atomic_cmp_swap_32_local
/*100015*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100017*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*100020*/        OPC_EmitMergeInputChains1_0,
/*100021*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*100024*/        OPC_EmitInteger, MVT::i1, 0, 
/*100027*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*100038*/      /*SwitchType*/ 25, MVT::i64,// ->100065
/*100040*/        OPC_CheckPredicate, 55, // Predicate_si_atomic_cmp_swap_64_local
/*100042*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100044*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*100047*/        OPC_EmitMergeInputChains1_0,
/*100048*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*100051*/        OPC_EmitInteger, MVT::i1, 0, 
/*100054*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*100065*/      0, // EndSwitchType
/*100066*/    /*Scope*/ 84, /*->100151*/
/*100067*/      OPC_RecordChild1, // #1 = $src0
/*100068*/      OPC_CheckChild1Type, MVT::i32,
/*100070*/      OPC_RecordChild2, // #2 = $src1
/*100071*/      OPC_RecordChild3, // #3 = $src2
/*100072*/      OPC_CheckPredicate, 54, // Predicate_atomic_cmp_swap_32_local
/*100074*/      OPC_CheckType, MVT::i32,
/*100076*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100078*/      OPC_EmitMergeInputChains1_0,
/*100079*/      OPC_EmitInteger, MVT::i32, 0, 
/*100082*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100094*/      OPC_EmitInteger, MVT::i32, 0, 
/*100097*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100109*/      OPC_EmitInteger, MVT::i32, 0, 
/*100112*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100124*/      OPC_EmitInteger, MVT::i32, 1, 
/*100127*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100130*/      OPC_EmitInteger, MVT::i32, 0, 
/*100133*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100151*/    0, /*End of Scope*/
/*100152*/  /*SwitchOpcode*/ 103|128,2/*359*/, TARGET_VAL(ISD::FP_TO_UINT),// ->100515
/*100156*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*100157*/    OPC_Scope, 1|128,2/*257*/, /*->100417*/ // 3 children in Scope
/*100160*/      OPC_CheckChild0Type, MVT::f32,
/*100162*/      OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->100198
/*100165*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100167*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*100170*/        OPC_EmitInteger, MVT::i32, 0, 
/*100173*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*100180*/        OPC_EmitInteger, MVT::i1, 0, 
/*100183*/        OPC_EmitInteger, MVT::i32, 0, 
/*100186*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*100198*/      /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->100416
/*100201*/        OPC_Scope, 66, /*->100269*/ // 3 children in Scope
/*100203*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*100205*/          OPC_EmitInteger, MVT::i32, 1, 
/*100208*/          OPC_EmitInteger, MVT::i32, 0, 
/*100211*/          OPC_EmitInteger, MVT::i32, 0, 
/*100214*/          OPC_EmitInteger, MVT::i32, 0, 
/*100217*/          OPC_EmitInteger, MVT::i32, 0, 
/*100220*/          OPC_EmitInteger, MVT::i32, 0, 
/*100223*/          OPC_EmitInteger, MVT::i32, 0, 
/*100226*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100238*/          OPC_EmitInteger, MVT::i32, 1, 
/*100241*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100244*/          OPC_EmitInteger, MVT::i32, 0, 
/*100247*/          OPC_EmitInteger, MVT::i32, 0, 
/*100250*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*100269*/        /*Scope*/ 2|128,1/*130*/, /*->100401*/
/*100271*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100273*/          OPC_EmitInteger, MVT::i32, 1, 
/*100276*/          OPC_EmitInteger, MVT::i32, 0, 
/*100279*/          OPC_EmitInteger, MVT::i32, 0, 
/*100282*/          OPC_EmitInteger, MVT::i32, 0, 
/*100285*/          OPC_EmitInteger, MVT::i32, 1, 
/*100288*/          OPC_EmitInteger, MVT::i32, 0, 
/*100291*/          OPC_EmitInteger, MVT::i32, 0, 
/*100294*/          OPC_EmitInteger, MVT::i32, 0, 
/*100297*/          OPC_EmitInteger, MVT::i32, 0, 
/*100300*/          OPC_EmitInteger, MVT::i32, 0, 
/*100303*/          OPC_EmitInteger, MVT::i32, 0, 
/*100306*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100318*/          OPC_EmitInteger, MVT::i32, 1, 
/*100321*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100324*/          OPC_EmitInteger, MVT::i32, 0, 
/*100327*/          OPC_EmitInteger, MVT::i32, 0, 
/*100330*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*100349*/          OPC_EmitInteger, MVT::i32, 0, 
/*100352*/          OPC_EmitInteger, MVT::i32, 0, 
/*100355*/          OPC_EmitInteger, MVT::i32, 0, 
/*100358*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100370*/          OPC_EmitInteger, MVT::i32, 1, 
/*100373*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100376*/          OPC_EmitInteger, MVT::i32, 0, 
/*100379*/          OPC_EmitInteger, MVT::i32, 0, 
/*100382*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*100401*/        /*Scope*/ 13, /*->100415*/
/*100402*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100405*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100415*/        0, /*End of Scope*/
/*100416*/      0, // EndSwitchType
/*100417*/    /*Scope*/ 58, /*->100476*/
/*100418*/      OPC_CheckChild0Type, MVT::f64,
/*100420*/      OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->100460
/*100423*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100425*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*100428*/        OPC_EmitInteger, MVT::i32, 0, 
/*100431*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*100442*/        OPC_EmitInteger, MVT::i1, 0, 
/*100445*/        OPC_EmitInteger, MVT::i32, 0, 
/*100448*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*100460*/      /*SwitchType*/ 13, MVT::i32,// ->100475
/*100462*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100465*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100475*/      0, // EndSwitchType
/*100476*/    /*Scope*/ 37, /*->100514*/
/*100477*/      OPC_CheckChild0Type, MVT::f16,
/*100479*/      OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->100498
/*100482*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100484*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*100491*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*100498*/      /*SwitchType*/ 13, MVT::i16,// ->100513
/*100500*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100503*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100513*/      0, // EndSwitchType
/*100514*/    0, /*End of Scope*/
/*100515*/  /*SwitchOpcode*/ 85|128,3/*469*/, TARGET_VAL(ISD::FP_TO_SINT),// ->100988
/*100519*/    OPC_Scope, 56|128,2/*312*/, /*->100834*/ // 3 children in Scope
/*100522*/      OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*100523*/      OPC_Scope, 115|128,1/*243*/, /*->100769*/ // 3 children in Scope
/*100526*/        OPC_CheckChild0Type, MVT::f32,
/*100528*/        OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->100564
/*100531*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100533*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*100536*/          OPC_EmitInteger, MVT::i32, 0, 
/*100539*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*100546*/          OPC_EmitInteger, MVT::i1, 0, 
/*100549*/          OPC_EmitInteger, MVT::i32, 0, 
/*100552*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*100564*/        /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->100768
/*100567*/          OPC_Scope, 66, /*->100635*/ // 2 children in Scope
/*100569*/            OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*100571*/            OPC_EmitInteger, MVT::i32, 1, 
/*100574*/            OPC_EmitInteger, MVT::i32, 0, 
/*100577*/            OPC_EmitInteger, MVT::i32, 0, 
/*100580*/            OPC_EmitInteger, MVT::i32, 0, 
/*100583*/            OPC_EmitInteger, MVT::i32, 0, 
/*100586*/            OPC_EmitInteger, MVT::i32, 0, 
/*100589*/            OPC_EmitInteger, MVT::i32, 0, 
/*100592*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100604*/            OPC_EmitInteger, MVT::i32, 1, 
/*100607*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100610*/            OPC_EmitInteger, MVT::i32, 0, 
/*100613*/            OPC_EmitInteger, MVT::i32, 0, 
/*100616*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*100635*/          /*Scope*/ 2|128,1/*130*/, /*->100767*/
/*100637*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100639*/            OPC_EmitInteger, MVT::i32, 1, 
/*100642*/            OPC_EmitInteger, MVT::i32, 0, 
/*100645*/            OPC_EmitInteger, MVT::i32, 0, 
/*100648*/            OPC_EmitInteger, MVT::i32, 0, 
/*100651*/            OPC_EmitInteger, MVT::i32, 1, 
/*100654*/            OPC_EmitInteger, MVT::i32, 0, 
/*100657*/            OPC_EmitInteger, MVT::i32, 0, 
/*100660*/            OPC_EmitInteger, MVT::i32, 0, 
/*100663*/            OPC_EmitInteger, MVT::i32, 0, 
/*100666*/            OPC_EmitInteger, MVT::i32, 0, 
/*100669*/            OPC_EmitInteger, MVT::i32, 0, 
/*100672*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100684*/            OPC_EmitInteger, MVT::i32, 1, 
/*100687*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100690*/            OPC_EmitInteger, MVT::i32, 0, 
/*100693*/            OPC_EmitInteger, MVT::i32, 0, 
/*100696*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*100715*/            OPC_EmitInteger, MVT::i32, 0, 
/*100718*/            OPC_EmitInteger, MVT::i32, 0, 
/*100721*/            OPC_EmitInteger, MVT::i32, 0, 
/*100724*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100736*/            OPC_EmitInteger, MVT::i32, 1, 
/*100739*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100742*/            OPC_EmitInteger, MVT::i32, 0, 
/*100745*/            OPC_EmitInteger, MVT::i32, 0, 
/*100748*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*100767*/          0, /*End of Scope*/
/*100768*/        0, // EndSwitchType
/*100769*/      /*Scope*/ 42, /*->100812*/
/*100770*/        OPC_CheckChild0Type, MVT::f64,
/*100772*/        OPC_CheckType, MVT::i1,
/*100774*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100776*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*100779*/        OPC_EmitInteger, MVT::i32, 0, 
/*100782*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*100794*/        OPC_EmitInteger, MVT::i1, 0, 
/*100797*/        OPC_EmitInteger, MVT::i32, 0, 
/*100800*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*100812*/      /*Scope*/ 20, /*->100833*/
/*100813*/        OPC_CheckChild0Type, MVT::f16,
/*100815*/        OPC_CheckType, MVT::i32,
/*100817*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100819*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*100826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*100833*/      0, /*End of Scope*/
/*100834*/    /*Scope*/ 95, /*->100930*/
/*100835*/      OPC_MoveChild0,
/*100836*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*100839*/      OPC_Scope, 66, /*->100907*/ // 2 children in Scope
/*100841*/        OPC_MoveChild0,
/*100842*/        OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*100845*/        OPC_Scope, 29, /*->100876*/ // 2 children in Scope
/*100847*/          OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*100848*/          OPC_MoveChild1,
/*100849*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*100852*/          OPC_CheckPredicate, 56, // Predicate_FP_HALF
/*100854*/          OPC_MoveParent,
/*100855*/          OPC_MoveParent,
/*100856*/          OPC_CheckType, MVT::f32,
/*100858*/          OPC_MoveParent,
/*100859*/          OPC_CheckPredicate, 57, // Predicate_cvt_rpi_i32_f32
/*100861*/          OPC_CheckType, MVT::i32,
/*100863*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100866*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100876*/        /*Scope*/ 29, /*->100906*/
/*100877*/          OPC_MoveChild0,
/*100878*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*100881*/          OPC_CheckPredicate, 56, // Predicate_FP_HALF
/*100883*/          OPC_MoveParent,
/*100884*/          OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*100885*/          OPC_MoveParent,
/*100886*/          OPC_CheckType, MVT::f32,
/*100888*/          OPC_MoveParent,
/*100889*/          OPC_CheckPredicate, 57, // Predicate_cvt_rpi_i32_f32
/*100891*/          OPC_CheckType, MVT::i32,
/*100893*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100896*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100906*/        0, /*End of Scope*/
/*100907*/      /*Scope*/ 21, /*->100929*/
/*100908*/        OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*100909*/        OPC_CheckType, MVT::f32,
/*100911*/        OPC_MoveParent,
/*100912*/        OPC_CheckPredicate, 58, // Predicate_cvt_flr_i32_f32
/*100914*/        OPC_CheckType, MVT::i32,
/*100916*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100919*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100929*/      0, /*End of Scope*/
/*100930*/    /*Scope*/ 56, /*->100987*/
/*100931*/      OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*100932*/      OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->100969
/*100935*/        OPC_Scope, 15, /*->100952*/ // 2 children in Scope
/*100937*/          OPC_CheckChild0Type, MVT::f64,
/*100939*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100942*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100952*/        /*Scope*/ 15, /*->100968*/
/*100953*/          OPC_CheckChild0Type, MVT::f32,
/*100955*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100958*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100968*/        0, /*End of Scope*/
/*100969*/      /*SwitchType*/ 15, MVT::i16,// ->100986
/*100971*/        OPC_CheckChild0Type, MVT::f16,
/*100973*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*100976*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*100986*/      0, // EndSwitchType
/*100987*/    0, /*End of Scope*/
/*100988*/  /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->102431
/*100992*/    OPC_RecordChild0, // #0 = $src
/*100993*/    OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->101712
/*100997*/      OPC_Scope, 116, /*->101115*/ // 4 children in Scope
/*100999*/        OPC_CheckChild0Type, MVT::v2i32,
/*101001*/        OPC_Scope, 15, /*->101018*/ // 5 children in Scope
/*101003*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101004*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101006*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101009*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101018*/        /*Scope*/ 32, /*->101051*/
/*101019*/          OPC_CheckChild1Integer, 0, 
/*101021*/          OPC_Scope, 13, /*->101036*/ // 2 children in Scope
/*101023*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101025*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101028*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*101036*/          /*Scope*/ 13, /*->101050*/
/*101037*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101039*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101042*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*101050*/          0, /*End of Scope*/
/*101051*/        /*Scope*/ 32, /*->101084*/
/*101052*/          OPC_CheckChild1Integer, 1, 
/*101054*/          OPC_Scope, 13, /*->101069*/ // 2 children in Scope
/*101056*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101058*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101061*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*101069*/          /*Scope*/ 13, /*->101083*/
/*101070*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101072*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101075*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*101083*/          0, /*End of Scope*/
/*101084*/        /*Scope*/ 15, /*->101100*/
/*101085*/          OPC_CheckChild1Integer, 2, 
/*101087*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101089*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101092*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*101100*/        /*Scope*/ 13, /*->101114*/
/*101101*/          OPC_RecordChild1, // #1 = $index
/*101102*/          OPC_CheckChild1Type, MVT::i32,
/*101104*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101106*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*101114*/        0, /*End of Scope*/
/*101115*/      /*Scope*/ 38|128,1/*166*/, /*->101283*/
/*101117*/        OPC_CheckChild0Type, MVT::v4i32,
/*101119*/        OPC_Scope, 15, /*->101136*/ // 6 children in Scope
/*101121*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101122*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101124*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101127*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101136*/        /*Scope*/ 32, /*->101169*/
/*101137*/          OPC_CheckChild1Integer, 0, 
/*101139*/          OPC_Scope, 13, /*->101154*/ // 2 children in Scope
/*101141*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101143*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101146*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*101154*/          /*Scope*/ 13, /*->101168*/
/*101155*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101157*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101160*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*101168*/          0, /*End of Scope*/
/*101169*/        /*Scope*/ 32, /*->101202*/
/*101170*/          OPC_CheckChild1Integer, 1, 
/*101172*/          OPC_Scope, 13, /*->101187*/ // 2 children in Scope
/*101174*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101176*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101179*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*101187*/          /*Scope*/ 13, /*->101201*/
/*101188*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101190*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101193*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*101201*/          0, /*End of Scope*/
/*101202*/        /*Scope*/ 32, /*->101235*/
/*101203*/          OPC_CheckChild1Integer, 2, 
/*101205*/          OPC_Scope, 13, /*->101220*/ // 2 children in Scope
/*101207*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101209*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101212*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*101220*/          /*Scope*/ 13, /*->101234*/
/*101221*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101223*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101226*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*101234*/          0, /*End of Scope*/
/*101235*/        /*Scope*/ 32, /*->101268*/
/*101236*/          OPC_CheckChild1Integer, 3, 
/*101238*/          OPC_Scope, 13, /*->101253*/ // 2 children in Scope
/*101240*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101242*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101245*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*101253*/          /*Scope*/ 13, /*->101267*/
/*101254*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101256*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101259*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*101267*/          0, /*End of Scope*/
/*101268*/        /*Scope*/ 13, /*->101282*/
/*101269*/          OPC_RecordChild1, // #1 = $index
/*101270*/          OPC_CheckChild1Type, MVT::i32,
/*101272*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101274*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*101282*/        0, /*End of Scope*/
/*101283*/      /*Scope*/ 20|128,1/*148*/, /*->101433*/
/*101285*/        OPC_CheckChild0Type, MVT::v8i32,
/*101287*/        OPC_Scope, 15, /*->101304*/ // 9 children in Scope
/*101289*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101290*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101292*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101295*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101304*/        /*Scope*/ 15, /*->101320*/
/*101305*/          OPC_CheckChild1Integer, 0, 
/*101307*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101309*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101312*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*101320*/        /*Scope*/ 15, /*->101336*/
/*101321*/          OPC_CheckChild1Integer, 1, 
/*101323*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101325*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101328*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*101336*/        /*Scope*/ 15, /*->101352*/
/*101337*/          OPC_CheckChild1Integer, 2, 
/*101339*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101341*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101344*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*101352*/        /*Scope*/ 15, /*->101368*/
/*101353*/          OPC_CheckChild1Integer, 3, 
/*101355*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101357*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101360*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*101368*/        /*Scope*/ 15, /*->101384*/
/*101369*/          OPC_CheckChild1Integer, 4, 
/*101371*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101373*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*101376*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*101384*/        /*Scope*/ 15, /*->101400*/
/*101385*/          OPC_CheckChild1Integer, 5, 
/*101387*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101389*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*101392*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*101400*/        /*Scope*/ 15, /*->101416*/
/*101401*/          OPC_CheckChild1Integer, 6, 
/*101403*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101405*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*101408*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*101416*/        /*Scope*/ 15, /*->101432*/
/*101417*/          OPC_CheckChild1Integer, 7, 
/*101419*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101421*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*101424*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*101432*/        0, /*End of Scope*/
/*101433*/      /*Scope*/ 20|128,2/*276*/, /*->101711*/
/*101435*/        OPC_CheckChild0Type, MVT::v16i32,
/*101437*/        OPC_Scope, 15, /*->101454*/ // 17 children in Scope
/*101439*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101440*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101442*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101445*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101454*/        /*Scope*/ 15, /*->101470*/
/*101455*/          OPC_CheckChild1Integer, 0, 
/*101457*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101459*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101462*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*101470*/        /*Scope*/ 15, /*->101486*/
/*101471*/          OPC_CheckChild1Integer, 1, 
/*101473*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101475*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101478*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*101486*/        /*Scope*/ 15, /*->101502*/
/*101487*/          OPC_CheckChild1Integer, 2, 
/*101489*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101491*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101494*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*101502*/        /*Scope*/ 15, /*->101518*/
/*101503*/          OPC_CheckChild1Integer, 3, 
/*101505*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101507*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101510*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*101518*/        /*Scope*/ 15, /*->101534*/
/*101519*/          OPC_CheckChild1Integer, 4, 
/*101521*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101523*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*101526*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*101534*/        /*Scope*/ 15, /*->101550*/
/*101535*/          OPC_CheckChild1Integer, 5, 
/*101537*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101539*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*101542*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*101550*/        /*Scope*/ 15, /*->101566*/
/*101551*/          OPC_CheckChild1Integer, 6, 
/*101553*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101555*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*101558*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*101566*/        /*Scope*/ 15, /*->101582*/
/*101567*/          OPC_CheckChild1Integer, 7, 
/*101569*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101571*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*101574*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*101582*/        /*Scope*/ 15, /*->101598*/
/*101583*/          OPC_CheckChild1Integer, 8, 
/*101585*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101587*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*101590*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*101598*/        /*Scope*/ 15, /*->101614*/
/*101599*/          OPC_CheckChild1Integer, 9, 
/*101601*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101603*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*101606*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*101614*/        /*Scope*/ 15, /*->101630*/
/*101615*/          OPC_CheckChild1Integer, 10, 
/*101617*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101619*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*101622*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*101630*/        /*Scope*/ 15, /*->101646*/
/*101631*/          OPC_CheckChild1Integer, 11, 
/*101633*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101635*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*101638*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*101646*/        /*Scope*/ 15, /*->101662*/
/*101647*/          OPC_CheckChild1Integer, 12, 
/*101649*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101651*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*101654*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*101662*/        /*Scope*/ 15, /*->101678*/
/*101663*/          OPC_CheckChild1Integer, 13, 
/*101665*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101667*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*101670*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*101678*/        /*Scope*/ 15, /*->101694*/
/*101679*/          OPC_CheckChild1Integer, 14, 
/*101681*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101683*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*101686*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*101694*/        /*Scope*/ 15, /*->101710*/
/*101695*/          OPC_CheckChild1Integer, 15, 
/*101697*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101699*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*101702*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*101710*/        0, /*End of Scope*/
/*101711*/      0, /*End of Scope*/
/*101712*/    /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->102430
/*101715*/      OPC_Scope, 116, /*->101833*/ // 4 children in Scope
/*101717*/        OPC_CheckChild0Type, MVT::v2f32,
/*101719*/        OPC_Scope, 15, /*->101736*/ // 5 children in Scope
/*101721*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101722*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101724*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101727*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101736*/        /*Scope*/ 32, /*->101769*/
/*101737*/          OPC_CheckChild1Integer, 0, 
/*101739*/          OPC_Scope, 13, /*->101754*/ // 2 children in Scope
/*101741*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101743*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101746*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*101754*/          /*Scope*/ 13, /*->101768*/
/*101755*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101757*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101760*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*101768*/          0, /*End of Scope*/
/*101769*/        /*Scope*/ 32, /*->101802*/
/*101770*/          OPC_CheckChild1Integer, 1, 
/*101772*/          OPC_Scope, 13, /*->101787*/ // 2 children in Scope
/*101774*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101776*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101779*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*101787*/          /*Scope*/ 13, /*->101801*/
/*101788*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101790*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101793*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*101801*/          0, /*End of Scope*/
/*101802*/        /*Scope*/ 15, /*->101818*/
/*101803*/          OPC_CheckChild1Integer, 2, 
/*101805*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101807*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101810*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*101818*/        /*Scope*/ 13, /*->101832*/
/*101819*/          OPC_RecordChild1, // #1 = $index
/*101820*/          OPC_CheckChild1Type, MVT::i32,
/*101822*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101824*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*101832*/        0, /*End of Scope*/
/*101833*/      /*Scope*/ 38|128,1/*166*/, /*->102001*/
/*101835*/        OPC_CheckChild0Type, MVT::v4f32,
/*101837*/        OPC_Scope, 15, /*->101854*/ // 6 children in Scope
/*101839*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*101840*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101842*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*101845*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*101854*/        /*Scope*/ 32, /*->101887*/
/*101855*/          OPC_CheckChild1Integer, 0, 
/*101857*/          OPC_Scope, 13, /*->101872*/ // 2 children in Scope
/*101859*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101861*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101864*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*101872*/          /*Scope*/ 13, /*->101886*/
/*101873*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101875*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101878*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*101886*/          0, /*End of Scope*/
/*101887*/        /*Scope*/ 32, /*->101920*/
/*101888*/          OPC_CheckChild1Integer, 1, 
/*101890*/          OPC_Scope, 13, /*->101905*/ // 2 children in Scope
/*101892*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101894*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101897*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*101905*/          /*Scope*/ 13, /*->101919*/
/*101906*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101908*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101911*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*101919*/          0, /*End of Scope*/
/*101920*/        /*Scope*/ 32, /*->101953*/
/*101921*/          OPC_CheckChild1Integer, 2, 
/*101923*/          OPC_Scope, 13, /*->101938*/ // 2 children in Scope
/*101925*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101927*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101930*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*101938*/          /*Scope*/ 13, /*->101952*/
/*101939*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101941*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*101944*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*101952*/          0, /*End of Scope*/
/*101953*/        /*Scope*/ 32, /*->101986*/
/*101954*/          OPC_CheckChild1Integer, 3, 
/*101956*/          OPC_Scope, 13, /*->101971*/ // 2 children in Scope
/*101958*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101960*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101963*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*101971*/          /*Scope*/ 13, /*->101985*/
/*101972*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101974*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*101977*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*101985*/          0, /*End of Scope*/
/*101986*/        /*Scope*/ 13, /*->102000*/
/*101987*/          OPC_RecordChild1, // #1 = $index
/*101988*/          OPC_CheckChild1Type, MVT::i32,
/*101990*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101992*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*102000*/        0, /*End of Scope*/
/*102001*/      /*Scope*/ 20|128,1/*148*/, /*->102151*/
/*102003*/        OPC_CheckChild0Type, MVT::v8f32,
/*102005*/        OPC_Scope, 15, /*->102022*/ // 9 children in Scope
/*102007*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102008*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102010*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102013*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102022*/        /*Scope*/ 15, /*->102038*/
/*102023*/          OPC_CheckChild1Integer, 0, 
/*102025*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102027*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102030*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*102038*/        /*Scope*/ 15, /*->102054*/
/*102039*/          OPC_CheckChild1Integer, 1, 
/*102041*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102043*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102046*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*102054*/        /*Scope*/ 15, /*->102070*/
/*102055*/          OPC_CheckChild1Integer, 2, 
/*102057*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102059*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102062*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*102070*/        /*Scope*/ 15, /*->102086*/
/*102071*/          OPC_CheckChild1Integer, 3, 
/*102073*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102075*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102078*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*102086*/        /*Scope*/ 15, /*->102102*/
/*102087*/          OPC_CheckChild1Integer, 4, 
/*102089*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102091*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*102094*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*102102*/        /*Scope*/ 15, /*->102118*/
/*102103*/          OPC_CheckChild1Integer, 5, 
/*102105*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102107*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*102110*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*102118*/        /*Scope*/ 15, /*->102134*/
/*102119*/          OPC_CheckChild1Integer, 6, 
/*102121*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102123*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*102126*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*102134*/        /*Scope*/ 15, /*->102150*/
/*102135*/          OPC_CheckChild1Integer, 7, 
/*102137*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102139*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*102142*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*102150*/        0, /*End of Scope*/
/*102151*/      /*Scope*/ 20|128,2/*276*/, /*->102429*/
/*102153*/        OPC_CheckChild0Type, MVT::v16f32,
/*102155*/        OPC_Scope, 15, /*->102172*/ // 17 children in Scope
/*102157*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*102158*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102160*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*102163*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*102172*/        /*Scope*/ 15, /*->102188*/
/*102173*/          OPC_CheckChild1Integer, 0, 
/*102175*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102177*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102180*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*102188*/        /*Scope*/ 15, /*->102204*/
/*102189*/          OPC_CheckChild1Integer, 1, 
/*102191*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102193*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102196*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*102204*/        /*Scope*/ 15, /*->102220*/
/*102205*/          OPC_CheckChild1Integer, 2, 
/*102207*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102209*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*102212*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*102220*/        /*Scope*/ 15, /*->102236*/
/*102221*/          OPC_CheckChild1Integer, 3, 
/*102223*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102225*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102228*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*102236*/        /*Scope*/ 15, /*->102252*/
/*102237*/          OPC_CheckChild1Integer, 4, 
/*102239*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102241*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*102244*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*102252*/        /*Scope*/ 15, /*->102268*/
/*102253*/          OPC_CheckChild1Integer, 5, 
/*102255*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102257*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*102260*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*102268*/        /*Scope*/ 15, /*->102284*/
/*102269*/          OPC_CheckChild1Integer, 6, 
/*102271*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102273*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*102276*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*102284*/        /*Scope*/ 15, /*->102300*/
/*102285*/          OPC_CheckChild1Integer, 7, 
/*102287*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102289*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*102292*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*102300*/        /*Scope*/ 15, /*->102316*/
/*102301*/          OPC_CheckChild1Integer, 8, 
/*102303*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102305*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*102308*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*102316*/        /*Scope*/ 15, /*->102332*/
/*102317*/          OPC_CheckChild1Integer, 9, 
/*102319*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102321*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*102324*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*102332*/        /*Scope*/ 15, /*->102348*/
/*102333*/          OPC_CheckChild1Integer, 10, 
/*102335*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102337*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*102340*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*102348*/        /*Scope*/ 15, /*->102364*/
/*102349*/          OPC_CheckChild1Integer, 11, 
/*102351*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102353*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*102356*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*102364*/        /*Scope*/ 15, /*->102380*/
/*102365*/          OPC_CheckChild1Integer, 12, 
/*102367*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102369*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*102372*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*102380*/        /*Scope*/ 15, /*->102396*/
/*102381*/          OPC_CheckChild1Integer, 13, 
/*102383*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102385*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*102388*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*102396*/        /*Scope*/ 15, /*->102412*/
/*102397*/          OPC_CheckChild1Integer, 14, 
/*102399*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102401*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*102404*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*102412*/        /*Scope*/ 15, /*->102428*/
/*102413*/          OPC_CheckChild1Integer, 15, 
/*102415*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102417*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*102420*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*102428*/        0, /*End of Scope*/
/*102429*/      0, /*End of Scope*/
/*102430*/    0, // EndSwitchType
/*102431*/  /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->102752
/*102435*/    OPC_Scope, 24|128,1/*152*/, /*->102590*/ // 2 children in Scope
/*102438*/      OPC_MoveChild0,
/*102439*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*102442*/      OPC_RecordChild0, // #0 = $src
/*102443*/      OPC_RecordChild1, // #1 = $rshift
/*102444*/      OPC_CheckChild1Type, MVT::i32,
/*102446*/      OPC_MoveParent,
/*102447*/      OPC_RecordChild1, // #2 = $mask
/*102448*/      OPC_MoveChild1,
/*102449*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*102452*/      OPC_CheckPredicate, 59, // Predicate_IMMZeroBasedBitfieldMask
/*102454*/      OPC_MoveParent,
/*102455*/      OPC_CheckType, MVT::i32,
/*102457*/      OPC_Scope, 21, /*->102480*/ // 2 children in Scope
/*102459*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102461*/        OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*102464*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*102471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*102480*/      /*Scope*/ 108, /*->102589*/
/*102481*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*102483*/        OPC_EmitInteger, MVT::i32, 0, 
/*102486*/        OPC_EmitInteger, MVT::i32, 0, 
/*102489*/        OPC_EmitInteger, MVT::i32, 0, 
/*102492*/        OPC_EmitInteger, MVT::i32, 0, 
/*102495*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102507*/        OPC_EmitInteger, MVT::i32, 0, 
/*102510*/        OPC_EmitInteger, MVT::i32, 0, 
/*102513*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102525*/        OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*102528*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*102535*/        OPC_EmitInteger, MVT::i32, 0, 
/*102538*/        OPC_EmitInteger, MVT::i32, 0, 
/*102541*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102553*/        OPC_EmitInteger, MVT::i32, 1, 
/*102556*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102559*/        OPC_EmitInteger, MVT::i32, 0, 
/*102562*/        OPC_EmitInteger, MVT::i32, 0, 
/*102565*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*102589*/      0, /*End of Scope*/
/*102590*/    /*Scope*/ 31|128,1/*159*/, /*->102751*/
/*102592*/      OPC_RecordChild0, // #0 = $src0
/*102593*/      OPC_RecordChild1, // #1 = $src1
/*102594*/      OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->102712
/*102597*/        OPC_Scope, 100, /*->102699*/ // 2 children in Scope
/*102599*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102601*/          OPC_EmitInteger, MVT::i32, 0, 
/*102604*/          OPC_EmitInteger, MVT::i32, 0, 
/*102607*/          OPC_EmitInteger, MVT::i32, 1, 
/*102610*/          OPC_EmitInteger, MVT::i32, 0, 
/*102613*/          OPC_EmitInteger, MVT::i32, 0, 
/*102616*/          OPC_EmitInteger, MVT::i32, 0, 
/*102619*/          OPC_EmitInteger, MVT::i32, 0, 
/*102622*/          OPC_EmitInteger, MVT::i32, 0, 
/*102625*/          OPC_EmitInteger, MVT::i32, 0, 
/*102628*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102640*/          OPC_EmitInteger, MVT::i32, 0, 
/*102643*/          OPC_EmitInteger, MVT::i32, 0, 
/*102646*/          OPC_EmitInteger, MVT::i32, 0, 
/*102649*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102661*/          OPC_EmitInteger, MVT::i32, 1, 
/*102664*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102667*/          OPC_EmitInteger, MVT::i32, 0, 
/*102670*/          OPC_EmitInteger, MVT::i32, 0, 
/*102673*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102699*/        /*Scope*/ 11, /*->102711*/
/*102700*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102702*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*102711*/        0, /*End of Scope*/
/*102712*/      /*SwitchType*/ 10, MVT::i16,// ->102724
/*102714*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*102716*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*102724*/      /*SwitchType*/ 11, MVT::i64,// ->102737
/*102726*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102728*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*102737*/      /*SwitchType*/ 11, MVT::i1,// ->102750
/*102739*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102741*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*102750*/      0, // EndSwitchType
/*102751*/    0, /*End of Scope*/
/*102752*/  /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->104111
/*102756*/    OPC_Scope, 75|128,1/*203*/, /*->102962*/ // 5 children in Scope
/*102759*/      OPC_RecordChild0, // #0 = $z
/*102760*/      OPC_MoveChild1,
/*102761*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*102764*/      OPC_Scope, 19|128,1/*147*/, /*->102914*/ // 2 children in Scope
/*102767*/        OPC_RecordChild0, // #1 = $x
/*102768*/        OPC_MoveChild1,
/*102769*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*102772*/        OPC_Scope, 120, /*->102894*/ // 2 children in Scope
/*102774*/          OPC_RecordChild0, // #2 = $y
/*102775*/          OPC_CheckChild1Same, 0,
/*102777*/          OPC_MoveParent,
/*102778*/          OPC_MoveParent,
/*102779*/          OPC_CheckType, MVT::i32,
/*102781*/          OPC_Scope, 98, /*->102881*/ // 2 children in Scope
/*102783*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*102785*/            OPC_EmitInteger, MVT::i32, 0, 
/*102788*/            OPC_EmitInteger, MVT::i32, 0, 
/*102791*/            OPC_EmitInteger, MVT::i32, 0, 
/*102794*/            OPC_EmitInteger, MVT::i32, 0, 
/*102797*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102809*/            OPC_EmitInteger, MVT::i32, 0, 
/*102812*/            OPC_EmitInteger, MVT::i32, 0, 
/*102815*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102827*/            OPC_EmitInteger, MVT::i32, 0, 
/*102830*/            OPC_EmitInteger, MVT::i32, 0, 
/*102833*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102845*/            OPC_EmitInteger, MVT::i32, 1, 
/*102848*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102851*/            OPC_EmitInteger, MVT::i32, 0, 
/*102854*/            OPC_EmitInteger, MVT::i32, 0, 
/*102857*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102881*/          /*Scope*/ 11, /*->102893*/
/*102882*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102884*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102893*/          0, /*End of Scope*/
/*102894*/        /*Scope*/ 18, /*->102913*/
/*102895*/          OPC_CheckChild0Same, 0,
/*102897*/          OPC_RecordChild1, // #2 = $y
/*102898*/          OPC_MoveParent,
/*102899*/          OPC_MoveParent,
/*102900*/          OPC_CheckType, MVT::i32,
/*102902*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102904*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102913*/        0, /*End of Scope*/
/*102914*/      /*Scope*/ 46, /*->102961*/
/*102915*/        OPC_MoveChild0,
/*102916*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*102919*/        OPC_Scope, 19, /*->102940*/ // 2 children in Scope
/*102921*/          OPC_RecordChild0, // #1 = $y
/*102922*/          OPC_CheckChild1Same, 0,
/*102924*/          OPC_MoveParent,
/*102925*/          OPC_RecordChild1, // #2 = $x
/*102926*/          OPC_MoveParent,
/*102927*/          OPC_CheckType, MVT::i32,
/*102929*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102931*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102940*/        /*Scope*/ 19, /*->102960*/
/*102941*/          OPC_CheckChild0Same, 0,
/*102943*/          OPC_RecordChild1, // #1 = $y
/*102944*/          OPC_MoveParent,
/*102945*/          OPC_RecordChild1, // #2 = $x
/*102946*/          OPC_MoveParent,
/*102947*/          OPC_CheckType, MVT::i32,
/*102949*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102951*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102960*/        0, /*End of Scope*/
/*102961*/      0, /*End of Scope*/
/*102962*/    /*Scope*/ 90, /*->103053*/
/*102963*/      OPC_MoveChild0,
/*102964*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*102967*/      OPC_Scope, 41, /*->103010*/ // 2 children in Scope
/*102969*/        OPC_RecordChild0, // #0 = $x
/*102970*/        OPC_MoveChild1,
/*102971*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*102974*/        OPC_RecordChild0, // #1 = $y
/*102975*/        OPC_RecordChild1, // #2 = $z
/*102976*/        OPC_MoveParent,
/*102977*/        OPC_MoveParent,
/*102978*/        OPC_CheckType, MVT::i32,
/*102980*/        OPC_Scope, 13, /*->102995*/ // 2 children in Scope
/*102982*/          OPC_CheckChild1Same, 2,
/*102984*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102986*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*102995*/        /*Scope*/ 13, /*->103009*/
/*102996*/          OPC_CheckChild1Same, 1,
/*102998*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103000*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103009*/        0, /*End of Scope*/
/*103010*/      /*Scope*/ 41, /*->103052*/
/*103011*/        OPC_MoveChild0,
/*103012*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103015*/        OPC_RecordChild0, // #0 = $y
/*103016*/        OPC_RecordChild1, // #1 = $z
/*103017*/        OPC_MoveParent,
/*103018*/        OPC_RecordChild1, // #2 = $x
/*103019*/        OPC_MoveParent,
/*103020*/        OPC_CheckType, MVT::i32,
/*103022*/        OPC_Scope, 13, /*->103037*/ // 2 children in Scope
/*103024*/          OPC_CheckChild1Same, 1,
/*103026*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103028*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103037*/        /*Scope*/ 13, /*->103051*/
/*103038*/          OPC_CheckChild1Same, 0,
/*103040*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103042*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103051*/        0, /*End of Scope*/
/*103052*/      0, /*End of Scope*/
/*103053*/    /*Scope*/ 84|128,2/*340*/, /*->103395*/
/*103055*/      OPC_RecordChild0, // #0 = $z
/*103056*/      OPC_MoveChild1,
/*103057*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*103060*/      OPC_Scope, 110, /*->103172*/ // 2 children in Scope
/*103062*/        OPC_RecordChild0, // #1 = $x
/*103063*/        OPC_MoveChild1,
/*103064*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103067*/        OPC_CheckChild0Same, 0,
/*103069*/        OPC_RecordChild1, // #2 = $y
/*103070*/        OPC_MoveParent,
/*103071*/        OPC_MoveParent,
/*103072*/        OPC_CheckType, MVT::i32,
/*103074*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103076*/        OPC_EmitInteger, MVT::i32, 0, 
/*103079*/        OPC_EmitInteger, MVT::i32, 0, 
/*103082*/        OPC_EmitInteger, MVT::i32, 0, 
/*103085*/        OPC_EmitInteger, MVT::i32, 0, 
/*103088*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103100*/        OPC_EmitInteger, MVT::i32, 0, 
/*103103*/        OPC_EmitInteger, MVT::i32, 0, 
/*103106*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103118*/        OPC_EmitInteger, MVT::i32, 0, 
/*103121*/        OPC_EmitInteger, MVT::i32, 0, 
/*103124*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103136*/        OPC_EmitInteger, MVT::i32, 1, 
/*103139*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103142*/        OPC_EmitInteger, MVT::i32, 0, 
/*103145*/        OPC_EmitInteger, MVT::i32, 0, 
/*103148*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103172*/      /*Scope*/ 92|128,1/*220*/, /*->103394*/
/*103174*/        OPC_MoveChild0,
/*103175*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103178*/        OPC_Scope, 106, /*->103286*/ // 2 children in Scope
/*103180*/          OPC_RecordChild0, // #1 = $y
/*103181*/          OPC_CheckChild1Same, 0,
/*103183*/          OPC_MoveParent,
/*103184*/          OPC_RecordChild1, // #2 = $x
/*103185*/          OPC_MoveParent,
/*103186*/          OPC_CheckType, MVT::i32,
/*103188*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103190*/          OPC_EmitInteger, MVT::i32, 0, 
/*103193*/          OPC_EmitInteger, MVT::i32, 0, 
/*103196*/          OPC_EmitInteger, MVT::i32, 0, 
/*103199*/          OPC_EmitInteger, MVT::i32, 0, 
/*103202*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103214*/          OPC_EmitInteger, MVT::i32, 0, 
/*103217*/          OPC_EmitInteger, MVT::i32, 0, 
/*103220*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103232*/          OPC_EmitInteger, MVT::i32, 0, 
/*103235*/          OPC_EmitInteger, MVT::i32, 0, 
/*103238*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103250*/          OPC_EmitInteger, MVT::i32, 1, 
/*103253*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103256*/          OPC_EmitInteger, MVT::i32, 0, 
/*103259*/          OPC_EmitInteger, MVT::i32, 0, 
/*103262*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103286*/        /*Scope*/ 106, /*->103393*/
/*103287*/          OPC_CheckChild0Same, 0,
/*103289*/          OPC_RecordChild1, // #1 = $y
/*103290*/          OPC_MoveParent,
/*103291*/          OPC_RecordChild1, // #2 = $x
/*103292*/          OPC_MoveParent,
/*103293*/          OPC_CheckType, MVT::i32,
/*103295*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103297*/          OPC_EmitInteger, MVT::i32, 0, 
/*103300*/          OPC_EmitInteger, MVT::i32, 0, 
/*103303*/          OPC_EmitInteger, MVT::i32, 0, 
/*103306*/          OPC_EmitInteger, MVT::i32, 0, 
/*103309*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103321*/          OPC_EmitInteger, MVT::i32, 0, 
/*103324*/          OPC_EmitInteger, MVT::i32, 0, 
/*103327*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103339*/          OPC_EmitInteger, MVT::i32, 0, 
/*103342*/          OPC_EmitInteger, MVT::i32, 0, 
/*103345*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103357*/          OPC_EmitInteger, MVT::i32, 1, 
/*103360*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103363*/          OPC_EmitInteger, MVT::i32, 0, 
/*103366*/          OPC_EmitInteger, MVT::i32, 0, 
/*103369*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103393*/        0, /*End of Scope*/
/*103394*/      0, /*End of Scope*/
/*103395*/    /*Scope*/ 56|128,3/*440*/, /*->103837*/
/*103397*/      OPC_MoveChild0,
/*103398*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*103401*/      OPC_Scope, 87|128,1/*215*/, /*->103619*/ // 2 children in Scope
/*103404*/        OPC_RecordChild0, // #0 = $x
/*103405*/        OPC_MoveChild1,
/*103406*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103409*/        OPC_RecordChild0, // #1 = $y
/*103410*/        OPC_RecordChild1, // #2 = $z
/*103411*/        OPC_MoveParent,
/*103412*/        OPC_MoveParent,
/*103413*/        OPC_CheckType, MVT::i32,
/*103415*/        OPC_Scope, 100, /*->103517*/ // 2 children in Scope
/*103417*/          OPC_CheckChild1Same, 2,
/*103419*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103421*/          OPC_EmitInteger, MVT::i32, 0, 
/*103424*/          OPC_EmitInteger, MVT::i32, 0, 
/*103427*/          OPC_EmitInteger, MVT::i32, 0, 
/*103430*/          OPC_EmitInteger, MVT::i32, 0, 
/*103433*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103445*/          OPC_EmitInteger, MVT::i32, 0, 
/*103448*/          OPC_EmitInteger, MVT::i32, 0, 
/*103451*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103463*/          OPC_EmitInteger, MVT::i32, 0, 
/*103466*/          OPC_EmitInteger, MVT::i32, 0, 
/*103469*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103481*/          OPC_EmitInteger, MVT::i32, 1, 
/*103484*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103487*/          OPC_EmitInteger, MVT::i32, 0, 
/*103490*/          OPC_EmitInteger, MVT::i32, 0, 
/*103493*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103517*/        /*Scope*/ 100, /*->103618*/
/*103518*/          OPC_CheckChild1Same, 1,
/*103520*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103522*/          OPC_EmitInteger, MVT::i32, 0, 
/*103525*/          OPC_EmitInteger, MVT::i32, 0, 
/*103528*/          OPC_EmitInteger, MVT::i32, 0, 
/*103531*/          OPC_EmitInteger, MVT::i32, 0, 
/*103534*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103546*/          OPC_EmitInteger, MVT::i32, 0, 
/*103549*/          OPC_EmitInteger, MVT::i32, 0, 
/*103552*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103564*/          OPC_EmitInteger, MVT::i32, 0, 
/*103567*/          OPC_EmitInteger, MVT::i32, 0, 
/*103570*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103582*/          OPC_EmitInteger, MVT::i32, 1, 
/*103585*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103588*/          OPC_EmitInteger, MVT::i32, 0, 
/*103591*/          OPC_EmitInteger, MVT::i32, 0, 
/*103594*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103618*/        0, /*End of Scope*/
/*103619*/      /*Scope*/ 87|128,1/*215*/, /*->103836*/
/*103621*/        OPC_MoveChild0,
/*103622*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*103625*/        OPC_RecordChild0, // #0 = $y
/*103626*/        OPC_RecordChild1, // #1 = $z
/*103627*/        OPC_MoveParent,
/*103628*/        OPC_RecordChild1, // #2 = $x
/*103629*/        OPC_MoveParent,
/*103630*/        OPC_CheckType, MVT::i32,
/*103632*/        OPC_Scope, 100, /*->103734*/ // 2 children in Scope
/*103634*/          OPC_CheckChild1Same, 1,
/*103636*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103638*/          OPC_EmitInteger, MVT::i32, 0, 
/*103641*/          OPC_EmitInteger, MVT::i32, 0, 
/*103644*/          OPC_EmitInteger, MVT::i32, 0, 
/*103647*/          OPC_EmitInteger, MVT::i32, 0, 
/*103650*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103662*/          OPC_EmitInteger, MVT::i32, 0, 
/*103665*/          OPC_EmitInteger, MVT::i32, 0, 
/*103668*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103680*/          OPC_EmitInteger, MVT::i32, 0, 
/*103683*/          OPC_EmitInteger, MVT::i32, 0, 
/*103686*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103698*/          OPC_EmitInteger, MVT::i32, 1, 
/*103701*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103704*/          OPC_EmitInteger, MVT::i32, 0, 
/*103707*/          OPC_EmitInteger, MVT::i32, 0, 
/*103710*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103734*/        /*Scope*/ 100, /*->103835*/
/*103735*/          OPC_CheckChild1Same, 0,
/*103737*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103739*/          OPC_EmitInteger, MVT::i32, 0, 
/*103742*/          OPC_EmitInteger, MVT::i32, 0, 
/*103745*/          OPC_EmitInteger, MVT::i32, 0, 
/*103748*/          OPC_EmitInteger, MVT::i32, 0, 
/*103751*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103763*/          OPC_EmitInteger, MVT::i32, 0, 
/*103766*/          OPC_EmitInteger, MVT::i32, 0, 
/*103769*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103781*/          OPC_EmitInteger, MVT::i32, 0, 
/*103784*/          OPC_EmitInteger, MVT::i32, 0, 
/*103787*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103799*/          OPC_EmitInteger, MVT::i32, 1, 
/*103802*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103805*/          OPC_EmitInteger, MVT::i32, 0, 
/*103808*/          OPC_EmitInteger, MVT::i32, 0, 
/*103811*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*103835*/        0, /*End of Scope*/
/*103836*/      0, /*End of Scope*/
/*103837*/    /*Scope*/ 15|128,2/*271*/, /*->104110*/
/*103839*/      OPC_RecordChild0, // #0 = $src0
/*103840*/      OPC_Scope, 107, /*->103949*/ // 2 children in Scope
/*103842*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103853*/        OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->103936
/*103856*/          OPC_Scope, 66, /*->103924*/ // 2 children in Scope
/*103858*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103860*/            OPC_EmitInteger, MVT::i32, 1, 
/*103863*/            OPC_EmitInteger, MVT::i32, 0, 
/*103866*/            OPC_EmitInteger, MVT::i32, 0, 
/*103869*/            OPC_EmitInteger, MVT::i32, 0, 
/*103872*/            OPC_EmitInteger, MVT::i32, 0, 
/*103875*/            OPC_EmitInteger, MVT::i32, 0, 
/*103878*/            OPC_EmitInteger, MVT::i32, 0, 
/*103881*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103893*/            OPC_EmitInteger, MVT::i32, 1, 
/*103896*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103899*/            OPC_EmitInteger, MVT::i32, 0, 
/*103902*/            OPC_EmitInteger, MVT::i32, 0, 
/*103905*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*103924*/          /*Scope*/ 10, /*->103935*/
/*103925*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103927*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*103935*/          0, /*End of Scope*/
/*103936*/        /*SwitchType*/ 10, MVT::i64,// ->103948
/*103938*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103940*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*103948*/        0, // EndSwitchType
/*103949*/      /*Scope*/ 30|128,1/*158*/, /*->104109*/
/*103951*/        OPC_RecordChild1, // #1 = $src1
/*103952*/        OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->104070
/*103955*/          OPC_Scope, 100, /*->104057*/ // 2 children in Scope
/*103957*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103959*/            OPC_EmitInteger, MVT::i32, 0, 
/*103962*/            OPC_EmitInteger, MVT::i32, 0, 
/*103965*/            OPC_EmitInteger, MVT::i32, 1, 
/*103968*/            OPC_EmitInteger, MVT::i32, 0, 
/*103971*/            OPC_EmitInteger, MVT::i32, 0, 
/*103974*/            OPC_EmitInteger, MVT::i32, 0, 
/*103977*/            OPC_EmitInteger, MVT::i32, 0, 
/*103980*/            OPC_EmitInteger, MVT::i32, 0, 
/*103983*/            OPC_EmitInteger, MVT::i32, 0, 
/*103986*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103998*/            OPC_EmitInteger, MVT::i32, 0, 
/*104001*/            OPC_EmitInteger, MVT::i32, 0, 
/*104004*/            OPC_EmitInteger, MVT::i32, 0, 
/*104007*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104019*/            OPC_EmitInteger, MVT::i32, 1, 
/*104022*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104025*/            OPC_EmitInteger, MVT::i32, 0, 
/*104028*/            OPC_EmitInteger, MVT::i32, 0, 
/*104031*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104057*/          /*Scope*/ 11, /*->104069*/
/*104058*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104060*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*104069*/          0, /*End of Scope*/
/*104070*/        /*SwitchType*/ 10, MVT::i16,// ->104082
/*104072*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104074*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*104082*/        /*SwitchType*/ 11, MVT::i64,// ->104095
/*104084*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104086*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*104095*/        /*SwitchType*/ 11, MVT::i1,// ->104108
/*104097*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104099*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*104108*/        0, // EndSwitchType
/*104109*/      0, /*End of Scope*/
/*104110*/    0, /*End of Scope*/
/*104111*/  /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->105165
/*104115*/    OPC_Scope, 47|128,6/*815*/, /*->104933*/ // 2 children in Scope
/*104118*/      OPC_MoveChild0,
/*104119*/      OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->104350
/*104124*/        OPC_Scope, 24, /*->104150*/ // 4 children in Scope
/*104126*/          OPC_MoveChild0,
/*104127*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*104130*/          OPC_RecordChild0, // #0 = $src0
/*104131*/          OPC_RecordChild1, // #1 = $src1
/*104132*/          OPC_MoveParent,
/*104133*/          OPC_RecordChild1, // #2 = $src2
/*104134*/          OPC_CheckType, MVT::i16,
/*104136*/          OPC_MoveParent,
/*104137*/          OPC_CheckType, MVT::i32,
/*104139*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104141*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*104150*/        /*Scope*/ 24, /*->104175*/
/*104151*/          OPC_RecordChild0, // #0 = $src2
/*104152*/          OPC_MoveChild1,
/*104153*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*104156*/          OPC_RecordChild0, // #1 = $src0
/*104157*/          OPC_RecordChild1, // #2 = $src1
/*104158*/          OPC_MoveParent,
/*104159*/          OPC_CheckType, MVT::i16,
/*104161*/          OPC_MoveParent,
/*104162*/          OPC_CheckType, MVT::i32,
/*104164*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104166*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*104175*/        /*Scope*/ 54, /*->104230*/
/*104176*/          OPC_MoveChild0,
/*104177*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*104180*/          OPC_RecordChild0, // #0 = $src0
/*104181*/          OPC_RecordChild1, // #1 = $src1
/*104182*/          OPC_MoveParent,
/*104183*/          OPC_RecordChild1, // #2 = $src2
/*104184*/          OPC_CheckType, MVT::i16,
/*104186*/          OPC_MoveParent,
/*104187*/          OPC_CheckType, MVT::i64,
/*104189*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104191*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104194*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*104203*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104206*/          OPC_EmitInteger, MVT::i32, 0, 
/*104209*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*104216*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104219*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104230*/        /*Scope*/ 118, /*->104349*/
/*104231*/          OPC_RecordChild0, // #0 = $src2
/*104232*/          OPC_Scope, 53, /*->104287*/ // 2 children in Scope
/*104234*/            OPC_MoveChild1,
/*104235*/            OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*104238*/            OPC_RecordChild0, // #1 = $src0
/*104239*/            OPC_RecordChild1, // #2 = $src1
/*104240*/            OPC_MoveParent,
/*104241*/            OPC_CheckType, MVT::i16,
/*104243*/            OPC_MoveParent,
/*104244*/            OPC_CheckType, MVT::i64,
/*104246*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104248*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104251*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*104260*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104263*/            OPC_EmitInteger, MVT::i32, 0, 
/*104266*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*104273*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104276*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104287*/          /*Scope*/ 60, /*->104348*/
/*104288*/            OPC_RecordChild1, // #1 = $src1
/*104289*/            OPC_CheckType, MVT::i16,
/*104291*/            OPC_MoveParent,
/*104292*/            OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104305
/*104295*/              OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104297*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104305*/            /*SwitchType*/ 40, MVT::i64,// ->104347
/*104307*/              OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104309*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104312*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104320*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104323*/              OPC_EmitInteger, MVT::i32, 0, 
/*104326*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104333*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104336*/              OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104347*/            0, // EndSwitchType
/*104348*/          0, /*End of Scope*/
/*104349*/        0, /*End of Scope*/
/*104350*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->104414
/*104353*/        OPC_RecordChild0, // #0 = $src0
/*104354*/        OPC_RecordChild1, // #1 = $src1
/*104355*/        OPC_CheckType, MVT::i16,
/*104357*/        OPC_MoveParent,
/*104358*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104371
/*104361*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104363*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104371*/        /*SwitchType*/ 40, MVT::i64,// ->104413
/*104373*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104375*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104378*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104386*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104389*/          OPC_EmitInteger, MVT::i32, 0, 
/*104392*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104399*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104402*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104413*/        0, // EndSwitchType
/*104414*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->104478
/*104417*/        OPC_RecordChild0, // #0 = $src0
/*104418*/        OPC_RecordChild1, // #1 = $src1
/*104419*/        OPC_CheckType, MVT::i16,
/*104421*/        OPC_MoveParent,
/*104422*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104435
/*104425*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104427*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104435*/        /*SwitchType*/ 40, MVT::i64,// ->104477
/*104437*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104439*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104442*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104450*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104453*/          OPC_EmitInteger, MVT::i32, 0, 
/*104456*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104463*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104466*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104477*/        0, // EndSwitchType
/*104478*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->104542
/*104481*/        OPC_RecordChild0, // #0 = $src0
/*104482*/        OPC_RecordChild1, // #1 = $src1
/*104483*/        OPC_CheckType, MVT::i16,
/*104485*/        OPC_MoveParent,
/*104486*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104499
/*104489*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104491*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104499*/        /*SwitchType*/ 40, MVT::i64,// ->104541
/*104501*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104503*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104506*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104514*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104517*/          OPC_EmitInteger, MVT::i32, 0, 
/*104520*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104527*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104530*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104541*/        0, // EndSwitchType
/*104542*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->104606
/*104545*/        OPC_RecordChild0, // #0 = $src0
/*104546*/        OPC_RecordChild1, // #1 = $src1
/*104547*/        OPC_CheckType, MVT::i16,
/*104549*/        OPC_MoveParent,
/*104550*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104563
/*104553*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104563*/        /*SwitchType*/ 40, MVT::i64,// ->104605
/*104565*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104567*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104570*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104578*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104581*/          OPC_EmitInteger, MVT::i32, 0, 
/*104584*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104591*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104594*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104605*/        0, // EndSwitchType
/*104606*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->104670
/*104609*/        OPC_RecordChild0, // #0 = $src0
/*104610*/        OPC_RecordChild1, // #1 = $src1
/*104611*/        OPC_CheckType, MVT::i16,
/*104613*/        OPC_MoveParent,
/*104614*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104627
/*104617*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104619*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104627*/        /*SwitchType*/ 40, MVT::i64,// ->104669
/*104629*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104631*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104634*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104642*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104645*/          OPC_EmitInteger, MVT::i32, 0, 
/*104648*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104655*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104658*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104669*/        0, // EndSwitchType
/*104670*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->104734
/*104673*/        OPC_RecordChild0, // #0 = $src0
/*104674*/        OPC_RecordChild1, // #1 = $src1
/*104675*/        OPC_CheckType, MVT::i16,
/*104677*/        OPC_MoveParent,
/*104678*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104691
/*104681*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104683*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*104691*/        /*SwitchType*/ 40, MVT::i64,// ->104733
/*104693*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104695*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104698*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*104706*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104709*/          OPC_EmitInteger, MVT::i32, 0, 
/*104712*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104719*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104722*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104733*/        0, // EndSwitchType
/*104734*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->104800
/*104737*/        OPC_RecordChild0, // #0 = $src0
/*104738*/        OPC_RecordChild1, // #1 = $src1
/*104739*/        OPC_CheckChild1Type, MVT::i16,
/*104741*/        OPC_CheckType, MVT::i16,
/*104743*/        OPC_MoveParent,
/*104744*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104757
/*104747*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104749*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*104757*/        /*SwitchType*/ 40, MVT::i64,// ->104799
/*104759*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104761*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104764*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*104772*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104775*/          OPC_EmitInteger, MVT::i32, 0, 
/*104778*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104785*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104788*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104799*/        0, // EndSwitchType
/*104800*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->104866
/*104803*/        OPC_RecordChild0, // #0 = $src0
/*104804*/        OPC_RecordChild1, // #1 = $src1
/*104805*/        OPC_CheckChild1Type, MVT::i16,
/*104807*/        OPC_CheckType, MVT::i16,
/*104809*/        OPC_MoveParent,
/*104810*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104823
/*104813*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104815*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*104823*/        /*SwitchType*/ 40, MVT::i64,// ->104865
/*104825*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104827*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104830*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*104838*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104841*/          OPC_EmitInteger, MVT::i32, 0, 
/*104844*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104851*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104854*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104865*/        0, // EndSwitchType
/*104866*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->104932
/*104869*/        OPC_RecordChild0, // #0 = $src0
/*104870*/        OPC_RecordChild1, // #1 = $src1
/*104871*/        OPC_CheckChild1Type, MVT::i16,
/*104873*/        OPC_CheckType, MVT::i16,
/*104875*/        OPC_MoveParent,
/*104876*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->104889
/*104879*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104881*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*104889*/        /*SwitchType*/ 40, MVT::i64,// ->104931
/*104891*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104893*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104896*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*104904*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104907*/          OPC_EmitInteger, MVT::i32, 0, 
/*104910*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*104917*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104920*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*104931*/        0, // EndSwitchType
/*104932*/      0, // EndSwitchOpcode
/*104933*/    /*Scope*/ 101|128,1/*229*/, /*->105164*/
/*104935*/      OPC_RecordChild0, // #0 = $src
/*104936*/      OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->104956
/*104939*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*104941*/        OPC_EmitInteger, MVT::i32, 0, 
/*104944*/        OPC_EmitInteger, MVT::i32, 1, 
/*104947*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*104956*/      /*SwitchType*/ 48, MVT::i32,// ->105006
/*104958*/        OPC_Scope, 19, /*->104979*/ // 2 children in Scope
/*104960*/          OPC_CheckChild0Type, MVT::i1,
/*104962*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104964*/          OPC_EmitInteger, MVT::i32, 0, 
/*104967*/          OPC_EmitInteger, MVT::i32, 1, 
/*104970*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*104979*/        /*Scope*/ 25, /*->105005*/
/*104980*/          OPC_CheckChild0Type, MVT::i16,
/*104982*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104984*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*104989*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*104996*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*105005*/        0, /*End of Scope*/
/*105006*/      /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->105163
/*105009*/        OPC_Scope, 34, /*->105045*/ // 3 children in Scope
/*105011*/          OPC_CheckChild0Type, MVT::i32,
/*105013*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105015*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*105018*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105021*/          OPC_EmitInteger, MVT::i32, 0, 
/*105024*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*105031*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105034*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*105045*/        /*Scope*/ 49, /*->105095*/
/*105046*/          OPC_CheckChild0Type, MVT::i1,
/*105048*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105050*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105053*/          OPC_EmitInteger, MVT::i32, 0, 
/*105056*/          OPC_EmitInteger, MVT::i32, 1, 
/*105059*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*105068*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105071*/          OPC_EmitInteger, MVT::i32, 0, 
/*105074*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105081*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105084*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*105095*/        /*Scope*/ 66, /*->105162*/
/*105096*/          OPC_CheckChild0Type, MVT::i16,
/*105098*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105100*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*105103*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*105108*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*105115*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*105124*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*105127*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*105135*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105138*/          OPC_EmitInteger, MVT::i32, 0, 
/*105141*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*105148*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105151*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*105162*/        0, /*End of Scope*/
/*105163*/      0, // EndSwitchType
/*105164*/    0, /*End of Scope*/
/*105165*/  /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->105612
/*105169*/    OPC_Scope, 38|128,1/*166*/, /*->105338*/ // 2 children in Scope
/*105172*/      OPC_MoveChild0,
/*105173*/      OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*105176*/      OPC_Scope, 24, /*->105202*/ // 4 children in Scope
/*105178*/        OPC_MoveChild0,
/*105179*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105182*/        OPC_RecordChild0, // #0 = $src0
/*105183*/        OPC_RecordChild1, // #1 = $src1
/*105184*/        OPC_MoveParent,
/*105185*/        OPC_RecordChild1, // #2 = $src2
/*105186*/        OPC_CheckType, MVT::i16,
/*105188*/        OPC_MoveParent,
/*105189*/        OPC_CheckType, MVT::i32,
/*105191*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105193*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*105202*/      /*Scope*/ 24, /*->105227*/
/*105203*/        OPC_RecordChild0, // #0 = $src2
/*105204*/        OPC_MoveChild1,
/*105205*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105208*/        OPC_RecordChild0, // #1 = $src0
/*105209*/        OPC_RecordChild1, // #2 = $src1
/*105210*/        OPC_MoveParent,
/*105211*/        OPC_CheckType, MVT::i16,
/*105213*/        OPC_MoveParent,
/*105214*/        OPC_CheckType, MVT::i32,
/*105216*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105218*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*105227*/      /*Scope*/ 54, /*->105282*/
/*105228*/        OPC_MoveChild0,
/*105229*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105232*/        OPC_RecordChild0, // #0 = $src0
/*105233*/        OPC_RecordChild1, // #1 = $src1
/*105234*/        OPC_MoveParent,
/*105235*/        OPC_RecordChild1, // #2 = $src2
/*105236*/        OPC_CheckType, MVT::i16,
/*105238*/        OPC_MoveParent,
/*105239*/        OPC_CheckType, MVT::i64,
/*105241*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105243*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105246*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*105255*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105258*/        OPC_EmitInteger, MVT::i32, 0, 
/*105261*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105268*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105271*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105282*/      /*Scope*/ 54, /*->105337*/
/*105283*/        OPC_RecordChild0, // #0 = $src2
/*105284*/        OPC_MoveChild1,
/*105285*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*105288*/        OPC_RecordChild0, // #1 = $src0
/*105289*/        OPC_RecordChild1, // #2 = $src1
/*105290*/        OPC_MoveParent,
/*105291*/        OPC_CheckType, MVT::i16,
/*105293*/        OPC_MoveParent,
/*105294*/        OPC_CheckType, MVT::i64,
/*105296*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105298*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105301*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*105310*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105313*/        OPC_EmitInteger, MVT::i32, 0, 
/*105316*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105323*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105326*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105337*/      0, /*End of Scope*/
/*105338*/    /*Scope*/ 15|128,2/*271*/, /*->105611*/
/*105340*/      OPC_RecordChild0, // #0 = $src
/*105341*/      OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->105370
/*105344*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105346*/        OPC_EmitInteger, MVT::i32, 0, 
/*105349*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105361*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*105370*/      /*SwitchType*/ 43, MVT::i32,// ->105415
/*105372*/        OPC_Scope, 11, /*->105385*/ // 2 children in Scope
/*105374*/          OPC_CheckChild0Type, MVT::i16,
/*105376*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105378*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*105385*/        /*Scope*/ 28, /*->105414*/
/*105386*/          OPC_CheckChild0Type, MVT::i1,
/*105388*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105390*/          OPC_EmitInteger, MVT::i32, 0, 
/*105393*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105405*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*105414*/        0, /*End of Scope*/
/*105415*/      /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->105610
/*105418*/        OPC_Scope, 47, /*->105467*/ // 3 children in Scope
/*105420*/          OPC_CheckChild0Type, MVT::i32,
/*105422*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105424*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*105427*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105430*/          OPC_EmitInteger, MVT::i32, 31, 
/*105433*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*105442*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*105445*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*105453*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105456*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*105467*/        /*Scope*/ 72, /*->105540*/
/*105468*/          OPC_CheckChild0Type, MVT::i1,
/*105470*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105472*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105475*/          OPC_EmitInteger, MVT::i32, 0, 
/*105478*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105490*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*105499*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105502*/          OPC_EmitInteger, MVT::i32, 0, 
/*105505*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105517*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*105526*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105529*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*105540*/        /*Scope*/ 68, /*->105609*/
/*105541*/          OPC_CheckChild0Type, MVT::i16,
/*105543*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105545*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*105548*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*105555*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105558*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*105565*/          OPC_EmitInteger, MVT::i32, 31, 
/*105568*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*105575*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*105584*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*105587*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*105595*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105598*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*105609*/        0, /*End of Scope*/
/*105610*/      0, // EndSwitchType
/*105611*/    0, /*End of Scope*/
/*105612*/  /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->105640
/*105615*/    OPC_RecordChild0, // #0 = $ptr_lo
/*105616*/    OPC_MoveChild0,
/*105617*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*105620*/    OPC_MoveParent,
/*105621*/    OPC_RecordChild1, // #1 = $ptr_hi
/*105622*/    OPC_MoveChild1,
/*105623*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*105626*/    OPC_MoveParent,
/*105627*/    OPC_CheckType, MVT::i64,
/*105629*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105631*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*105640*/  /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->105690
/*105643*/    OPC_RecordChild0, // #0 = $src
/*105644*/    OPC_CheckChild0Type, MVT::i32,
/*105646*/    OPC_Scope, 14, /*->105662*/ // 2 children in Scope
/*105648*/      OPC_CheckType, MVT::i32,
/*105650*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105652*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*105655*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*105662*/    /*Scope*/ 26, /*->105689*/
/*105663*/      OPC_RecordChild1, // #1 = $buffer_id
/*105664*/      OPC_MoveChild1,
/*105665*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105668*/      OPC_CheckType, MVT::i32,
/*105670*/      OPC_MoveParent,
/*105671*/      OPC_CheckType, MVT::v4i32,
/*105673*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105675*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*105678*/      OPC_EmitConvertToTarget, 1,
/*105680*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*105689*/    0, /*End of Scope*/
/*105690*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->105716
/*105693*/    OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*105694*/    OPC_CaptureGlueInput,
/*105695*/    OPC_RecordChild1, // #1 = $sdst
/*105696*/    OPC_CheckChild1Type, MVT::i32,
/*105698*/    OPC_RecordChild2, // #2 = $simm16
/*105699*/    OPC_MoveChild2,
/*105700*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*105703*/    OPC_CheckType, MVT::i16,
/*105705*/    OPC_MoveParent,
/*105706*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105708*/    OPC_EmitMergeInputChains1_0,
/*105709*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*105716*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->105740
/*105719*/    OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*105720*/    OPC_CaptureGlueInput,
/*105721*/    OPC_RecordChild1, // #1 = $simm16
/*105722*/    OPC_MoveChild1,
/*105723*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105726*/    OPC_CheckType, MVT::i32,
/*105728*/    OPC_MoveParent,
/*105729*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105731*/    OPC_EmitMergeInputChains1_0,
/*105732*/    OPC_EmitConvertToTarget, 1,
/*105734*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*105740*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->105764
/*105743*/    OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*105744*/    OPC_CaptureGlueInput,
/*105745*/    OPC_RecordChild1, // #1 = $simm16
/*105746*/    OPC_MoveChild1,
/*105747*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105750*/    OPC_CheckType, MVT::i32,
/*105752*/    OPC_MoveParent,
/*105753*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105755*/    OPC_EmitMergeInputChains1_0,
/*105756*/    OPC_EmitConvertToTarget, 1,
/*105758*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*105764*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->105784
/*105767*/    OPC_RecordChild0, // #0 = $addr
/*105768*/    OPC_MoveChild0,
/*105769*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*105772*/    OPC_MoveParent,
/*105773*/    OPC_CheckType, MVT::i32,
/*105775*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105777*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*105784*/  /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->105807
/*105787*/    OPC_RecordMemRef,
/*105788*/    OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*105789*/    OPC_RecordChild1, // #1 = $rw_gpr
/*105790*/    OPC_CheckChild1Type, MVT::v4i32,
/*105792*/    OPC_RecordChild2, // #2 = $index_gpr
/*105793*/    OPC_CheckChild2Type, MVT::i32,
/*105795*/    OPC_CheckPredicate, 25, // Predicate_mskor_global
/*105797*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105799*/    OPC_EmitMergeInputChains1_0,
/*105800*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*105807*/  /*SwitchOpcode*/ 1|128,2/*257*/, TARGET_VAL(ISD::SRL),// ->106068
/*105811*/    OPC_RecordChild0, // #0 = $src0
/*105812*/    OPC_RecordChild1, // #1 = $src1
/*105813*/    OPC_Scope, 108|128,1/*236*/, /*->106052*/ // 2 children in Scope
/*105816*/      OPC_CheckChild1Type, MVT::i32,
/*105818*/      OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->106038
/*105822*/        OPC_Scope, 11, /*->105835*/ // 3 children in Scope
/*105824*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105826*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*105835*/        /*Scope*/ 100, /*->105936*/
/*105836*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*105838*/          OPC_EmitInteger, MVT::i32, 0, 
/*105841*/          OPC_EmitInteger, MVT::i32, 0, 
/*105844*/          OPC_EmitInteger, MVT::i32, 1, 
/*105847*/          OPC_EmitInteger, MVT::i32, 0, 
/*105850*/          OPC_EmitInteger, MVT::i32, 0, 
/*105853*/          OPC_EmitInteger, MVT::i32, 0, 
/*105856*/          OPC_EmitInteger, MVT::i32, 0, 
/*105859*/          OPC_EmitInteger, MVT::i32, 0, 
/*105862*/          OPC_EmitInteger, MVT::i32, 0, 
/*105865*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105877*/          OPC_EmitInteger, MVT::i32, 0, 
/*105880*/          OPC_EmitInteger, MVT::i32, 0, 
/*105883*/          OPC_EmitInteger, MVT::i32, 0, 
/*105886*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105898*/          OPC_EmitInteger, MVT::i32, 1, 
/*105901*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105904*/          OPC_EmitInteger, MVT::i32, 0, 
/*105907*/          OPC_EmitInteger, MVT::i32, 0, 
/*105910*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105936*/        /*Scope*/ 100, /*->106037*/
/*105937*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105939*/          OPC_EmitInteger, MVT::i32, 0, 
/*105942*/          OPC_EmitInteger, MVT::i32, 0, 
/*105945*/          OPC_EmitInteger, MVT::i32, 1, 
/*105948*/          OPC_EmitInteger, MVT::i32, 0, 
/*105951*/          OPC_EmitInteger, MVT::i32, 0, 
/*105954*/          OPC_EmitInteger, MVT::i32, 0, 
/*105957*/          OPC_EmitInteger, MVT::i32, 0, 
/*105960*/          OPC_EmitInteger, MVT::i32, 0, 
/*105963*/          OPC_EmitInteger, MVT::i32, 0, 
/*105966*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105978*/          OPC_EmitInteger, MVT::i32, 0, 
/*105981*/          OPC_EmitInteger, MVT::i32, 0, 
/*105984*/          OPC_EmitInteger, MVT::i32, 0, 
/*105987*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105999*/          OPC_EmitInteger, MVT::i32, 1, 
/*106002*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106005*/          OPC_EmitInteger, MVT::i32, 0, 
/*106008*/          OPC_EmitInteger, MVT::i32, 0, 
/*106011*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106037*/        0, /*End of Scope*/
/*106038*/      /*SwitchType*/ 11, MVT::i64,// ->106051
/*106040*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106042*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*106051*/      0, // EndSwitchType
/*106052*/    /*Scope*/ 14, /*->106067*/
/*106053*/      OPC_CheckChild1Type, MVT::i16,
/*106055*/      OPC_CheckType, MVT::i16,
/*106057*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106059*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*106067*/    0, /*End of Scope*/
/*106068*/  /*SwitchOpcode*/ 1|128,2/*257*/, TARGET_VAL(ISD::SRA),// ->106329
/*106072*/    OPC_RecordChild0, // #0 = $src0
/*106073*/    OPC_RecordChild1, // #1 = $src1
/*106074*/    OPC_Scope, 108|128,1/*236*/, /*->106313*/ // 2 children in Scope
/*106077*/      OPC_CheckChild1Type, MVT::i32,
/*106079*/      OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->106299
/*106083*/        OPC_Scope, 11, /*->106096*/ // 3 children in Scope
/*106085*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106087*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*106096*/        /*Scope*/ 100, /*->106197*/
/*106097*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106099*/          OPC_EmitInteger, MVT::i32, 0, 
/*106102*/          OPC_EmitInteger, MVT::i32, 0, 
/*106105*/          OPC_EmitInteger, MVT::i32, 1, 
/*106108*/          OPC_EmitInteger, MVT::i32, 0, 
/*106111*/          OPC_EmitInteger, MVT::i32, 0, 
/*106114*/          OPC_EmitInteger, MVT::i32, 0, 
/*106117*/          OPC_EmitInteger, MVT::i32, 0, 
/*106120*/          OPC_EmitInteger, MVT::i32, 0, 
/*106123*/          OPC_EmitInteger, MVT::i32, 0, 
/*106126*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106138*/          OPC_EmitInteger, MVT::i32, 0, 
/*106141*/          OPC_EmitInteger, MVT::i32, 0, 
/*106144*/          OPC_EmitInteger, MVT::i32, 0, 
/*106147*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106159*/          OPC_EmitInteger, MVT::i32, 1, 
/*106162*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106165*/          OPC_EmitInteger, MVT::i32, 0, 
/*106168*/          OPC_EmitInteger, MVT::i32, 0, 
/*106171*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106197*/        /*Scope*/ 100, /*->106298*/
/*106198*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106200*/          OPC_EmitInteger, MVT::i32, 0, 
/*106203*/          OPC_EmitInteger, MVT::i32, 0, 
/*106206*/          OPC_EmitInteger, MVT::i32, 1, 
/*106209*/          OPC_EmitInteger, MVT::i32, 0, 
/*106212*/          OPC_EmitInteger, MVT::i32, 0, 
/*106215*/          OPC_EmitInteger, MVT::i32, 0, 
/*106218*/          OPC_EmitInteger, MVT::i32, 0, 
/*106221*/          OPC_EmitInteger, MVT::i32, 0, 
/*106224*/          OPC_EmitInteger, MVT::i32, 0, 
/*106227*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106239*/          OPC_EmitInteger, MVT::i32, 0, 
/*106242*/          OPC_EmitInteger, MVT::i32, 0, 
/*106245*/          OPC_EmitInteger, MVT::i32, 0, 
/*106248*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106260*/          OPC_EmitInteger, MVT::i32, 1, 
/*106263*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106266*/          OPC_EmitInteger, MVT::i32, 0, 
/*106269*/          OPC_EmitInteger, MVT::i32, 0, 
/*106272*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106298*/        0, /*End of Scope*/
/*106299*/      /*SwitchType*/ 11, MVT::i64,// ->106312
/*106301*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106303*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*106312*/      0, // EndSwitchType
/*106313*/    /*Scope*/ 14, /*->106328*/
/*106314*/      OPC_CheckChild1Type, MVT::i16,
/*106316*/      OPC_CheckType, MVT::i16,
/*106318*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106320*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*106328*/    0, /*End of Scope*/
/*106329*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->106450
/*106332*/    OPC_RecordChild0, // #0 = $src0
/*106333*/    OPC_RecordChild1, // #1 = $src1
/*106334*/    OPC_CheckType, MVT::i32,
/*106336*/    OPC_Scope, 10, /*->106348*/ // 2 children in Scope
/*106338*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106340*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*106348*/    /*Scope*/ 100, /*->106449*/
/*106349*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106351*/      OPC_EmitInteger, MVT::i32, 0, 
/*106354*/      OPC_EmitInteger, MVT::i32, 0, 
/*106357*/      OPC_EmitInteger, MVT::i32, 1, 
/*106360*/      OPC_EmitInteger, MVT::i32, 0, 
/*106363*/      OPC_EmitInteger, MVT::i32, 0, 
/*106366*/      OPC_EmitInteger, MVT::i32, 0, 
/*106369*/      OPC_EmitInteger, MVT::i32, 0, 
/*106372*/      OPC_EmitInteger, MVT::i32, 0, 
/*106375*/      OPC_EmitInteger, MVT::i32, 0, 
/*106378*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106390*/      OPC_EmitInteger, MVT::i32, 0, 
/*106393*/      OPC_EmitInteger, MVT::i32, 0, 
/*106396*/      OPC_EmitInteger, MVT::i32, 0, 
/*106399*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106411*/      OPC_EmitInteger, MVT::i32, 1, 
/*106414*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106417*/      OPC_EmitInteger, MVT::i32, 0, 
/*106420*/      OPC_EmitInteger, MVT::i32, 0, 
/*106423*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*106449*/    0, /*End of Scope*/
/*106450*/  /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::MUL),// ->106789
/*106454*/    OPC_RecordChild0, // #0 = $src0
/*106455*/    OPC_RecordChild1, // #1 = $src1
/*106456*/    OPC_SwitchType /*2 cases */, 60|128,2/*316*/, MVT::i32,// ->106776
/*106460*/      OPC_Scope, 10, /*->106472*/ // 4 children in Scope
/*106462*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106464*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*106472*/      /*Scope*/ 100, /*->106573*/
/*106473*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106475*/        OPC_EmitInteger, MVT::i32, 0, 
/*106478*/        OPC_EmitInteger, MVT::i32, 0, 
/*106481*/        OPC_EmitInteger, MVT::i32, 1, 
/*106484*/        OPC_EmitInteger, MVT::i32, 0, 
/*106487*/        OPC_EmitInteger, MVT::i32, 0, 
/*106490*/        OPC_EmitInteger, MVT::i32, 0, 
/*106493*/        OPC_EmitInteger, MVT::i32, 0, 
/*106496*/        OPC_EmitInteger, MVT::i32, 0, 
/*106499*/        OPC_EmitInteger, MVT::i32, 0, 
/*106502*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106514*/        OPC_EmitInteger, MVT::i32, 0, 
/*106517*/        OPC_EmitInteger, MVT::i32, 0, 
/*106520*/        OPC_EmitInteger, MVT::i32, 0, 
/*106523*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106535*/        OPC_EmitInteger, MVT::i32, 1, 
/*106538*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106541*/        OPC_EmitInteger, MVT::i32, 0, 
/*106544*/        OPC_EmitInteger, MVT::i32, 0, 
/*106547*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106573*/      /*Scope*/ 100, /*->106674*/
/*106574*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*106576*/        OPC_EmitInteger, MVT::i32, 0, 
/*106579*/        OPC_EmitInteger, MVT::i32, 0, 
/*106582*/        OPC_EmitInteger, MVT::i32, 1, 
/*106585*/        OPC_EmitInteger, MVT::i32, 0, 
/*106588*/        OPC_EmitInteger, MVT::i32, 0, 
/*106591*/        OPC_EmitInteger, MVT::i32, 0, 
/*106594*/        OPC_EmitInteger, MVT::i32, 0, 
/*106597*/        OPC_EmitInteger, MVT::i32, 0, 
/*106600*/        OPC_EmitInteger, MVT::i32, 0, 
/*106603*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106615*/        OPC_EmitInteger, MVT::i32, 0, 
/*106618*/        OPC_EmitInteger, MVT::i32, 0, 
/*106621*/        OPC_EmitInteger, MVT::i32, 0, 
/*106624*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106636*/        OPC_EmitInteger, MVT::i32, 1, 
/*106639*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106642*/        OPC_EmitInteger, MVT::i32, 0, 
/*106645*/        OPC_EmitInteger, MVT::i32, 0, 
/*106648*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106674*/      /*Scope*/ 100, /*->106775*/
/*106675*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*106677*/        OPC_EmitInteger, MVT::i32, 0, 
/*106680*/        OPC_EmitInteger, MVT::i32, 0, 
/*106683*/        OPC_EmitInteger, MVT::i32, 1, 
/*106686*/        OPC_EmitInteger, MVT::i32, 0, 
/*106689*/        OPC_EmitInteger, MVT::i32, 0, 
/*106692*/        OPC_EmitInteger, MVT::i32, 0, 
/*106695*/        OPC_EmitInteger, MVT::i32, 0, 
/*106698*/        OPC_EmitInteger, MVT::i32, 0, 
/*106701*/        OPC_EmitInteger, MVT::i32, 0, 
/*106704*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106716*/        OPC_EmitInteger, MVT::i32, 0, 
/*106719*/        OPC_EmitInteger, MVT::i32, 0, 
/*106722*/        OPC_EmitInteger, MVT::i32, 0, 
/*106725*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106737*/        OPC_EmitInteger, MVT::i32, 1, 
/*106740*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106743*/        OPC_EmitInteger, MVT::i32, 0, 
/*106746*/        OPC_EmitInteger, MVT::i32, 0, 
/*106749*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106775*/      0, /*End of Scope*/
/*106776*/    /*SwitchType*/ 10, MVT::i16,// ->106788
/*106778*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106780*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*106788*/    0, // EndSwitchType
/*106789*/  /*SwitchOpcode*/ 75|128,31/*4043*/, TARGET_VAL(ISD::SETCC),// ->110836
/*106793*/    OPC_RecordChild0, // #0 = $src0
/*106794*/    OPC_Scope, 76|128,4/*588*/, /*->107385*/ // 6 children in Scope
/*106797*/      OPC_CheckChild0Type, MVT::i32,
/*106799*/      OPC_RecordChild1, // #1 = $src1
/*106800*/      OPC_MoveChild2,
/*106801*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*106804*/      OPC_Scope, 29, /*->106835*/ // 26 children in Scope
/*106806*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*106808*/        OPC_MoveParent,
/*106809*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106811*/        OPC_CheckType, MVT::i1,
/*106813*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106815*/        OPC_Scope, 8, /*->106825*/ // 2 children in Scope
/*106817*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106825*/        /*Scope*/ 8, /*->106834*/
/*106826*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106834*/        0, /*End of Scope*/
/*106835*/      /*Scope*/ 17, /*->106853*/
/*106836*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*106838*/        OPC_MoveParent,
/*106839*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106841*/        OPC_CheckType, MVT::i1,
/*106843*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106845*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106853*/      /*Scope*/ 17, /*->106871*/
/*106854*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*106856*/        OPC_MoveParent,
/*106857*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106859*/        OPC_CheckType, MVT::i1,
/*106861*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106863*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106871*/      /*Scope*/ 17, /*->106889*/
/*106872*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*106874*/        OPC_MoveParent,
/*106875*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106877*/        OPC_CheckType, MVT::i1,
/*106879*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106881*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106889*/      /*Scope*/ 17, /*->106907*/
/*106890*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*106892*/        OPC_MoveParent,
/*106893*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106895*/        OPC_CheckType, MVT::i1,
/*106897*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106899*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*106907*/      /*Scope*/ 17, /*->106925*/
/*106908*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*106910*/        OPC_MoveParent,
/*106911*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106913*/        OPC_CheckType, MVT::i1,
/*106915*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106917*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*106925*/      /*Scope*/ 17, /*->106943*/
/*106926*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*106928*/        OPC_MoveParent,
/*106929*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106931*/        OPC_CheckType, MVT::i1,
/*106933*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106935*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*106943*/      /*Scope*/ 17, /*->106961*/
/*106944*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*106946*/        OPC_MoveParent,
/*106947*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106949*/        OPC_CheckType, MVT::i1,
/*106951*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106953*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*106961*/      /*Scope*/ 17, /*->106979*/
/*106962*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*106964*/        OPC_MoveParent,
/*106965*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106967*/        OPC_CheckType, MVT::i1,
/*106969*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106971*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*106979*/      /*Scope*/ 17, /*->106997*/
/*106980*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*106982*/        OPC_MoveParent,
/*106983*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*106985*/        OPC_CheckType, MVT::i1,
/*106987*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106989*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*106997*/      /*Scope*/ 17, /*->107015*/
/*106998*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*107000*/        OPC_MoveParent,
/*107001*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107003*/        OPC_CheckType, MVT::i1,
/*107005*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107007*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*107015*/      /*Scope*/ 13, /*->107029*/
/*107016*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107018*/        OPC_MoveParent,
/*107019*/        OPC_CheckType, MVT::i1,
/*107021*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107029*/      /*Scope*/ 13, /*->107043*/
/*107030*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*107032*/        OPC_MoveParent,
/*107033*/        OPC_CheckType, MVT::i1,
/*107035*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107043*/      /*Scope*/ 13, /*->107057*/
/*107044*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107046*/        OPC_MoveParent,
/*107047*/        OPC_CheckType, MVT::i1,
/*107049*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107057*/      /*Scope*/ 13, /*->107071*/
/*107058*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*107060*/        OPC_MoveParent,
/*107061*/        OPC_CheckType, MVT::i1,
/*107063*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107071*/      /*Scope*/ 13, /*->107085*/
/*107072*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*107074*/        OPC_MoveParent,
/*107075*/        OPC_CheckType, MVT::i1,
/*107077*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107085*/      /*Scope*/ 13, /*->107099*/
/*107086*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107088*/        OPC_MoveParent,
/*107089*/        OPC_CheckType, MVT::i1,
/*107091*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107099*/      /*Scope*/ 13, /*->107113*/
/*107100*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*107102*/        OPC_MoveParent,
/*107103*/        OPC_CheckType, MVT::i1,
/*107105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107113*/      /*Scope*/ 97, /*->107211*/
/*107114*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107116*/        OPC_MoveParent,
/*107117*/        OPC_CheckType, MVT::i1,
/*107119*/        OPC_Scope, 8, /*->107129*/ // 10 children in Scope
/*107121*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107129*/        /*Scope*/ 8, /*->107138*/
/*107130*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107138*/        /*Scope*/ 8, /*->107147*/
/*107139*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107147*/        /*Scope*/ 8, /*->107156*/
/*107148*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107156*/        /*Scope*/ 8, /*->107165*/
/*107157*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107165*/        /*Scope*/ 8, /*->107174*/
/*107166*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107174*/        /*Scope*/ 8, /*->107183*/
/*107175*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107183*/        /*Scope*/ 8, /*->107192*/
/*107184*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107192*/        /*Scope*/ 8, /*->107201*/
/*107193*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107201*/        /*Scope*/ 8, /*->107210*/
/*107202*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107210*/        0, /*End of Scope*/
/*107211*/      /*Scope*/ 13, /*->107225*/
/*107212*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*107214*/        OPC_MoveParent,
/*107215*/        OPC_CheckType, MVT::i1,
/*107217*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107225*/      /*Scope*/ 13, /*->107239*/
/*107226*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*107228*/        OPC_MoveParent,
/*107229*/        OPC_CheckType, MVT::i1,
/*107231*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107239*/      /*Scope*/ 13, /*->107253*/
/*107240*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*107242*/        OPC_MoveParent,
/*107243*/        OPC_CheckType, MVT::i1,
/*107245*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107253*/      /*Scope*/ 13, /*->107267*/
/*107254*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*107256*/        OPC_MoveParent,
/*107257*/        OPC_CheckType, MVT::i1,
/*107259*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107267*/      /*Scope*/ 13, /*->107281*/
/*107268*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*107270*/        OPC_MoveParent,
/*107271*/        OPC_CheckType, MVT::i1,
/*107273*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107281*/      /*Scope*/ 13, /*->107295*/
/*107282*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*107284*/        OPC_MoveParent,
/*107285*/        OPC_CheckType, MVT::i1,
/*107287*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107295*/      /*Scope*/ 88, /*->107384*/
/*107296*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107298*/        OPC_MoveParent,
/*107299*/        OPC_CheckType, MVT::i1,
/*107301*/        OPC_Scope, 8, /*->107311*/ // 9 children in Scope
/*107303*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107311*/        /*Scope*/ 8, /*->107320*/
/*107312*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107320*/        /*Scope*/ 8, /*->107329*/
/*107321*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107329*/        /*Scope*/ 8, /*->107338*/
/*107330*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107338*/        /*Scope*/ 8, /*->107347*/
/*107339*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107347*/        /*Scope*/ 8, /*->107356*/
/*107348*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107356*/        /*Scope*/ 8, /*->107365*/
/*107357*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107365*/        /*Scope*/ 8, /*->107374*/
/*107366*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107374*/        /*Scope*/ 8, /*->107383*/
/*107375*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*107383*/        0, /*End of Scope*/
/*107384*/      0, /*End of Scope*/
/*107385*/    /*Scope*/ 30|128,3/*414*/, /*->107801*/
/*107387*/      OPC_CheckChild0Type, MVT::i64,
/*107389*/      OPC_RecordChild1, // #1 = $src1
/*107390*/      OPC_MoveChild2,
/*107391*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*107394*/      OPC_Scope, 17, /*->107413*/ // 17 children in Scope
/*107396*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*107398*/        OPC_MoveParent,
/*107399*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107401*/        OPC_CheckType, MVT::i1,
/*107403*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107405*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*107413*/      /*Scope*/ 17, /*->107431*/
/*107414*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*107416*/        OPC_MoveParent,
/*107417*/        OPC_CheckPredicate, 61, // Predicate_si_setcc_uniform
/*107419*/        OPC_CheckType, MVT::i1,
/*107421*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107423*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*107431*/      /*Scope*/ 13, /*->107445*/
/*107432*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107434*/        OPC_MoveParent,
/*107435*/        OPC_CheckType, MVT::i1,
/*107437*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107445*/      /*Scope*/ 13, /*->107459*/
/*107446*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*107448*/        OPC_MoveParent,
/*107449*/        OPC_CheckType, MVT::i1,
/*107451*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107459*/      /*Scope*/ 13, /*->107473*/
/*107460*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107462*/        OPC_MoveParent,
/*107463*/        OPC_CheckType, MVT::i1,
/*107465*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107473*/      /*Scope*/ 13, /*->107487*/
/*107474*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*107476*/        OPC_MoveParent,
/*107477*/        OPC_CheckType, MVT::i1,
/*107479*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107487*/      /*Scope*/ 13, /*->107501*/
/*107488*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*107490*/        OPC_MoveParent,
/*107491*/        OPC_CheckType, MVT::i1,
/*107493*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107501*/      /*Scope*/ 13, /*->107515*/
/*107502*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107504*/        OPC_MoveParent,
/*107505*/        OPC_CheckType, MVT::i1,
/*107507*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107515*/      /*Scope*/ 13, /*->107529*/
/*107516*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*107518*/        OPC_MoveParent,
/*107519*/        OPC_CheckType, MVT::i1,
/*107521*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107529*/      /*Scope*/ 97, /*->107627*/
/*107530*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107532*/        OPC_MoveParent,
/*107533*/        OPC_CheckType, MVT::i1,
/*107535*/        OPC_Scope, 8, /*->107545*/ // 10 children in Scope
/*107537*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107545*/        /*Scope*/ 8, /*->107554*/
/*107546*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107554*/        /*Scope*/ 8, /*->107563*/
/*107555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107563*/        /*Scope*/ 8, /*->107572*/
/*107564*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107572*/        /*Scope*/ 8, /*->107581*/
/*107573*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107581*/        /*Scope*/ 8, /*->107590*/
/*107582*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107590*/        /*Scope*/ 8, /*->107599*/
/*107591*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107599*/        /*Scope*/ 8, /*->107608*/
/*107600*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107608*/        /*Scope*/ 8, /*->107617*/
/*107609*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107617*/        /*Scope*/ 8, /*->107626*/
/*107618*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107626*/        0, /*End of Scope*/
/*107627*/      /*Scope*/ 13, /*->107641*/
/*107628*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*107630*/        OPC_MoveParent,
/*107631*/        OPC_CheckType, MVT::i1,
/*107633*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107641*/      /*Scope*/ 13, /*->107655*/
/*107642*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*107644*/        OPC_MoveParent,
/*107645*/        OPC_CheckType, MVT::i1,
/*107647*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107655*/      /*Scope*/ 13, /*->107669*/
/*107656*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*107658*/        OPC_MoveParent,
/*107659*/        OPC_CheckType, MVT::i1,
/*107661*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107669*/      /*Scope*/ 13, /*->107683*/
/*107670*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*107672*/        OPC_MoveParent,
/*107673*/        OPC_CheckType, MVT::i1,
/*107675*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107683*/      /*Scope*/ 13, /*->107697*/
/*107684*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*107686*/        OPC_MoveParent,
/*107687*/        OPC_CheckType, MVT::i1,
/*107689*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107697*/      /*Scope*/ 13, /*->107711*/
/*107698*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*107700*/        OPC_MoveParent,
/*107701*/        OPC_CheckType, MVT::i1,
/*107703*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107711*/      /*Scope*/ 88, /*->107800*/
/*107712*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107714*/        OPC_MoveParent,
/*107715*/        OPC_CheckType, MVT::i1,
/*107717*/        OPC_Scope, 8, /*->107727*/ // 9 children in Scope
/*107719*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107727*/        /*Scope*/ 8, /*->107736*/
/*107728*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107736*/        /*Scope*/ 8, /*->107745*/
/*107737*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107745*/        /*Scope*/ 8, /*->107754*/
/*107746*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107754*/        /*Scope*/ 8, /*->107763*/
/*107755*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107763*/        /*Scope*/ 8, /*->107772*/
/*107764*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107772*/        /*Scope*/ 8, /*->107781*/
/*107773*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107781*/        /*Scope*/ 8, /*->107790*/
/*107782*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107790*/        /*Scope*/ 8, /*->107799*/
/*107791*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*107799*/        0, /*End of Scope*/
/*107800*/      0, /*End of Scope*/
/*107801*/    /*Scope*/ 125|128,7/*1021*/, /*->108824*/
/*107803*/      OPC_CheckChild0Type, MVT::f32,
/*107805*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*107806*/      OPC_MoveChild2,
/*107807*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*107810*/      OPC_Scope, 23, /*->107835*/ // 16 children in Scope
/*107812*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*107814*/        OPC_MoveParent,
/*107815*/        OPC_CheckType, MVT::i1,
/*107817*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107820*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107823*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107835*/      /*Scope*/ 23, /*->107859*/
/*107836*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*107838*/        OPC_MoveParent,
/*107839*/        OPC_CheckType, MVT::i1,
/*107841*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107844*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107847*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107859*/      /*Scope*/ 23, /*->107883*/
/*107860*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*107862*/        OPC_MoveParent,
/*107863*/        OPC_CheckType, MVT::i1,
/*107865*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107868*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107871*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107883*/      /*Scope*/ 23, /*->107907*/
/*107884*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*107886*/        OPC_MoveParent,
/*107887*/        OPC_CheckType, MVT::i1,
/*107889*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107892*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107895*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107907*/      /*Scope*/ 23, /*->107931*/
/*107908*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*107910*/        OPC_MoveParent,
/*107911*/        OPC_CheckType, MVT::i1,
/*107913*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107916*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107919*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107931*/      /*Scope*/ 23, /*->107955*/
/*107932*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*107934*/        OPC_MoveParent,
/*107935*/        OPC_CheckType, MVT::i1,
/*107937*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107940*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107943*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107955*/      /*Scope*/ 23, /*->107979*/
/*107956*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*107958*/        OPC_MoveParent,
/*107959*/        OPC_CheckType, MVT::i1,
/*107961*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107964*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107967*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*107979*/      /*Scope*/ 23, /*->108003*/
/*107980*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*107982*/        OPC_MoveParent,
/*107983*/        OPC_CheckType, MVT::i1,
/*107985*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*107988*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*107991*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108003*/      /*Scope*/ 23, /*->108027*/
/*108004*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*108006*/        OPC_MoveParent,
/*108007*/        OPC_CheckType, MVT::i1,
/*108009*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108012*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108015*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108027*/      /*Scope*/ 23, /*->108051*/
/*108028*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*108030*/        OPC_MoveParent,
/*108031*/        OPC_CheckType, MVT::i1,
/*108033*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108036*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108039*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108051*/      /*Scope*/ 23, /*->108075*/
/*108052*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*108054*/        OPC_MoveParent,
/*108055*/        OPC_CheckType, MVT::i1,
/*108057*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108060*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108063*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108075*/      /*Scope*/ 23, /*->108099*/
/*108076*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*108078*/        OPC_MoveParent,
/*108079*/        OPC_CheckType, MVT::i1,
/*108081*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108084*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108087*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108099*/      /*Scope*/ 23, /*->108123*/
/*108100*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*108102*/        OPC_MoveParent,
/*108103*/        OPC_CheckType, MVT::i1,
/*108105*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108108*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108111*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108123*/      /*Scope*/ 23, /*->108147*/
/*108124*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*108126*/        OPC_MoveParent,
/*108127*/        OPC_CheckType, MVT::i1,
/*108129*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108132*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108135*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108147*/      /*Scope*/ 23, /*->108171*/
/*108148*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*108150*/        OPC_MoveParent,
/*108151*/        OPC_CheckType, MVT::i1,
/*108153*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108156*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108159*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108171*/      /*Scope*/ 10|128,5/*650*/, /*->108823*/
/*108173*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108175*/        OPC_MoveParent,
/*108176*/        OPC_CheckType, MVT::i1,
/*108178*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108181*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108184*/        OPC_Scope, 12, /*->108198*/ // 49 children in Scope
/*108186*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108198*/        /*Scope*/ 12, /*->108211*/
/*108199*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108211*/        /*Scope*/ 12, /*->108224*/
/*108212*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108224*/        /*Scope*/ 12, /*->108237*/
/*108225*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108237*/        /*Scope*/ 12, /*->108250*/
/*108238*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108250*/        /*Scope*/ 12, /*->108263*/
/*108251*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108263*/        /*Scope*/ 12, /*->108276*/
/*108264*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108276*/        /*Scope*/ 12, /*->108289*/
/*108277*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108289*/        /*Scope*/ 12, /*->108302*/
/*108290*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108302*/        /*Scope*/ 12, /*->108315*/
/*108303*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108315*/        /*Scope*/ 12, /*->108328*/
/*108316*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108328*/        /*Scope*/ 12, /*->108341*/
/*108329*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108341*/        /*Scope*/ 12, /*->108354*/
/*108342*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108354*/        /*Scope*/ 12, /*->108367*/
/*108355*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108367*/        /*Scope*/ 12, /*->108380*/
/*108368*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108380*/        /*Scope*/ 12, /*->108393*/
/*108381*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108393*/        /*Scope*/ 12, /*->108406*/
/*108394*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108406*/        /*Scope*/ 12, /*->108419*/
/*108407*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108419*/        /*Scope*/ 12, /*->108432*/
/*108420*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108432*/        /*Scope*/ 12, /*->108445*/
/*108433*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108445*/        /*Scope*/ 12, /*->108458*/
/*108446*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108458*/        /*Scope*/ 12, /*->108471*/
/*108459*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108471*/        /*Scope*/ 12, /*->108484*/
/*108472*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108484*/        /*Scope*/ 12, /*->108497*/
/*108485*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108497*/        /*Scope*/ 12, /*->108510*/
/*108498*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108510*/        /*Scope*/ 12, /*->108523*/
/*108511*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108523*/        /*Scope*/ 12, /*->108536*/
/*108524*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108536*/        /*Scope*/ 12, /*->108549*/
/*108537*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108549*/        /*Scope*/ 12, /*->108562*/
/*108550*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108562*/        /*Scope*/ 12, /*->108575*/
/*108563*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108575*/        /*Scope*/ 12, /*->108588*/
/*108576*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108588*/        /*Scope*/ 12, /*->108601*/
/*108589*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108601*/        /*Scope*/ 12, /*->108614*/
/*108602*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108614*/        /*Scope*/ 12, /*->108627*/
/*108615*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108627*/        /*Scope*/ 12, /*->108640*/
/*108628*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108640*/        /*Scope*/ 12, /*->108653*/
/*108641*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108653*/        /*Scope*/ 12, /*->108666*/
/*108654*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108666*/        /*Scope*/ 12, /*->108679*/
/*108667*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108679*/        /*Scope*/ 12, /*->108692*/
/*108680*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108692*/        /*Scope*/ 12, /*->108705*/
/*108693*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108705*/        /*Scope*/ 12, /*->108718*/
/*108706*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108718*/        /*Scope*/ 12, /*->108731*/
/*108719*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108731*/        /*Scope*/ 12, /*->108744*/
/*108732*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108744*/        /*Scope*/ 12, /*->108757*/
/*108745*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108757*/        /*Scope*/ 12, /*->108770*/
/*108758*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108770*/        /*Scope*/ 12, /*->108783*/
/*108771*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108783*/        /*Scope*/ 12, /*->108796*/
/*108784*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108796*/        /*Scope*/ 12, /*->108809*/
/*108797*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108809*/        /*Scope*/ 12, /*->108822*/
/*108810*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108822*/        0, /*End of Scope*/
/*108823*/      0, /*End of Scope*/
/*108824*/    /*Scope*/ 125|128,7/*1021*/, /*->109847*/
/*108826*/      OPC_CheckChild0Type, MVT::f64,
/*108828*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*108829*/      OPC_MoveChild2,
/*108830*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*108833*/      OPC_Scope, 23, /*->108858*/ // 16 children in Scope
/*108835*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*108837*/        OPC_MoveParent,
/*108838*/        OPC_CheckType, MVT::i1,
/*108840*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108843*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108846*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108858*/      /*Scope*/ 23, /*->108882*/
/*108859*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*108861*/        OPC_MoveParent,
/*108862*/        OPC_CheckType, MVT::i1,
/*108864*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108867*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108870*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108882*/      /*Scope*/ 23, /*->108906*/
/*108883*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*108885*/        OPC_MoveParent,
/*108886*/        OPC_CheckType, MVT::i1,
/*108888*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108891*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108894*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108906*/      /*Scope*/ 23, /*->108930*/
/*108907*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*108909*/        OPC_MoveParent,
/*108910*/        OPC_CheckType, MVT::i1,
/*108912*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108915*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108918*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108930*/      /*Scope*/ 23, /*->108954*/
/*108931*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*108933*/        OPC_MoveParent,
/*108934*/        OPC_CheckType, MVT::i1,
/*108936*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108939*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108942*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108954*/      /*Scope*/ 23, /*->108978*/
/*108955*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*108957*/        OPC_MoveParent,
/*108958*/        OPC_CheckType, MVT::i1,
/*108960*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108963*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108966*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108978*/      /*Scope*/ 23, /*->109002*/
/*108979*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*108981*/        OPC_MoveParent,
/*108982*/        OPC_CheckType, MVT::i1,
/*108984*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108987*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108990*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109002*/      /*Scope*/ 23, /*->109026*/
/*109003*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*109005*/        OPC_MoveParent,
/*109006*/        OPC_CheckType, MVT::i1,
/*109008*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109011*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109014*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109026*/      /*Scope*/ 23, /*->109050*/
/*109027*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*109029*/        OPC_MoveParent,
/*109030*/        OPC_CheckType, MVT::i1,
/*109032*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109035*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109038*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109050*/      /*Scope*/ 23, /*->109074*/
/*109051*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*109053*/        OPC_MoveParent,
/*109054*/        OPC_CheckType, MVT::i1,
/*109056*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109059*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109062*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109074*/      /*Scope*/ 23, /*->109098*/
/*109075*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*109077*/        OPC_MoveParent,
/*109078*/        OPC_CheckType, MVT::i1,
/*109080*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109083*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109086*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109098*/      /*Scope*/ 23, /*->109122*/
/*109099*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*109101*/        OPC_MoveParent,
/*109102*/        OPC_CheckType, MVT::i1,
/*109104*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109107*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109110*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109122*/      /*Scope*/ 23, /*->109146*/
/*109123*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*109125*/        OPC_MoveParent,
/*109126*/        OPC_CheckType, MVT::i1,
/*109128*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109131*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109134*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109146*/      /*Scope*/ 23, /*->109170*/
/*109147*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*109149*/        OPC_MoveParent,
/*109150*/        OPC_CheckType, MVT::i1,
/*109152*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109155*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109158*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109170*/      /*Scope*/ 23, /*->109194*/
/*109171*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*109173*/        OPC_MoveParent,
/*109174*/        OPC_CheckType, MVT::i1,
/*109176*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109179*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109182*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109194*/      /*Scope*/ 10|128,5/*650*/, /*->109846*/
/*109196*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*109198*/        OPC_MoveParent,
/*109199*/        OPC_CheckType, MVT::i1,
/*109201*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109204*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109207*/        OPC_Scope, 12, /*->109221*/ // 49 children in Scope
/*109209*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109221*/        /*Scope*/ 12, /*->109234*/
/*109222*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109234*/        /*Scope*/ 12, /*->109247*/
/*109235*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109247*/        /*Scope*/ 12, /*->109260*/
/*109248*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109260*/        /*Scope*/ 12, /*->109273*/
/*109261*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109273*/        /*Scope*/ 12, /*->109286*/
/*109274*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109286*/        /*Scope*/ 12, /*->109299*/
/*109287*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109299*/        /*Scope*/ 12, /*->109312*/
/*109300*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109312*/        /*Scope*/ 12, /*->109325*/
/*109313*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109325*/        /*Scope*/ 12, /*->109338*/
/*109326*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109338*/        /*Scope*/ 12, /*->109351*/
/*109339*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109351*/        /*Scope*/ 12, /*->109364*/
/*109352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109364*/        /*Scope*/ 12, /*->109377*/
/*109365*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109377*/        /*Scope*/ 12, /*->109390*/
/*109378*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109390*/        /*Scope*/ 12, /*->109403*/
/*109391*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109403*/        /*Scope*/ 12, /*->109416*/
/*109404*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109416*/        /*Scope*/ 12, /*->109429*/
/*109417*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109429*/        /*Scope*/ 12, /*->109442*/
/*109430*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109442*/        /*Scope*/ 12, /*->109455*/
/*109443*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109455*/        /*Scope*/ 12, /*->109468*/
/*109456*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109468*/        /*Scope*/ 12, /*->109481*/
/*109469*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109481*/        /*Scope*/ 12, /*->109494*/
/*109482*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109494*/        /*Scope*/ 12, /*->109507*/
/*109495*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109507*/        /*Scope*/ 12, /*->109520*/
/*109508*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109520*/        /*Scope*/ 12, /*->109533*/
/*109521*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109533*/        /*Scope*/ 12, /*->109546*/
/*109534*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109546*/        /*Scope*/ 12, /*->109559*/
/*109547*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109559*/        /*Scope*/ 12, /*->109572*/
/*109560*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109572*/        /*Scope*/ 12, /*->109585*/
/*109573*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109585*/        /*Scope*/ 12, /*->109598*/
/*109586*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109598*/        /*Scope*/ 12, /*->109611*/
/*109599*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109611*/        /*Scope*/ 12, /*->109624*/
/*109612*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109624*/        /*Scope*/ 12, /*->109637*/
/*109625*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109637*/        /*Scope*/ 12, /*->109650*/
/*109638*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109650*/        /*Scope*/ 12, /*->109663*/
/*109651*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109663*/        /*Scope*/ 12, /*->109676*/
/*109664*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109676*/        /*Scope*/ 12, /*->109689*/
/*109677*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109689*/        /*Scope*/ 12, /*->109702*/
/*109690*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109702*/        /*Scope*/ 12, /*->109715*/
/*109703*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109715*/        /*Scope*/ 12, /*->109728*/
/*109716*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109728*/        /*Scope*/ 12, /*->109741*/
/*109729*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109741*/        /*Scope*/ 12, /*->109754*/
/*109742*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109754*/        /*Scope*/ 12, /*->109767*/
/*109755*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109767*/        /*Scope*/ 12, /*->109780*/
/*109768*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109780*/        /*Scope*/ 12, /*->109793*/
/*109781*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109793*/        /*Scope*/ 12, /*->109806*/
/*109794*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109806*/        /*Scope*/ 12, /*->109819*/
/*109807*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109819*/        /*Scope*/ 12, /*->109832*/
/*109820*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109832*/        /*Scope*/ 12, /*->109845*/
/*109833*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109845*/        0, /*End of Scope*/
/*109846*/      0, /*End of Scope*/
/*109847*/    /*Scope*/ 93|128,4/*605*/, /*->110454*/
/*109849*/      OPC_CheckChild0Type, MVT::f16,
/*109851*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*109852*/      OPC_MoveChild2,
/*109853*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*109856*/      OPC_Scope, 23, /*->109881*/ // 16 children in Scope
/*109858*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*109860*/        OPC_MoveParent,
/*109861*/        OPC_CheckType, MVT::i1,
/*109863*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109866*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109869*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109881*/      /*Scope*/ 23, /*->109905*/
/*109882*/        OPC_CheckPredicate, 36, // Predicate_COND_OLT
/*109884*/        OPC_MoveParent,
/*109885*/        OPC_CheckType, MVT::i1,
/*109887*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109890*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109893*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109905*/      /*Scope*/ 23, /*->109929*/
/*109906*/        OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*109908*/        OPC_MoveParent,
/*109909*/        OPC_CheckType, MVT::i1,
/*109911*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109914*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109917*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109929*/      /*Scope*/ 23, /*->109953*/
/*109930*/        OPC_CheckPredicate, 37, // Predicate_COND_OLE
/*109932*/        OPC_MoveParent,
/*109933*/        OPC_CheckType, MVT::i1,
/*109935*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109938*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109941*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109953*/      /*Scope*/ 23, /*->109977*/
/*109954*/        OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*109956*/        OPC_MoveParent,
/*109957*/        OPC_CheckType, MVT::i1,
/*109959*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109962*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109965*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109977*/      /*Scope*/ 23, /*->110001*/
/*109978*/        OPC_CheckPredicate, 33, // Predicate_COND_ONE
/*109980*/        OPC_MoveParent,
/*109981*/        OPC_CheckType, MVT::i1,
/*109983*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109986*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109989*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110001*/      /*Scope*/ 23, /*->110025*/
/*110002*/        OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*110004*/        OPC_MoveParent,
/*110005*/        OPC_CheckType, MVT::i1,
/*110007*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110010*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110013*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110025*/      /*Scope*/ 23, /*->110049*/
/*110026*/        OPC_CheckPredicate, 62, // Predicate_COND_O
/*110028*/        OPC_MoveParent,
/*110029*/        OPC_CheckType, MVT::i1,
/*110031*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110034*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110037*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110049*/      /*Scope*/ 23, /*->110073*/
/*110050*/        OPC_CheckPredicate, 63, // Predicate_COND_UO
/*110052*/        OPC_MoveParent,
/*110053*/        OPC_CheckType, MVT::i1,
/*110055*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110058*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110061*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110073*/      /*Scope*/ 23, /*->110097*/
/*110074*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*110076*/        OPC_MoveParent,
/*110077*/        OPC_CheckType, MVT::i1,
/*110079*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110082*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110085*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110097*/      /*Scope*/ 23, /*->110121*/
/*110098*/        OPC_CheckPredicate, 38, // Predicate_COND_UEQ
/*110100*/        OPC_MoveParent,
/*110101*/        OPC_CheckType, MVT::i1,
/*110103*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110106*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110109*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110121*/      /*Scope*/ 23, /*->110145*/
/*110122*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*110124*/        OPC_MoveParent,
/*110125*/        OPC_CheckType, MVT::i1,
/*110127*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110130*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110133*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110145*/      /*Scope*/ 23, /*->110169*/
/*110146*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*110148*/        OPC_MoveParent,
/*110149*/        OPC_CheckType, MVT::i1,
/*110151*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110154*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110157*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110169*/      /*Scope*/ 23, /*->110193*/
/*110170*/        OPC_CheckPredicate, 39, // Predicate_COND_UNE
/*110172*/        OPC_MoveParent,
/*110173*/        OPC_CheckType, MVT::i1,
/*110175*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110178*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110181*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110193*/      /*Scope*/ 23, /*->110217*/
/*110194*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*110196*/        OPC_MoveParent,
/*110197*/        OPC_CheckType, MVT::i1,
/*110199*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110202*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110205*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110217*/      /*Scope*/ 106|128,1/*234*/, /*->110453*/
/*110219*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110221*/        OPC_MoveParent,
/*110222*/        OPC_CheckType, MVT::i1,
/*110224*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110227*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110230*/        OPC_Scope, 12, /*->110244*/ // 17 children in Scope
/*110232*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110244*/        /*Scope*/ 12, /*->110257*/
/*110245*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110257*/        /*Scope*/ 12, /*->110270*/
/*110258*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110270*/        /*Scope*/ 12, /*->110283*/
/*110271*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110283*/        /*Scope*/ 12, /*->110296*/
/*110284*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110296*/        /*Scope*/ 12, /*->110309*/
/*110297*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110309*/        /*Scope*/ 12, /*->110322*/
/*110310*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110322*/        /*Scope*/ 12, /*->110335*/
/*110323*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110335*/        /*Scope*/ 12, /*->110348*/
/*110336*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110348*/        /*Scope*/ 12, /*->110361*/
/*110349*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110361*/        /*Scope*/ 12, /*->110374*/
/*110362*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110374*/        /*Scope*/ 12, /*->110387*/
/*110375*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110387*/        /*Scope*/ 12, /*->110400*/
/*110388*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110400*/        /*Scope*/ 12, /*->110413*/
/*110401*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110413*/        /*Scope*/ 12, /*->110426*/
/*110414*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110426*/        /*Scope*/ 12, /*->110439*/
/*110427*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110439*/        /*Scope*/ 12, /*->110452*/
/*110440*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110452*/        0, /*End of Scope*/
/*110453*/      0, /*End of Scope*/
/*110454*/    /*Scope*/ 123|128,2/*379*/, /*->110835*/
/*110456*/      OPC_CheckChild0Type, MVT::i16,
/*110458*/      OPC_RecordChild1, // #1 = $src1
/*110459*/      OPC_MoveChild2,
/*110460*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*110463*/      OPC_Scope, 13, /*->110478*/ // 15 children in Scope
/*110465*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110467*/        OPC_MoveParent,
/*110468*/        OPC_CheckType, MVT::i1,
/*110470*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110478*/      /*Scope*/ 13, /*->110492*/
/*110479*/        OPC_CheckPredicate, 48, // Predicate_COND_SLT
/*110481*/        OPC_MoveParent,
/*110482*/        OPC_CheckType, MVT::i1,
/*110484*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110492*/      /*Scope*/ 13, /*->110506*/
/*110493*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110495*/        OPC_MoveParent,
/*110496*/        OPC_CheckType, MVT::i1,
/*110498*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110506*/      /*Scope*/ 13, /*->110520*/
/*110507*/        OPC_CheckPredicate, 49, // Predicate_COND_SLE
/*110509*/        OPC_MoveParent,
/*110510*/        OPC_CheckType, MVT::i1,
/*110512*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110520*/      /*Scope*/ 13, /*->110534*/
/*110521*/        OPC_CheckPredicate, 46, // Predicate_COND_SGT
/*110523*/        OPC_MoveParent,
/*110524*/        OPC_CheckType, MVT::i1,
/*110526*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110534*/      /*Scope*/ 13, /*->110548*/
/*110535*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110537*/        OPC_MoveParent,
/*110538*/        OPC_CheckType, MVT::i1,
/*110540*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110548*/      /*Scope*/ 13, /*->110562*/
/*110549*/        OPC_CheckPredicate, 47, // Predicate_COND_SGE
/*110551*/        OPC_MoveParent,
/*110552*/        OPC_CheckType, MVT::i1,
/*110554*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110562*/      /*Scope*/ 25, /*->110588*/
/*110563*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110565*/        OPC_MoveParent,
/*110566*/        OPC_CheckType, MVT::i1,
/*110568*/        OPC_Scope, 8, /*->110578*/ // 2 children in Scope
/*110570*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110578*/        /*Scope*/ 8, /*->110587*/
/*110579*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110587*/        0, /*End of Scope*/
/*110588*/      /*Scope*/ 13, /*->110602*/
/*110589*/        OPC_CheckPredicate, 42, // Predicate_COND_ULT
/*110591*/        OPC_MoveParent,
/*110592*/        OPC_CheckType, MVT::i1,
/*110594*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110602*/      /*Scope*/ 13, /*->110616*/
/*110603*/        OPC_CheckPredicate, 44, // Predicate_COND_EQ
/*110605*/        OPC_MoveParent,
/*110606*/        OPC_CheckType, MVT::i1,
/*110608*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110616*/      /*Scope*/ 13, /*->110630*/
/*110617*/        OPC_CheckPredicate, 43, // Predicate_COND_ULE
/*110619*/        OPC_MoveParent,
/*110620*/        OPC_CheckType, MVT::i1,
/*110622*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110630*/      /*Scope*/ 13, /*->110644*/
/*110631*/        OPC_CheckPredicate, 40, // Predicate_COND_UGT
/*110633*/        OPC_MoveParent,
/*110634*/        OPC_CheckType, MVT::i1,
/*110636*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110644*/      /*Scope*/ 13, /*->110658*/
/*110645*/        OPC_CheckPredicate, 45, // Predicate_COND_NE
/*110647*/        OPC_MoveParent,
/*110648*/        OPC_CheckType, MVT::i1,
/*110650*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110658*/      /*Scope*/ 13, /*->110672*/
/*110659*/        OPC_CheckPredicate, 41, // Predicate_COND_UGE
/*110661*/        OPC_MoveParent,
/*110662*/        OPC_CheckType, MVT::i1,
/*110664*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110672*/      /*Scope*/ 32|128,1/*160*/, /*->110834*/
/*110674*/        OPC_CheckPredicate, 60, // Predicate_COND_NULL
/*110676*/        OPC_MoveParent,
/*110677*/        OPC_CheckType, MVT::i1,
/*110679*/        OPC_Scope, 8, /*->110689*/ // 17 children in Scope
/*110681*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110689*/        /*Scope*/ 8, /*->110698*/
/*110690*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110698*/        /*Scope*/ 8, /*->110707*/
/*110699*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110707*/        /*Scope*/ 8, /*->110716*/
/*110708*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110716*/        /*Scope*/ 8, /*->110725*/
/*110717*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110725*/        /*Scope*/ 8, /*->110734*/
/*110726*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110734*/        /*Scope*/ 8, /*->110743*/
/*110735*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110743*/        /*Scope*/ 8, /*->110752*/
/*110744*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110752*/        /*Scope*/ 8, /*->110761*/
/*110753*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110761*/        /*Scope*/ 8, /*->110770*/
/*110762*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110770*/        /*Scope*/ 8, /*->110779*/
/*110771*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110779*/        /*Scope*/ 8, /*->110788*/
/*110780*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110788*/        /*Scope*/ 8, /*->110797*/
/*110789*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110797*/        /*Scope*/ 8, /*->110806*/
/*110798*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110806*/        /*Scope*/ 8, /*->110815*/
/*110807*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110815*/        /*Scope*/ 8, /*->110824*/
/*110816*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110824*/        /*Scope*/ 8, /*->110833*/
/*110825*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*110833*/        0, /*End of Scope*/
/*110834*/      0, /*End of Scope*/
/*110835*/    0, /*End of Scope*/
/*110836*/  /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BRCOND),// ->110865
/*110839*/    OPC_RecordNode, // #0 = 'brcond' chained node
/*110840*/    OPC_RecordChild1, // #1 = physreg input SCC
/*110841*/    OPC_CheckChild1Type, MVT::i1,
/*110843*/    OPC_RecordChild2, // #2 = $simm16
/*110844*/    OPC_MoveChild2,
/*110845*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*110848*/    OPC_MoveParent,
/*110849*/    OPC_CheckPredicate, 64, // Predicate_si_uniform_br
/*110851*/    OPC_CheckPredicate, 65, // Predicate_si_uniform_br_scc
/*110853*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110855*/    OPC_EmitMergeInputChains1_0,
/*110856*/    OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*110859*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
              // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*110865*/  /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->110955
/*110868*/    OPC_RecordNode, // #0 = $imm
/*110869*/    OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->110912
/*110872*/      OPC_Scope, 13, /*->110887*/ // 3 children in Scope
/*110874*/        OPC_CheckPredicate, 66, // Predicate_anonymous_1393
/*110876*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110878*/        OPC_EmitConvertToTarget, 0,
/*110880*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1393>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*110887*/      /*Scope*/ 11, /*->110899*/
/*110888*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110890*/        OPC_EmitConvertToTarget, 0,
/*110892*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*110899*/      /*Scope*/ 11, /*->110911*/
/*110900*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110902*/        OPC_EmitConvertToTarget, 0,
/*110904*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*110911*/      0, /*End of Scope*/
/*110912*/    /*SwitchType*/ 13, MVT::i64,// ->110927
/*110914*/      OPC_CheckPredicate, 67, // Predicate_anonymous_1403
/*110916*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110918*/      OPC_EmitConvertToTarget, 0,
/*110920*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1403>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1404>>:$imm)
/*110927*/    /*SwitchType*/ 11, MVT::i16,// ->110940
/*110929*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110931*/      OPC_EmitConvertToTarget, 0,
/*110933*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*110940*/    /*SwitchType*/ 12, MVT::i1,// ->110954
/*110942*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110944*/      OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*110947*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*110954*/    0, // EndSwitchType
/*110955*/  /*SwitchOpcode*/ 117|128,2/*373*/, TARGET_VAL(ISD::BITCAST),// ->111332
/*110959*/    OPC_RecordChild0, // #0 = $src0
/*110960*/    OPC_Scope, 25, /*->110987*/ // 16 children in Scope
/*110962*/      OPC_CheckChild0Type, MVT::f32,
/*110964*/      OPC_CheckType, MVT::i32,
/*110966*/      OPC_Scope, 5, /*->110973*/ // 2 children in Scope
/*110968*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110970*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*110973*/      /*Scope*/ 12, /*->110986*/
/*110974*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110976*/        OPC_Scope, 3, /*->110981*/ // 2 children in Scope
/*110978*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*110981*/        /*Scope*/ 3, /*->110985*/
/*110982*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*110985*/        0, /*End of Scope*/
/*110986*/      0, /*End of Scope*/
/*110987*/    /*Scope*/ 16, /*->111004*/
/*110988*/      OPC_CheckChild0Type, MVT::f16,
/*110990*/      OPC_CheckType, MVT::i16,
/*110992*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110994*/      OPC_Scope, 3, /*->110999*/ // 2 children in Scope
/*110996*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*110999*/      /*Scope*/ 3, /*->111003*/
/*111000*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*111003*/      0, /*End of Scope*/
/*111004*/    /*Scope*/ 25, /*->111030*/
/*111005*/      OPC_CheckChild0Type, MVT::f64,
/*111007*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111015
/*111010*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111012*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111015*/      /*SwitchType*/ 5, MVT::v2i32,// ->111022
/*111017*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111019*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*111022*/      /*SwitchType*/ 5, MVT::v2f32,// ->111029
/*111024*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111026*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*111029*/      0, // EndSwitchType
/*111030*/    /*Scope*/ 34, /*->111065*/
/*111031*/      OPC_CheckChild0Type, MVT::v2i32,
/*111033*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111041
/*111036*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111038*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111041*/      /*SwitchType*/ 5, MVT::f64,// ->111048
/*111043*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111045*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111048*/      /*SwitchType*/ 14, MVT::v2f32,// ->111064
/*111050*/        OPC_Scope, 5, /*->111057*/ // 2 children in Scope
/*111052*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111054*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*111057*/        /*Scope*/ 5, /*->111063*/
/*111058*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111060*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*111063*/        0, /*End of Scope*/
/*111064*/      0, // EndSwitchType
/*111065*/    /*Scope*/ 34, /*->111100*/
/*111066*/      OPC_CheckChild0Type, MVT::v2f32,
/*111068*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->111076
/*111071*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111073*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*111076*/      /*SwitchType*/ 5, MVT::f64,// ->111083
/*111078*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111080*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111083*/      /*SwitchType*/ 14, MVT::v2i32,// ->111099
/*111085*/        OPC_Scope, 5, /*->111092*/ // 2 children in Scope
/*111087*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111089*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*111092*/        /*Scope*/ 5, /*->111098*/
/*111093*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111095*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*111098*/        0, /*End of Scope*/
/*111099*/      0, // EndSwitchType
/*111100*/    /*Scope*/ 25, /*->111126*/
/*111101*/      OPC_CheckChild0Type, MVT::i32,
/*111103*/      OPC_CheckType, MVT::f32,
/*111105*/      OPC_Scope, 5, /*->111112*/ // 2 children in Scope
/*111107*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111109*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*111112*/      /*Scope*/ 12, /*->111125*/
/*111113*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111115*/        OPC_Scope, 3, /*->111120*/ // 2 children in Scope
/*111117*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*111120*/        /*Scope*/ 3, /*->111124*/
/*111121*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*111124*/        0, /*End of Scope*/
/*111125*/      0, /*End of Scope*/
/*111126*/    /*Scope*/ 16, /*->111143*/
/*111127*/      OPC_CheckChild0Type, MVT::i16,
/*111129*/      OPC_CheckType, MVT::f16,
/*111131*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111133*/      OPC_Scope, 3, /*->111138*/ // 2 children in Scope
/*111135*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*111138*/      /*Scope*/ 3, /*->111142*/
/*111139*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*111142*/      0, /*End of Scope*/
/*111143*/    /*Scope*/ 25, /*->111169*/
/*111144*/      OPC_CheckChild0Type, MVT::i64,
/*111146*/      OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->111154
/*111149*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111151*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*111154*/      /*SwitchType*/ 5, MVT::v2i32,// ->111161
/*111156*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111158*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*111161*/      /*SwitchType*/ 5, MVT::v2f32,// ->111168
/*111163*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111165*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*111168*/      0, // EndSwitchType
/*111169*/    /*Scope*/ 27, /*->111197*/
/*111170*/      OPC_CheckChild0Type, MVT::v4f32,
/*111172*/      OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->111189
/*111175*/        OPC_Scope, 5, /*->111182*/ // 2 children in Scope
/*111177*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111179*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*111182*/        /*Scope*/ 5, /*->111188*/
/*111183*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111185*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*111188*/        0, /*End of Scope*/
/*111189*/      /*SwitchType*/ 5, MVT::v2f64,// ->111196
/*111191*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111193*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111196*/      0, // EndSwitchType
/*111197*/    /*Scope*/ 34, /*->111232*/
/*111198*/      OPC_CheckChild0Type, MVT::v4i32,
/*111200*/      OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->111208
/*111203*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111205*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*111208*/      /*SwitchType*/ 14, MVT::v4f32,// ->111224
/*111210*/        OPC_Scope, 5, /*->111217*/ // 2 children in Scope
/*111212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111214*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*111217*/        /*Scope*/ 5, /*->111223*/
/*111218*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111220*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*111223*/        0, /*End of Scope*/
/*111224*/      /*SwitchType*/ 5, MVT::v2f64,// ->111231
/*111226*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111228*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111231*/      0, // EndSwitchType
/*111232*/    /*Scope*/ 18, /*->111251*/
/*111233*/      OPC_CheckChild0Type, MVT::v2i64,
/*111235*/      OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->111243
/*111238*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111240*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*111243*/      /*SwitchType*/ 5, MVT::v2f64,// ->111250
/*111245*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111247*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*111250*/      0, // EndSwitchType
/*111251*/    /*Scope*/ 25, /*->111277*/
/*111252*/      OPC_CheckChild0Type, MVT::v2f64,
/*111254*/      OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->111262
/*111257*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111259*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*111262*/      /*SwitchType*/ 5, MVT::v2i64,// ->111269
/*111264*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111266*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*111269*/      /*SwitchType*/ 5, MVT::v4f32,// ->111276
/*111271*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111273*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*111276*/      0, // EndSwitchType
/*111277*/    /*Scope*/ 16, /*->111294*/
/*111278*/      OPC_CheckChild0Type, MVT::v8f32,
/*111280*/      OPC_CheckType, MVT::v8i32,
/*111282*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111284*/      OPC_Scope, 3, /*->111289*/ // 2 children in Scope
/*111286*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*111289*/      /*Scope*/ 3, /*->111293*/
/*111290*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*111293*/      0, /*End of Scope*/
/*111294*/    /*Scope*/ 9, /*->111304*/
/*111295*/      OPC_CheckChild0Type, MVT::v16f32,
/*111297*/      OPC_CheckType, MVT::v16i32,
/*111299*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111301*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*111304*/    /*Scope*/ 16, /*->111321*/
/*111305*/      OPC_CheckChild0Type, MVT::v8i32,
/*111307*/      OPC_CheckType, MVT::v8f32,
/*111309*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111311*/      OPC_Scope, 3, /*->111316*/ // 2 children in Scope
/*111313*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*111316*/      /*Scope*/ 3, /*->111320*/
/*111317*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*111320*/      0, /*End of Scope*/
/*111321*/    /*Scope*/ 9, /*->111331*/
/*111322*/      OPC_CheckChild0Type, MVT::v16i32,
/*111324*/      OPC_CheckType, MVT::v16f32,
/*111326*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111328*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*111331*/    0, /*End of Scope*/
/*111332*/  /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->111343
/*111335*/    OPC_RecordChild0, // #0 = $addr
/*111336*/    OPC_CheckType, MVT::i32,
/*111338*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111340*/    OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*111343*/  /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->111355
/*111346*/    OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*111347*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111349*/    OPC_EmitMergeInputChains1_0,
/*111350*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*111355*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::SUB),// ->111492
/*111359*/    OPC_RecordChild0, // #0 = $src0
/*111360*/    OPC_RecordChild1, // #1 = $src1
/*111361*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->111479
/*111364*/      OPC_Scope, 100, /*->111466*/ // 2 children in Scope
/*111366*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111368*/        OPC_EmitInteger, MVT::i32, 0, 
/*111371*/        OPC_EmitInteger, MVT::i32, 0, 
/*111374*/        OPC_EmitInteger, MVT::i32, 1, 
/*111377*/        OPC_EmitInteger, MVT::i32, 0, 
/*111380*/        OPC_EmitInteger, MVT::i32, 0, 
/*111383*/        OPC_EmitInteger, MVT::i32, 0, 
/*111386*/        OPC_EmitInteger, MVT::i32, 0, 
/*111389*/        OPC_EmitInteger, MVT::i32, 0, 
/*111392*/        OPC_EmitInteger, MVT::i32, 0, 
/*111395*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111407*/        OPC_EmitInteger, MVT::i32, 0, 
/*111410*/        OPC_EmitInteger, MVT::i32, 0, 
/*111413*/        OPC_EmitInteger, MVT::i32, 0, 
/*111416*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111428*/        OPC_EmitInteger, MVT::i32, 1, 
/*111431*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111434*/        OPC_EmitInteger, MVT::i32, 0, 
/*111437*/        OPC_EmitInteger, MVT::i32, 0, 
/*111440*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*111466*/      /*Scope*/ 11, /*->111478*/
/*111467*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111469*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*111478*/      0, /*End of Scope*/
/*111479*/    /*SwitchType*/ 10, MVT::i16,// ->111491
/*111481*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*111483*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*111491*/    0, // EndSwitchType
/*111492*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::SMIN),// ->111629
/*111496*/    OPC_RecordChild0, // #0 = $src0
/*111497*/    OPC_RecordChild1, // #1 = $src1
/*111498*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->111616
/*111501*/      OPC_Scope, 100, /*->111603*/ // 2 children in Scope
/*111503*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111505*/        OPC_EmitInteger, MVT::i32, 0, 
/*111508*/        OPC_EmitInteger, MVT::i32, 0, 
/*111511*/        OPC_EmitInteger, MVT::i32, 1, 
/*111514*/        OPC_EmitInteger, MVT::i32, 0, 
/*111517*/        OPC_EmitInteger, MVT::i32, 0, 
/*111520*/        OPC_EmitInteger, MVT::i32, 0, 
/*111523*/        OPC_EmitInteger, MVT::i32, 0, 
/*111526*/        OPC_EmitInteger, MVT::i32, 0, 
/*111529*/        OPC_EmitInteger, MVT::i32, 0, 
/*111532*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111544*/        OPC_EmitInteger, MVT::i32, 0, 
/*111547*/        OPC_EmitInteger, MVT::i32, 0, 
/*111550*/        OPC_EmitInteger, MVT::i32, 0, 
/*111553*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111565*/        OPC_EmitInteger, MVT::i32, 1, 
/*111568*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111571*/        OPC_EmitInteger, MVT::i32, 0, 
/*111574*/        OPC_EmitInteger, MVT::i32, 0, 
/*111577*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*111603*/      /*Scope*/ 11, /*->111615*/
/*111604*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111606*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*111615*/      0, /*End of Scope*/
/*111616*/    /*SwitchType*/ 10, MVT::i16,// ->111628
/*111618*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*111620*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*111628*/    0, // EndSwitchType
/*111629*/  /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::UMIN),// ->111766
/*111633*/    OPC_RecordChild0, // #0 = $src0
/*111634*/    OPC_RecordChild1, // #1 = $src1
/*111635*/    OPC_SwitchType /*2 cases */, 115, MVT::i32,// ->111753
/*111638*/      OPC_Scope, 100, /*->111740*/ // 2 children in Scope
/*111640*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*111642*/        OPC_EmitInteger, MVT::i32, 0, 
/*111645*/        OPC_EmitInteger, MVT::i32, 0, 
/*111648*/        OPC_EmitInteger, MVT::i32, 1, 
/*111651*/        OPC_EmitInteger, MVT::i32, 0, 
/*111654*/        OPC_EmitInteger, MVT::i32, 0, 
/*111657*/        OPC_EmitInteger, MVT::i32, 0, 
/*111660*/        OPC_EmitInteger, MVT::i32, 0, 
/*111663*/        OPC_EmitInteger, MVT::i32, 0, 
/*111666*/        OPC_EmitInteger, MVT::i32, 0, 
/*111669*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111681*/        OPC_EmitInteger, MVT::i32, 0, 
/*111684*/        OPC_EmitInteger, MVT::i32, 0, 
/*111687*/        OPC_EmitInteger, MVT::i32, 0, 
/*111690*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111702*/        OPC_EmitInteger, MVT::i32, 1, 
/*111705*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111708*/        OPC_EmitInteger, MVT::i32, 0, 
/*111711*/        OPC_EmitInteger, MVT::i32, 0, 
/*111714*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*111740*/      /*Scope*/ 11, /*->111752*/
/*111741*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111743*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*111752*/      0, /*End of Scope*/
/*111753*/    /*SwitchType*/ 10, MVT::i16,// ->111765
/*111755*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*111757*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*111765*/    0, // EndSwitchType
/*111766*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->112088
/*111770*/    OPC_RecordChild0, // #0 = $src0
/*111771*/    OPC_RecordChild1, // #1 = $src1
/*111772*/    OPC_CheckType, MVT::i32,
/*111774*/    OPC_Scope, 100, /*->111876*/ // 4 children in Scope
/*111776*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111778*/      OPC_EmitInteger, MVT::i32, 0, 
/*111781*/      OPC_EmitInteger, MVT::i32, 0, 
/*111784*/      OPC_EmitInteger, MVT::i32, 1, 
/*111787*/      OPC_EmitInteger, MVT::i32, 0, 
/*111790*/      OPC_EmitInteger, MVT::i32, 0, 
/*111793*/      OPC_EmitInteger, MVT::i32, 0, 
/*111796*/      OPC_EmitInteger, MVT::i32, 0, 
/*111799*/      OPC_EmitInteger, MVT::i32, 0, 
/*111802*/      OPC_EmitInteger, MVT::i32, 0, 
/*111805*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111817*/      OPC_EmitInteger, MVT::i32, 0, 
/*111820*/      OPC_EmitInteger, MVT::i32, 0, 
/*111823*/      OPC_EmitInteger, MVT::i32, 0, 
/*111826*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111838*/      OPC_EmitInteger, MVT::i32, 1, 
/*111841*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111844*/      OPC_EmitInteger, MVT::i32, 0, 
/*111847*/      OPC_EmitInteger, MVT::i32, 0, 
/*111850*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*111876*/    /*Scope*/ 100, /*->111977*/
/*111877*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111879*/      OPC_EmitInteger, MVT::i32, 0, 
/*111882*/      OPC_EmitInteger, MVT::i32, 0, 
/*111885*/      OPC_EmitInteger, MVT::i32, 1, 
/*111888*/      OPC_EmitInteger, MVT::i32, 0, 
/*111891*/      OPC_EmitInteger, MVT::i32, 0, 
/*111894*/      OPC_EmitInteger, MVT::i32, 0, 
/*111897*/      OPC_EmitInteger, MVT::i32, 0, 
/*111900*/      OPC_EmitInteger, MVT::i32, 0, 
/*111903*/      OPC_EmitInteger, MVT::i32, 0, 
/*111906*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111918*/      OPC_EmitInteger, MVT::i32, 0, 
/*111921*/      OPC_EmitInteger, MVT::i32, 0, 
/*111924*/      OPC_EmitInteger, MVT::i32, 0, 
/*111927*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111939*/      OPC_EmitInteger, MVT::i32, 1, 
/*111942*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111945*/      OPC_EmitInteger, MVT::i32, 0, 
/*111948*/      OPC_EmitInteger, MVT::i32, 0, 
/*111951*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*111977*/    /*Scope*/ 100, /*->112078*/
/*111978*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111980*/      OPC_EmitInteger, MVT::i32, 0, 
/*111983*/      OPC_EmitInteger, MVT::i32, 0, 
/*111986*/      OPC_EmitInteger, MVT::i32, 1, 
/*111989*/      OPC_EmitInteger, MVT::i32, 0, 
/*111992*/      OPC_EmitInteger, MVT::i32, 0, 
/*111995*/      OPC_EmitInteger, MVT::i32, 0, 
/*111998*/      OPC_EmitInteger, MVT::i32, 0, 
/*112001*/      OPC_EmitInteger, MVT::i32, 0, 
/*112004*/      OPC_EmitInteger, MVT::i32, 0, 
/*112007*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112019*/      OPC_EmitInteger, MVT::i32, 0, 
/*112022*/      OPC_EmitInteger, MVT::i32, 0, 
/*112025*/      OPC_EmitInteger, MVT::i32, 0, 
/*112028*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112040*/      OPC_EmitInteger, MVT::i32, 1, 
/*112043*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112046*/      OPC_EmitInteger, MVT::i32, 0, 
/*112049*/      OPC_EmitInteger, MVT::i32, 0, 
/*112052*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112078*/    /*Scope*/ 8, /*->112087*/
/*112079*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*112087*/    0, /*End of Scope*/
/*112088*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->112410
/*112092*/    OPC_RecordChild0, // #0 = $src0
/*112093*/    OPC_RecordChild1, // #1 = $src1
/*112094*/    OPC_CheckType, MVT::i32,
/*112096*/    OPC_Scope, 100, /*->112198*/ // 4 children in Scope
/*112098*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112100*/      OPC_EmitInteger, MVT::i32, 0, 
/*112103*/      OPC_EmitInteger, MVT::i32, 0, 
/*112106*/      OPC_EmitInteger, MVT::i32, 1, 
/*112109*/      OPC_EmitInteger, MVT::i32, 0, 
/*112112*/      OPC_EmitInteger, MVT::i32, 0, 
/*112115*/      OPC_EmitInteger, MVT::i32, 0, 
/*112118*/      OPC_EmitInteger, MVT::i32, 0, 
/*112121*/      OPC_EmitInteger, MVT::i32, 0, 
/*112124*/      OPC_EmitInteger, MVT::i32, 0, 
/*112127*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112139*/      OPC_EmitInteger, MVT::i32, 0, 
/*112142*/      OPC_EmitInteger, MVT::i32, 0, 
/*112145*/      OPC_EmitInteger, MVT::i32, 0, 
/*112148*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112160*/      OPC_EmitInteger, MVT::i32, 1, 
/*112163*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112166*/      OPC_EmitInteger, MVT::i32, 0, 
/*112169*/      OPC_EmitInteger, MVT::i32, 0, 
/*112172*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112198*/    /*Scope*/ 100, /*->112299*/
/*112199*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112201*/      OPC_EmitInteger, MVT::i32, 0, 
/*112204*/      OPC_EmitInteger, MVT::i32, 0, 
/*112207*/      OPC_EmitInteger, MVT::i32, 1, 
/*112210*/      OPC_EmitInteger, MVT::i32, 0, 
/*112213*/      OPC_EmitInteger, MVT::i32, 0, 
/*112216*/      OPC_EmitInteger, MVT::i32, 0, 
/*112219*/      OPC_EmitInteger, MVT::i32, 0, 
/*112222*/      OPC_EmitInteger, MVT::i32, 0, 
/*112225*/      OPC_EmitInteger, MVT::i32, 0, 
/*112228*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112240*/      OPC_EmitInteger, MVT::i32, 0, 
/*112243*/      OPC_EmitInteger, MVT::i32, 0, 
/*112246*/      OPC_EmitInteger, MVT::i32, 0, 
/*112249*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112261*/      OPC_EmitInteger, MVT::i32, 1, 
/*112264*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112267*/      OPC_EmitInteger, MVT::i32, 0, 
/*112270*/      OPC_EmitInteger, MVT::i32, 0, 
/*112273*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112299*/    /*Scope*/ 100, /*->112400*/
/*112300*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112302*/      OPC_EmitInteger, MVT::i32, 0, 
/*112305*/      OPC_EmitInteger, MVT::i32, 0, 
/*112308*/      OPC_EmitInteger, MVT::i32, 1, 
/*112311*/      OPC_EmitInteger, MVT::i32, 0, 
/*112314*/      OPC_EmitInteger, MVT::i32, 0, 
/*112317*/      OPC_EmitInteger, MVT::i32, 0, 
/*112320*/      OPC_EmitInteger, MVT::i32, 0, 
/*112323*/      OPC_EmitInteger, MVT::i32, 0, 
/*112326*/      OPC_EmitInteger, MVT::i32, 0, 
/*112329*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112341*/      OPC_EmitInteger, MVT::i32, 0, 
/*112344*/      OPC_EmitInteger, MVT::i32, 0, 
/*112347*/      OPC_EmitInteger, MVT::i32, 0, 
/*112350*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112362*/      OPC_EmitInteger, MVT::i32, 1, 
/*112365*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112368*/      OPC_EmitInteger, MVT::i32, 0, 
/*112371*/      OPC_EmitInteger, MVT::i32, 0, 
/*112374*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*112400*/    /*Scope*/ 8, /*->112409*/
/*112401*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*112409*/    0, /*End of Scope*/
/*112410*/  /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->112900
/*112414*/    OPC_RecordChild0, // #0 = $src0
/*112415*/    OPC_CheckType, MVT::i32,
/*112417*/    OPC_Scope, 66, /*->112485*/ // 4 children in Scope
/*112419*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112421*/      OPC_EmitInteger, MVT::i32, 1, 
/*112424*/      OPC_EmitInteger, MVT::i32, 0, 
/*112427*/      OPC_EmitInteger, MVT::i32, 0, 
/*112430*/      OPC_EmitInteger, MVT::i32, 0, 
/*112433*/      OPC_EmitInteger, MVT::i32, 0, 
/*112436*/      OPC_EmitInteger, MVT::i32, 0, 
/*112439*/      OPC_EmitInteger, MVT::i32, 0, 
/*112442*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112454*/      OPC_EmitInteger, MVT::i32, 1, 
/*112457*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112460*/      OPC_EmitInteger, MVT::i32, 0, 
/*112463*/      OPC_EmitInteger, MVT::i32, 0, 
/*112466*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*112485*/    /*Scope*/ 66, /*->112552*/
/*112486*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112488*/      OPC_EmitInteger, MVT::i32, 1, 
/*112491*/      OPC_EmitInteger, MVT::i32, 0, 
/*112494*/      OPC_EmitInteger, MVT::i32, 0, 
/*112497*/      OPC_EmitInteger, MVT::i32, 0, 
/*112500*/      OPC_EmitInteger, MVT::i32, 0, 
/*112503*/      OPC_EmitInteger, MVT::i32, 0, 
/*112506*/      OPC_EmitInteger, MVT::i32, 0, 
/*112509*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112521*/      OPC_EmitInteger, MVT::i32, 1, 
/*112524*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112527*/      OPC_EmitInteger, MVT::i32, 0, 
/*112530*/      OPC_EmitInteger, MVT::i32, 0, 
/*112533*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*112552*/    /*Scope*/ 38, /*->112591*/
/*112553*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112555*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*112562*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*112569*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*112576*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*112584*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*112591*/    /*Scope*/ 50|128,2/*306*/, /*->112899*/
/*112593*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112595*/      OPC_EmitInteger, MVT::i32, 1, 
/*112598*/      OPC_EmitInteger, MVT::i32, 0, 
/*112601*/      OPC_EmitInteger, MVT::i32, 0, 
/*112604*/      OPC_EmitInteger, MVT::i32, 0, 
/*112607*/      OPC_EmitInteger, MVT::i32, 0, 
/*112610*/      OPC_EmitInteger, MVT::i32, 0, 
/*112613*/      OPC_EmitInteger, MVT::i32, 1, 
/*112616*/      OPC_EmitInteger, MVT::i32, 0, 
/*112619*/      OPC_EmitInteger, MVT::i32, 0, 
/*112622*/      OPC_EmitInteger, MVT::i32, 0, 
/*112625*/      OPC_EmitInteger, MVT::i32, 1, 
/*112628*/      OPC_EmitInteger, MVT::i32, 0, 
/*112631*/      OPC_EmitInteger, MVT::i32, 0, 
/*112634*/      OPC_EmitInteger, MVT::i32, 0, 
/*112637*/      OPC_EmitInteger, MVT::i32, 1, 
/*112640*/      OPC_EmitInteger, MVT::i32, 0, 
/*112643*/      OPC_EmitInteger, MVT::i32, 0, 
/*112646*/      OPC_EmitInteger, MVT::i32, 0, 
/*112649*/      OPC_EmitInteger, MVT::i32, 0, 
/*112652*/      OPC_EmitInteger, MVT::i32, 0, 
/*112655*/      OPC_EmitInteger, MVT::i32, 0, 
/*112658*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112670*/      OPC_EmitInteger, MVT::i32, 1, 
/*112673*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112676*/      OPC_EmitInteger, MVT::i32, 0, 
/*112679*/      OPC_EmitInteger, MVT::i32, 0, 
/*112682*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*112701*/      OPC_EmitInteger, MVT::i32, 0, 
/*112704*/      OPC_EmitInteger, MVT::i32, 0, 
/*112707*/      OPC_EmitInteger, MVT::i32, 0, 
/*112710*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112722*/      OPC_EmitInteger, MVT::i32, 1, 
/*112725*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112728*/      OPC_EmitInteger, MVT::i32, 0, 
/*112731*/      OPC_EmitInteger, MVT::i32, 0, 
/*112734*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*112753*/      OPC_EmitInteger, MVT::i32, 0, 
/*112756*/      OPC_EmitInteger, MVT::i32, 0, 
/*112759*/      OPC_EmitInteger, MVT::i32, 0, 
/*112762*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112774*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*112781*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*112788*/      OPC_EmitInteger, MVT::i32, 0, 
/*112791*/      OPC_EmitInteger, MVT::i32, 0, 
/*112794*/      OPC_EmitInteger, MVT::i32, 0, 
/*112797*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112809*/      OPC_EmitInteger, MVT::i32, 1, 
/*112812*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112815*/      OPC_EmitInteger, MVT::i32, 0, 
/*112818*/      OPC_EmitInteger, MVT::i32, 0, 
/*112821*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*112847*/      OPC_EmitInteger, MVT::i32, 0, 
/*112850*/      OPC_EmitInteger, MVT::i32, 0, 
/*112853*/      OPC_EmitInteger, MVT::i32, 0, 
/*112856*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112868*/      OPC_EmitInteger, MVT::i32, 1, 
/*112871*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112874*/      OPC_EmitInteger, MVT::i32, 0, 
/*112877*/      OPC_EmitInteger, MVT::i32, 0, 
/*112880*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*112899*/    0, /*End of Scope*/
/*112900*/  /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->113121
/*112904*/    OPC_RecordChild0, // #0 = $src0
/*112905*/    OPC_RecordChild1, // #1 = $src1
/*112906*/    OPC_CheckType, MVT::i32,
/*112908*/    OPC_Scope, 100, /*->113010*/ // 3 children in Scope
/*112910*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112912*/      OPC_EmitInteger, MVT::i32, 0, 
/*112915*/      OPC_EmitInteger, MVT::i32, 0, 
/*112918*/      OPC_EmitInteger, MVT::i32, 1, 
/*112921*/      OPC_EmitInteger, MVT::i32, 0, 
/*112924*/      OPC_EmitInteger, MVT::i32, 0, 
/*112927*/      OPC_EmitInteger, MVT::i32, 0, 
/*112930*/      OPC_EmitInteger, MVT::i32, 0, 
/*112933*/      OPC_EmitInteger, MVT::i32, 0, 
/*112936*/      OPC_EmitInteger, MVT::i32, 0, 
/*112939*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112951*/      OPC_EmitInteger, MVT::i32, 0, 
/*112954*/      OPC_EmitInteger, MVT::i32, 0, 
/*112957*/      OPC_EmitInteger, MVT::i32, 0, 
/*112960*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112972*/      OPC_EmitInteger, MVT::i32, 1, 
/*112975*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112978*/      OPC_EmitInteger, MVT::i32, 0, 
/*112981*/      OPC_EmitInteger, MVT::i32, 0, 
/*112984*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*113010*/    /*Scope*/ 100, /*->113111*/
/*113011*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*113013*/      OPC_EmitInteger, MVT::i32, 0, 
/*113016*/      OPC_EmitInteger, MVT::i32, 0, 
/*113019*/      OPC_EmitInteger, MVT::i32, 1, 
/*113022*/      OPC_EmitInteger, MVT::i32, 0, 
/*113025*/      OPC_EmitInteger, MVT::i32, 0, 
/*113028*/      OPC_EmitInteger, MVT::i32, 0, 
/*113031*/      OPC_EmitInteger, MVT::i32, 0, 
/*113034*/      OPC_EmitInteger, MVT::i32, 0, 
/*113037*/      OPC_EmitInteger, MVT::i32, 0, 
/*113040*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113052*/      OPC_EmitInteger, MVT::i32, 0, 
/*113055*/      OPC_EmitInteger, MVT::i32, 0, 
/*113058*/      OPC_EmitInteger, MVT::i32, 0, 
/*113061*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113073*/      OPC_EmitInteger, MVT::i32, 1, 
/*113076*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113079*/      OPC_EmitInteger, MVT::i32, 0, 
/*113082*/      OPC_EmitInteger, MVT::i32, 0, 
/*113085*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*113111*/    /*Scope*/ 8, /*->113120*/
/*113112*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*113120*/    0, /*End of Scope*/
/*113121*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->113242
/*113124*/    OPC_RecordChild0, // #0 = $src0
/*113125*/    OPC_RecordChild1, // #1 = $src1
/*113126*/    OPC_RecordChild2, // #2 = $src2
/*113127*/    OPC_CheckChild2Type, MVT::i32,
/*113129*/    OPC_CheckType, MVT::i32,
/*113131*/    OPC_Scope, 98, /*->113231*/ // 2 children in Scope
/*113133*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113135*/      OPC_EmitInteger, MVT::i32, 0, 
/*113138*/      OPC_EmitInteger, MVT::i32, 0, 
/*113141*/      OPC_EmitInteger, MVT::i32, 0, 
/*113144*/      OPC_EmitInteger, MVT::i32, 0, 
/*113147*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113159*/      OPC_EmitInteger, MVT::i32, 0, 
/*113162*/      OPC_EmitInteger, MVT::i32, 0, 
/*113165*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113177*/      OPC_EmitInteger, MVT::i32, 0, 
/*113180*/      OPC_EmitInteger, MVT::i32, 0, 
/*113183*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113195*/      OPC_EmitInteger, MVT::i32, 1, 
/*113198*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113201*/      OPC_EmitInteger, MVT::i32, 0, 
/*113204*/      OPC_EmitInteger, MVT::i32, 0, 
/*113207*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113231*/    /*Scope*/ 9, /*->113241*/
/*113232*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113241*/    0, /*End of Scope*/
/*113242*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->113363
/*113245*/    OPC_RecordChild0, // #0 = $src0
/*113246*/    OPC_RecordChild1, // #1 = $src1
/*113247*/    OPC_RecordChild2, // #2 = $src2
/*113248*/    OPC_CheckChild2Type, MVT::i32,
/*113250*/    OPC_CheckType, MVT::i32,
/*113252*/    OPC_Scope, 98, /*->113352*/ // 2 children in Scope
/*113254*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113256*/      OPC_EmitInteger, MVT::i32, 0, 
/*113259*/      OPC_EmitInteger, MVT::i32, 0, 
/*113262*/      OPC_EmitInteger, MVT::i32, 0, 
/*113265*/      OPC_EmitInteger, MVT::i32, 0, 
/*113268*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113280*/      OPC_EmitInteger, MVT::i32, 0, 
/*113283*/      OPC_EmitInteger, MVT::i32, 0, 
/*113286*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113298*/      OPC_EmitInteger, MVT::i32, 0, 
/*113301*/      OPC_EmitInteger, MVT::i32, 0, 
/*113304*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113316*/      OPC_EmitInteger, MVT::i32, 1, 
/*113319*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113322*/      OPC_EmitInteger, MVT::i32, 0, 
/*113325*/      OPC_EmitInteger, MVT::i32, 0, 
/*113328*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113352*/    /*Scope*/ 9, /*->113362*/
/*113353*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113362*/    0, /*End of Scope*/
/*113363*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->113484
/*113366*/    OPC_RecordChild0, // #0 = $src0
/*113367*/    OPC_RecordChild1, // #1 = $src1
/*113368*/    OPC_RecordChild2, // #2 = $src2
/*113369*/    OPC_CheckChild2Type, MVT::i32,
/*113371*/    OPC_CheckType, MVT::i32,
/*113373*/    OPC_Scope, 98, /*->113473*/ // 2 children in Scope
/*113375*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113377*/      OPC_EmitInteger, MVT::i32, 0, 
/*113380*/      OPC_EmitInteger, MVT::i32, 0, 
/*113383*/      OPC_EmitInteger, MVT::i32, 0, 
/*113386*/      OPC_EmitInteger, MVT::i32, 0, 
/*113389*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113401*/      OPC_EmitInteger, MVT::i32, 0, 
/*113404*/      OPC_EmitInteger, MVT::i32, 0, 
/*113407*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113419*/      OPC_EmitInteger, MVT::i32, 0, 
/*113422*/      OPC_EmitInteger, MVT::i32, 0, 
/*113425*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113437*/      OPC_EmitInteger, MVT::i32, 1, 
/*113440*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113443*/      OPC_EmitInteger, MVT::i32, 0, 
/*113446*/      OPC_EmitInteger, MVT::i32, 0, 
/*113449*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113473*/    /*Scope*/ 9, /*->113483*/
/*113474*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*113483*/    0, /*End of Scope*/
/*113484*/  /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->114002
/*113488*/    OPC_RecordChild0, // #0 = $src
/*113489*/    OPC_MoveChild1,
/*113490*/    OPC_Scope, 39|128,1/*167*/, /*->113660*/ // 4 children in Scope
/*113493*/      OPC_CheckValueType, MVT::i1,
/*113495*/      OPC_MoveParent,
/*113496*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->113623
/*113499*/        OPC_Scope, 104, /*->113605*/ // 2 children in Scope
/*113501*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113503*/          OPC_EmitInteger, MVT::i32, 0, 
/*113506*/          OPC_EmitInteger, MVT::i32, 0, 
/*113509*/          OPC_EmitInteger, MVT::i32, 0, 
/*113512*/          OPC_EmitInteger, MVT::i32, 0, 
/*113515*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113527*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*113530*/          OPC_EmitInteger, MVT::i32, 0, 
/*113533*/          OPC_EmitInteger, MVT::i32, 0, 
/*113536*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113548*/          OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*113551*/          OPC_EmitInteger, MVT::i32, 0, 
/*113554*/          OPC_EmitInteger, MVT::i32, 0, 
/*113557*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113569*/          OPC_EmitInteger, MVT::i32, 1, 
/*113572*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113575*/          OPC_EmitInteger, MVT::i32, 0, 
/*113578*/          OPC_EmitInteger, MVT::i32, 0, 
/*113581*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*113605*/        /*Scope*/ 16, /*->113622*/
/*113606*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113608*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*113613*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*113622*/        0, /*End of Scope*/
/*113623*/      /*SwitchType*/ 16, MVT::i64,// ->113641
/*113625*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113627*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*113632*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*113641*/      /*SwitchType*/ 16, MVT::i16,// ->113659
/*113643*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113645*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*113650*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*113659*/      0, // EndSwitchType
/*113660*/    /*Scope*/ 39|128,1/*167*/, /*->113829*/
/*113662*/      OPC_CheckValueType, MVT::i8,
/*113664*/      OPC_MoveParent,
/*113665*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->113792
/*113668*/        OPC_Scope, 9, /*->113679*/ // 2 children in Scope
/*113670*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113672*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*113679*/        /*Scope*/ 111, /*->113791*/
/*113680*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113682*/          OPC_EmitInteger, MVT::i32, 0, 
/*113685*/          OPC_EmitInteger, MVT::i32, 0, 
/*113688*/          OPC_EmitInteger, MVT::i32, 0, 
/*113691*/          OPC_EmitInteger, MVT::i32, 0, 
/*113694*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113706*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*113709*/          OPC_EmitInteger, MVT::i32, 0, 
/*113712*/          OPC_EmitInteger, MVT::i32, 0, 
/*113715*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113727*/          OPC_EmitInteger, MVT::i32, 8, 
/*113730*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*113737*/          OPC_EmitInteger, MVT::i32, 0, 
/*113740*/          OPC_EmitInteger, MVT::i32, 0, 
/*113743*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113755*/          OPC_EmitInteger, MVT::i32, 1, 
/*113758*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113761*/          OPC_EmitInteger, MVT::i32, 0, 
/*113764*/          OPC_EmitInteger, MVT::i32, 0, 
/*113767*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*113791*/        0, /*End of Scope*/
/*113792*/      /*SwitchType*/ 16, MVT::i16,// ->113810
/*113794*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113796*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*113801*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*113810*/      /*SwitchType*/ 16, MVT::i64,// ->113828
/*113812*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113814*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*113819*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*113828*/      0, // EndSwitchType
/*113829*/    /*Scope*/ 21|128,1/*149*/, /*->113980*/
/*113831*/      OPC_CheckValueType, MVT::i16,
/*113833*/      OPC_MoveParent,
/*113834*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->113961
/*113837*/        OPC_Scope, 9, /*->113848*/ // 2 children in Scope
/*113839*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113841*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*113848*/        /*Scope*/ 111, /*->113960*/
/*113849*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113851*/          OPC_EmitInteger, MVT::i32, 0, 
/*113854*/          OPC_EmitInteger, MVT::i32, 0, 
/*113857*/          OPC_EmitInteger, MVT::i32, 0, 
/*113860*/          OPC_EmitInteger, MVT::i32, 0, 
/*113863*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113875*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*113878*/          OPC_EmitInteger, MVT::i32, 0, 
/*113881*/          OPC_EmitInteger, MVT::i32, 0, 
/*113884*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113896*/          OPC_EmitInteger, MVT::i32, 16, 
/*113899*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*113906*/          OPC_EmitInteger, MVT::i32, 0, 
/*113909*/          OPC_EmitInteger, MVT::i32, 0, 
/*113912*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113924*/          OPC_EmitInteger, MVT::i32, 1, 
/*113927*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113930*/          OPC_EmitInteger, MVT::i32, 0, 
/*113933*/          OPC_EmitInteger, MVT::i32, 0, 
/*113936*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*113960*/        0, /*End of Scope*/
/*113961*/      /*SwitchType*/ 16, MVT::i64,// ->113979
/*113963*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113965*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*113970*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*113979*/      0, // EndSwitchType
/*113980*/    /*Scope*/ 20, /*->114001*/
/*113981*/      OPC_CheckValueType, MVT::i32,
/*113983*/      OPC_MoveParent,
/*113984*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113986*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*113992*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*114001*/    0, /*End of Scope*/
/*114002*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->114123
/*114005*/    OPC_RecordChild0, // #0 = $src0
/*114006*/    OPC_RecordChild1, // #1 = $src1
/*114007*/    OPC_RecordChild2, // #2 = $src2
/*114008*/    OPC_CheckChild2Type, MVT::i32,
/*114010*/    OPC_CheckType, MVT::i32,
/*114012*/    OPC_Scope, 98, /*->114112*/ // 2 children in Scope
/*114014*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114016*/      OPC_EmitInteger, MVT::i32, 0, 
/*114019*/      OPC_EmitInteger, MVT::i32, 0, 
/*114022*/      OPC_EmitInteger, MVT::i32, 0, 
/*114025*/      OPC_EmitInteger, MVT::i32, 0, 
/*114028*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114040*/      OPC_EmitInteger, MVT::i32, 0, 
/*114043*/      OPC_EmitInteger, MVT::i32, 0, 
/*114046*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114058*/      OPC_EmitInteger, MVT::i32, 0, 
/*114061*/      OPC_EmitInteger, MVT::i32, 0, 
/*114064*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114076*/      OPC_EmitInteger, MVT::i32, 1, 
/*114079*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114082*/      OPC_EmitInteger, MVT::i32, 0, 
/*114085*/      OPC_EmitInteger, MVT::i32, 0, 
/*114088*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114112*/    /*Scope*/ 9, /*->114122*/
/*114113*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*114122*/    0, /*End of Scope*/
/*114123*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->114245
/*114126*/    OPC_RecordChild0, // #0 = $src0
/*114127*/    OPC_RecordChild1, // #1 = $src1
/*114128*/    OPC_CheckChild1Type, MVT::i32,
/*114130*/    OPC_CheckType, MVT::i32,
/*114132*/    OPC_Scope, 98, /*->114232*/ // 2 children in Scope
/*114134*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114136*/      OPC_EmitInteger, MVT::i32, 0, 
/*114139*/      OPC_EmitInteger, MVT::i32, 0, 
/*114142*/      OPC_EmitInteger, MVT::i32, 0, 
/*114145*/      OPC_EmitInteger, MVT::i32, 0, 
/*114148*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114160*/      OPC_EmitInteger, MVT::i32, 0, 
/*114163*/      OPC_EmitInteger, MVT::i32, 0, 
/*114166*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114178*/      OPC_EmitInteger, MVT::i32, 0, 
/*114181*/      OPC_EmitInteger, MVT::i32, 0, 
/*114184*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114196*/      OPC_EmitInteger, MVT::i32, 1, 
/*114199*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114202*/      OPC_EmitInteger, MVT::i32, 0, 
/*114205*/      OPC_EmitInteger, MVT::i32, 0, 
/*114208*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*114232*/    /*Scope*/ 11, /*->114244*/
/*114233*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114235*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*114244*/    0, /*End of Scope*/
/*114245*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->114364
/*114248*/    OPC_RecordChild0, // #0 = $src0
/*114249*/    OPC_RecordChild1, // #1 = $src1
/*114250*/    OPC_CheckType, MVT::i32,
/*114252*/    OPC_Scope, 100, /*->114354*/ // 2 children in Scope
/*114254*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114256*/      OPC_EmitInteger, MVT::i32, 0, 
/*114259*/      OPC_EmitInteger, MVT::i32, 0, 
/*114262*/      OPC_EmitInteger, MVT::i32, 1, 
/*114265*/      OPC_EmitInteger, MVT::i32, 0, 
/*114268*/      OPC_EmitInteger, MVT::i32, 0, 
/*114271*/      OPC_EmitInteger, MVT::i32, 0, 
/*114274*/      OPC_EmitInteger, MVT::i32, 0, 
/*114277*/      OPC_EmitInteger, MVT::i32, 0, 
/*114280*/      OPC_EmitInteger, MVT::i32, 0, 
/*114283*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114295*/      OPC_EmitInteger, MVT::i32, 0, 
/*114298*/      OPC_EmitInteger, MVT::i32, 0, 
/*114301*/      OPC_EmitInteger, MVT::i32, 0, 
/*114304*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114316*/      OPC_EmitInteger, MVT::i32, 1, 
/*114319*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114322*/      OPC_EmitInteger, MVT::i32, 0, 
/*114325*/      OPC_EmitInteger, MVT::i32, 0, 
/*114328*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*114354*/    /*Scope*/ 8, /*->114363*/
/*114355*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*114363*/    0, /*End of Scope*/
/*114364*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->114471
/*114367*/    OPC_RecordChild0, // #0 = $src0
/*114368*/    OPC_RecordChild1, // #1 = $src1
/*114369*/    OPC_CheckType, MVT::i32,
/*114371*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114373*/    OPC_EmitInteger, MVT::i32, 0, 
/*114376*/    OPC_EmitInteger, MVT::i32, 0, 
/*114379*/    OPC_EmitInteger, MVT::i32, 1, 
/*114382*/    OPC_EmitInteger, MVT::i32, 0, 
/*114385*/    OPC_EmitInteger, MVT::i32, 0, 
/*114388*/    OPC_EmitInteger, MVT::i32, 0, 
/*114391*/    OPC_EmitInteger, MVT::i32, 0, 
/*114394*/    OPC_EmitInteger, MVT::i32, 0, 
/*114397*/    OPC_EmitInteger, MVT::i32, 0, 
/*114400*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114412*/    OPC_EmitInteger, MVT::i32, 0, 
/*114415*/    OPC_EmitInteger, MVT::i32, 0, 
/*114418*/    OPC_EmitInteger, MVT::i32, 0, 
/*114421*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114433*/    OPC_EmitInteger, MVT::i32, 1, 
/*114436*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114439*/    OPC_EmitInteger, MVT::i32, 0, 
/*114442*/    OPC_EmitInteger, MVT::i32, 0, 
/*114445*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114471*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->114578
/*114474*/    OPC_RecordChild0, // #0 = $src0
/*114475*/    OPC_RecordChild1, // #1 = $src1
/*114476*/    OPC_CheckType, MVT::i32,
/*114478*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114480*/    OPC_EmitInteger, MVT::i32, 0, 
/*114483*/    OPC_EmitInteger, MVT::i32, 0, 
/*114486*/    OPC_EmitInteger, MVT::i32, 1, 
/*114489*/    OPC_EmitInteger, MVT::i32, 0, 
/*114492*/    OPC_EmitInteger, MVT::i32, 0, 
/*114495*/    OPC_EmitInteger, MVT::i32, 0, 
/*114498*/    OPC_EmitInteger, MVT::i32, 0, 
/*114501*/    OPC_EmitInteger, MVT::i32, 0, 
/*114504*/    OPC_EmitInteger, MVT::i32, 0, 
/*114507*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114519*/    OPC_EmitInteger, MVT::i32, 0, 
/*114522*/    OPC_EmitInteger, MVT::i32, 0, 
/*114525*/    OPC_EmitInteger, MVT::i32, 0, 
/*114528*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114540*/    OPC_EmitInteger, MVT::i32, 1, 
/*114543*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114546*/    OPC_EmitInteger, MVT::i32, 0, 
/*114549*/    OPC_EmitInteger, MVT::i32, 0, 
/*114552*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114578*/  /*SwitchOpcode*/ 101, TARGET_VAL(ISD::FP_TO_FP16),// ->114682
/*114581*/    OPC_RecordChild0, // #0 = $src0
/*114582*/    OPC_CheckChild0Type, MVT::f32,
/*114584*/    OPC_SwitchType /*2 cases */, 83, MVT::i32,// ->114670
/*114587*/      OPC_Scope, 66, /*->114655*/ // 2 children in Scope
/*114589*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114591*/        OPC_EmitInteger, MVT::i32, 1, 
/*114594*/        OPC_EmitInteger, MVT::i32, 0, 
/*114597*/        OPC_EmitInteger, MVT::i32, 0, 
/*114600*/        OPC_EmitInteger, MVT::i32, 0, 
/*114603*/        OPC_EmitInteger, MVT::i32, 0, 
/*114606*/        OPC_EmitInteger, MVT::i32, 0, 
/*114609*/        OPC_EmitInteger, MVT::i32, 0, 
/*114612*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114624*/        OPC_EmitInteger, MVT::i32, 1, 
/*114627*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114630*/        OPC_EmitInteger, MVT::i32, 0, 
/*114633*/        OPC_EmitInteger, MVT::i32, 0, 
/*114636*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*114655*/      /*Scope*/ 13, /*->114669*/
/*114656*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114659*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114669*/      0, /*End of Scope*/
/*114670*/    /*SwitchType*/ 9, MVT::i16,// ->114681
/*114672*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*114674*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (fp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*114681*/    0, // EndSwitchType
/*114682*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->114824
/*114686*/    OPC_RecordChild0, // #0 = $src0
/*114687*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->114770
/*114690*/      OPC_Scope, 66, /*->114758*/ // 2 children in Scope
/*114692*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114694*/        OPC_EmitInteger, MVT::i32, 1, 
/*114697*/        OPC_EmitInteger, MVT::i32, 0, 
/*114700*/        OPC_EmitInteger, MVT::i32, 0, 
/*114703*/        OPC_EmitInteger, MVT::i32, 0, 
/*114706*/        OPC_EmitInteger, MVT::i32, 0, 
/*114709*/        OPC_EmitInteger, MVT::i32, 0, 
/*114712*/        OPC_EmitInteger, MVT::i32, 0, 
/*114715*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114727*/        OPC_EmitInteger, MVT::i32, 1, 
/*114730*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114733*/        OPC_EmitInteger, MVT::i32, 0, 
/*114736*/        OPC_EmitInteger, MVT::i32, 0, 
/*114739*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*114758*/      /*Scope*/ 10, /*->114769*/
/*114759*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114761*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*114769*/      0, /*End of Scope*/
/*114770*/    /*SwitchType*/ 51, MVT::i64,// ->114823
/*114772*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114774*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*114777*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*114785*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*114788*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*114796*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114799*/      OPC_EmitInteger, MVT::i32, 0, 
/*114802*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*114809*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114812*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*114823*/    0, // EndSwitchType
/*114824*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->114909
/*114827*/    OPC_RecordChild0, // #0 = $src0
/*114828*/    OPC_CheckType, MVT::i32,
/*114830*/    OPC_Scope, 66, /*->114898*/ // 2 children in Scope
/*114832*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114834*/      OPC_EmitInteger, MVT::i32, 1, 
/*114837*/      OPC_EmitInteger, MVT::i32, 0, 
/*114840*/      OPC_EmitInteger, MVT::i32, 0, 
/*114843*/      OPC_EmitInteger, MVT::i32, 0, 
/*114846*/      OPC_EmitInteger, MVT::i32, 0, 
/*114849*/      OPC_EmitInteger, MVT::i32, 0, 
/*114852*/      OPC_EmitInteger, MVT::i32, 0, 
/*114855*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114867*/      OPC_EmitInteger, MVT::i32, 1, 
/*114870*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114873*/      OPC_EmitInteger, MVT::i32, 0, 
/*114876*/      OPC_EmitInteger, MVT::i32, 0, 
/*114879*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*114898*/    /*Scope*/ 9, /*->114908*/
/*114899*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114901*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*114908*/    0, /*End of Scope*/
/*114909*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->114994
/*114912*/    OPC_RecordChild0, // #0 = $src0
/*114913*/    OPC_CheckType, MVT::i32,
/*114915*/    OPC_Scope, 66, /*->114983*/ // 2 children in Scope
/*114917*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114919*/      OPC_EmitInteger, MVT::i32, 1, 
/*114922*/      OPC_EmitInteger, MVT::i32, 0, 
/*114925*/      OPC_EmitInteger, MVT::i32, 0, 
/*114928*/      OPC_EmitInteger, MVT::i32, 0, 
/*114931*/      OPC_EmitInteger, MVT::i32, 0, 
/*114934*/      OPC_EmitInteger, MVT::i32, 0, 
/*114937*/      OPC_EmitInteger, MVT::i32, 0, 
/*114940*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114952*/      OPC_EmitInteger, MVT::i32, 1, 
/*114955*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114958*/      OPC_EmitInteger, MVT::i32, 0, 
/*114961*/      OPC_EmitInteger, MVT::i32, 0, 
/*114964*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*114983*/    /*Scope*/ 9, /*->114993*/
/*114984*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114986*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*114993*/    0, /*End of Scope*/
/*114994*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->115115
/*114997*/    OPC_RecordChild0, // #0 = $src0
/*114998*/    OPC_RecordChild1, // #1 = $src1
/*114999*/    OPC_RecordChild2, // #2 = $src2
/*115000*/    OPC_CheckChild2Type, MVT::i32,
/*115002*/    OPC_CheckType, MVT::i32,
/*115004*/    OPC_Scope, 98, /*->115104*/ // 2 children in Scope
/*115006*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115008*/      OPC_EmitInteger, MVT::i32, 0, 
/*115011*/      OPC_EmitInteger, MVT::i32, 0, 
/*115014*/      OPC_EmitInteger, MVT::i32, 0, 
/*115017*/      OPC_EmitInteger, MVT::i32, 0, 
/*115020*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115032*/      OPC_EmitInteger, MVT::i32, 0, 
/*115035*/      OPC_EmitInteger, MVT::i32, 0, 
/*115038*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115050*/      OPC_EmitInteger, MVT::i32, 0, 
/*115053*/      OPC_EmitInteger, MVT::i32, 0, 
/*115056*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115068*/      OPC_EmitInteger, MVT::i32, 1, 
/*115071*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115074*/      OPC_EmitInteger, MVT::i32, 0, 
/*115077*/      OPC_EmitInteger, MVT::i32, 0, 
/*115080*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115104*/    /*Scope*/ 9, /*->115114*/
/*115105*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115114*/    0, /*End of Scope*/
/*115115*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->115234
/*115118*/    OPC_RecordChild0, // #0 = $src0
/*115119*/    OPC_RecordChild1, // #1 = $src1
/*115120*/    OPC_CheckType, MVT::i32,
/*115122*/    OPC_Scope, 100, /*->115224*/ // 2 children in Scope
/*115124*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115126*/      OPC_EmitInteger, MVT::i32, 0, 
/*115129*/      OPC_EmitInteger, MVT::i32, 0, 
/*115132*/      OPC_EmitInteger, MVT::i32, 1, 
/*115135*/      OPC_EmitInteger, MVT::i32, 0, 
/*115138*/      OPC_EmitInteger, MVT::i32, 0, 
/*115141*/      OPC_EmitInteger, MVT::i32, 0, 
/*115144*/      OPC_EmitInteger, MVT::i32, 0, 
/*115147*/      OPC_EmitInteger, MVT::i32, 0, 
/*115150*/      OPC_EmitInteger, MVT::i32, 0, 
/*115153*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115165*/      OPC_EmitInteger, MVT::i32, 0, 
/*115168*/      OPC_EmitInteger, MVT::i32, 0, 
/*115171*/      OPC_EmitInteger, MVT::i32, 0, 
/*115174*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115186*/      OPC_EmitInteger, MVT::i32, 1, 
/*115189*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115192*/      OPC_EmitInteger, MVT::i32, 0, 
/*115195*/      OPC_EmitInteger, MVT::i32, 0, 
/*115198*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*115224*/    /*Scope*/ 8, /*->115233*/
/*115225*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*115233*/    0, /*End of Scope*/
/*115234*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->115353
/*115237*/    OPC_RecordChild0, // #0 = $src0
/*115238*/    OPC_RecordChild1, // #1 = $src1
/*115239*/    OPC_CheckType, MVT::i32,
/*115241*/    OPC_Scope, 100, /*->115343*/ // 2 children in Scope
/*115243*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115245*/      OPC_EmitInteger, MVT::i32, 0, 
/*115248*/      OPC_EmitInteger, MVT::i32, 0, 
/*115251*/      OPC_EmitInteger, MVT::i32, 1, 
/*115254*/      OPC_EmitInteger, MVT::i32, 0, 
/*115257*/      OPC_EmitInteger, MVT::i32, 0, 
/*115260*/      OPC_EmitInteger, MVT::i32, 0, 
/*115263*/      OPC_EmitInteger, MVT::i32, 0, 
/*115266*/      OPC_EmitInteger, MVT::i32, 0, 
/*115269*/      OPC_EmitInteger, MVT::i32, 0, 
/*115272*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115284*/      OPC_EmitInteger, MVT::i32, 0, 
/*115287*/      OPC_EmitInteger, MVT::i32, 0, 
/*115290*/      OPC_EmitInteger, MVT::i32, 0, 
/*115293*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115305*/      OPC_EmitInteger, MVT::i32, 1, 
/*115308*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115311*/      OPC_EmitInteger, MVT::i32, 0, 
/*115314*/      OPC_EmitInteger, MVT::i32, 0, 
/*115317*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115343*/    /*Scope*/ 8, /*->115352*/
/*115344*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*115352*/    0, /*End of Scope*/
/*115353*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->115542
/*115357*/    OPC_RecordChild0, // #0 = $src
/*115358*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->115395
/*115361*/      OPC_Scope, 11, /*->115374*/ // 2 children in Scope
/*115363*/        OPC_CheckChild0Type, MVT::i16,
/*115365*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115367*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*115374*/      /*Scope*/ 19, /*->115394*/
/*115375*/        OPC_CheckChild0Type, MVT::i1,
/*115377*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115379*/        OPC_EmitInteger, MVT::i32, 0, 
/*115382*/        OPC_EmitInteger, MVT::i32, 1, 
/*115385*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*115394*/      0, /*End of Scope*/
/*115395*/    /*SwitchType*/ 17, MVT::i16,// ->115414
/*115397*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115399*/      OPC_EmitInteger, MVT::i32, 0, 
/*115402*/      OPC_EmitInteger, MVT::i32, 1, 
/*115405*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*115414*/    /*SwitchType*/ 125, MVT::i64,// ->115541
/*115416*/      OPC_Scope, 30, /*->115448*/ // 3 children in Scope
/*115418*/        OPC_CheckChild0Type, MVT::i32,
/*115420*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115422*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*115425*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115428*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*115434*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115437*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*115448*/      /*Scope*/ 41, /*->115490*/
/*115449*/        OPC_CheckChild0Type, MVT::i16,
/*115451*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115453*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*115456*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*115463*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115466*/        OPC_EmitInteger, MVT::i32, 0, 
/*115469*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*115476*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115479*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*115490*/      /*Scope*/ 49, /*->115540*/
/*115491*/        OPC_CheckChild0Type, MVT::i1,
/*115493*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115495*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*115498*/        OPC_EmitInteger, MVT::i32, 0, 
/*115501*/        OPC_EmitInteger, MVT::i32, 1, 
/*115504*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*115513*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115516*/        OPC_EmitInteger, MVT::i32, 0, 
/*115519*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*115526*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115529*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*115540*/      0, /*End of Scope*/
/*115541*/    0, // EndSwitchType
/*115542*/  /*SwitchOpcode*/ 21|128,1/*149*/, TARGET_VAL(ISD::TRUNCATE),// ->115695
/*115546*/    OPC_RecordChild0, // #0 = $src
/*115547*/    OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->115580
/*115550*/      OPC_Scope, 11, /*->115563*/ // 2 children in Scope
/*115552*/        OPC_CheckChild0Type, MVT::i32,
/*115554*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115556*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i16, 1/*#Ops*/, 0, 
                  // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                  // Dst: (COPY:i16 ?:i32:$src)
/*115563*/      /*Scope*/ 15, /*->115579*/
/*115564*/        OPC_CheckChild0Type, MVT::i64,
/*115566*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115568*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115571*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*115579*/      0, /*End of Scope*/
/*115580*/    /*SwitchType*/ 13, MVT::i32,// ->115595
/*115582*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115584*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115587*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*115595*/    /*SwitchType*/ 97, MVT::i1,// ->115694
/*115597*/      OPC_Scope, 27, /*->115626*/ // 3 children in Scope
/*115599*/        OPC_CheckChild0Type, MVT::i32,
/*115601*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115603*/        OPC_EmitInteger, MVT::i32, 1, 
/*115606*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*115615*/        OPC_EmitInteger, MVT::i32, 1, 
/*115618*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*115626*/      /*Scope*/ 27, /*->115654*/
/*115627*/        OPC_CheckChild0Type, MVT::i16,
/*115629*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115631*/        OPC_EmitInteger, MVT::i32, 1, 
/*115634*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*115643*/        OPC_EmitInteger, MVT::i32, 1, 
/*115646*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*115654*/      /*Scope*/ 38, /*->115693*/
/*115655*/        OPC_CheckChild0Type, MVT::i64,
/*115657*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115659*/        OPC_EmitInteger, MVT::i32, 1, 
/*115662*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115665*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*115673*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*115682*/        OPC_EmitInteger, MVT::i32, 1, 
/*115685*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*115693*/      0, /*End of Scope*/
/*115694*/    0, // EndSwitchType
/*115695*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->115710
/*115698*/    OPC_RecordChild0, // #0 = $src0
/*115699*/    OPC_CheckType, MVT::i32,
/*115701*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115703*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*115710*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->115725
/*115713*/    OPC_RecordChild0, // #0 = $src0
/*115714*/    OPC_CheckType, MVT::i32,
/*115716*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115718*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*115725*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->115744
/*115728*/    OPC_CaptureGlueInput,
/*115729*/    OPC_RecordChild0, // #0 = $src0
/*115730*/    OPC_RecordChild1, // #1 = $src1
/*115731*/    OPC_CheckType, MVT::i32,
/*115733*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115735*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*115744*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->115763
/*115747*/    OPC_CaptureGlueInput,
/*115748*/    OPC_RecordChild0, // #0 = $src0
/*115749*/    OPC_RecordChild1, // #1 = $src1
/*115750*/    OPC_CheckType, MVT::i32,
/*115752*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115754*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*115763*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->115788
/*115766*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*115767*/    OPC_CaptureGlueInput,
/*115768*/    OPC_Scope, 8, /*->115778*/ // 2 children in Scope
/*115770*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115772*/      OPC_EmitMergeInputChains1_0,
/*115773*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*115778*/    /*Scope*/ 8, /*->115787*/
/*115779*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115781*/      OPC_EmitMergeInputChains1_0,
/*115782*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*115787*/    0, /*End of Scope*/
/*115788*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->115820
/*115791*/    OPC_RecordNode, // #0 = 'br' chained node
/*115792*/    OPC_RecordChild1, // #1 = $simm16
/*115793*/    OPC_MoveChild1,
/*115794*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*115797*/    OPC_MoveParent,
/*115798*/    OPC_Scope, 9, /*->115809*/ // 2 children in Scope
/*115800*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115802*/      OPC_EmitMergeInputChains1_0,
/*115803*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*115809*/    /*Scope*/ 9, /*->115819*/
/*115810*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115812*/      OPC_EmitMergeInputChains1_0,
/*115813*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*115819*/    0, /*End of Scope*/
/*115820*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->115838
/*115823*/    OPC_RecordChild0, // #0 = $src0
/*115824*/    OPC_RecordChild1, // #1 = $src1
/*115825*/    OPC_CheckType, MVT::i32,
/*115827*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115829*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*115838*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->115866
/*115841*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*115842*/    OPC_CheckType, MVT::i64,
/*115844*/    OPC_Scope, 9, /*->115855*/ // 2 children in Scope
/*115846*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*115848*/      OPC_EmitMergeInputChains1_0,
/*115849*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*115855*/    /*Scope*/ 9, /*->115865*/
/*115856*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*115858*/      OPC_EmitMergeInputChains1_0,
/*115859*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*115865*/    0, /*End of Scope*/
/*115866*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN),// ->115879
/*115869*/    OPC_RecordNode, // #0 = 'AMDGPUreturn' chained node
/*115870*/    OPC_CaptureGlueInput,
/*115871*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115873*/    OPC_EmitMergeInputChains1_0,
/*115874*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn) - Complexity = 3
              // Dst: (SI_RETURN)
/*115879*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->115941
/*115882*/    OPC_RecordChild0, // #0 = $src0
/*115883*/    OPC_CheckChild0Type, MVT::i1,
/*115885*/    OPC_RecordChild1, // #1 = $src1
/*115886*/    OPC_RecordChild2, // #2 = $src2
/*115887*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->115901
/*115890*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115892*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*115901*/    /*SwitchType*/ 11, MVT::i32,// ->115914
/*115903*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115905*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*115914*/    /*SwitchType*/ 11, MVT::f16,// ->115927
/*115916*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115918*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*115927*/    /*SwitchType*/ 11, MVT::f32,// ->115940
/*115929*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115931*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*115940*/    0, // EndSwitchType
/*115941*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->115959
/*115944*/    OPC_RecordNode, // #0 = $fi
/*115945*/    OPC_CheckType, MVT::i32,
/*115947*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115949*/    OPC_EmitNodeXForm, 6, 0, // frameindex_to_targetframeindex
/*115952*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*115959*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->116013
/*115962*/    OPC_RecordChild0, // #0 = $a
/*115963*/    OPC_CheckType, MVT::i32,
/*115965*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115967*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*115973*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*115980*/    OPC_EmitInteger, MVT::i32, 24, 
/*115983*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*115992*/    OPC_EmitInteger, MVT::i32, 8, 
/*115995*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*116004*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*116013*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->116052
/*116016*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*116017*/    OPC_RecordChild1, // #1 = $target
/*116018*/    OPC_MoveChild1,
/*116019*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*116022*/    OPC_MoveParent,
/*116023*/    OPC_RecordChild2, // #2 = $src0
/*116024*/    OPC_Scope, 12, /*->116038*/ // 2 children in Scope
/*116026*/      OPC_CheckChild2Type, MVT::i32,
/*116028*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116030*/      OPC_EmitMergeInputChains1_0,
/*116031*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*116038*/    /*Scope*/ 12, /*->116051*/
/*116039*/      OPC_CheckChild2Type, MVT::f32,
/*116041*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116043*/      OPC_EmitMergeInputChains1_0,
/*116044*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*116051*/    0, /*End of Scope*/
/*116052*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->116068
/*116055*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*116056*/    OPC_RecordChild1, // #1 = $src
/*116057*/    OPC_CheckChild1Type, MVT::i32,
/*116059*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116061*/    OPC_EmitMergeInputChains1_0,
/*116062*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*116068*/  /*SwitchOpcode*/ 95, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->116166
/*116071*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*116072*/    OPC_CheckType, MVT::i1,
/*116074*/    OPC_Scope, 40, /*->116116*/ // 3 children in Scope
/*116076*/      OPC_CheckChild0Type, MVT::f32,
/*116078*/      OPC_RecordChild1, // #1 = $src1
/*116079*/      OPC_CheckChild1Type, MVT::i32,
/*116081*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116084*/      OPC_Scope, 9, /*->116095*/ // 3 children in Scope
/*116086*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116095*/      /*Scope*/ 9, /*->116105*/
/*116096*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116105*/      /*Scope*/ 9, /*->116115*/
/*116106*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*116115*/      0, /*End of Scope*/
/*116116*/    /*Scope*/ 30, /*->116147*/
/*116117*/      OPC_CheckChild0Type, MVT::f64,
/*116119*/      OPC_RecordChild1, // #1 = $src1
/*116120*/      OPC_CheckChild1Type, MVT::i32,
/*116122*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116125*/      OPC_Scope, 9, /*->116136*/ // 2 children in Scope
/*116127*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*116136*/      /*Scope*/ 9, /*->116146*/
/*116137*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*116146*/      0, /*End of Scope*/
/*116147*/    /*Scope*/ 17, /*->116165*/
/*116148*/      OPC_CheckChild0Type, MVT::f16,
/*116150*/      OPC_RecordChild1, // #1 = $src1
/*116151*/      OPC_CheckChild1Type, MVT::i32,
/*116153*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*116156*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                    MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*116165*/    0, /*End of Scope*/
/*116166*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMIN3),// ->116185
/*116169*/    OPC_RecordChild0, // #0 = $src0
/*116170*/    OPC_RecordChild1, // #1 = $src1
/*116171*/    OPC_RecordChild2, // #2 = $src2
/*116172*/    OPC_CheckChild2Type, MVT::i32,
/*116174*/    OPC_CheckType, MVT::i32,
/*116176*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116185*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMIN3),// ->116204
/*116188*/    OPC_RecordChild0, // #0 = $src0
/*116189*/    OPC_RecordChild1, // #1 = $src1
/*116190*/    OPC_RecordChild2, // #2 = $src2
/*116191*/    OPC_CheckChild2Type, MVT::i32,
/*116193*/    OPC_CheckType, MVT::i32,
/*116195*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116204*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMAX3),// ->116223
/*116207*/    OPC_RecordChild0, // #0 = $src0
/*116208*/    OPC_RecordChild1, // #1 = $src1
/*116209*/    OPC_RecordChild2, // #2 = $src2
/*116210*/    OPC_CheckChild2Type, MVT::i32,
/*116212*/    OPC_CheckType, MVT::i32,
/*116214*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116223*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMAX3),// ->116242
/*116226*/    OPC_RecordChild0, // #0 = $src0
/*116227*/    OPC_RecordChild1, // #1 = $src1
/*116228*/    OPC_RecordChild2, // #2 = $src2
/*116229*/    OPC_CheckChild2Type, MVT::i32,
/*116231*/    OPC_CheckType, MVT::i32,
/*116233*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116242*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMED3),// ->116261
/*116245*/    OPC_RecordChild0, // #0 = $src0
/*116246*/    OPC_RecordChild1, // #1 = $src1
/*116247*/    OPC_RecordChild2, // #2 = $src2
/*116248*/    OPC_CheckChild2Type, MVT::i32,
/*116250*/    OPC_CheckType, MVT::i32,
/*116252*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116261*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMED3),// ->116280
/*116264*/    OPC_RecordChild0, // #0 = $src0
/*116265*/    OPC_RecordChild1, // #1 = $src1
/*116266*/    OPC_RecordChild2, // #2 = $src2
/*116267*/    OPC_CheckChild2Type, MVT::i32,
/*116269*/    OPC_CheckType, MVT::i32,
/*116271*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116280*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->116399
/*116283*/    OPC_RecordMemRef,
/*116284*/    OPC_RecordChild0, // #0 = $sbase
/*116285*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*116286*/    OPC_Scope, 36, /*->116324*/ // 4 children in Scope
/*116288*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116290*/      OPC_Scope, 15, /*->116307*/ // 2 children in Scope
/*116292*/        OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectSMRDBufferImm:$ #2
/*116295*/        OPC_EmitInteger, MVT::i1, 0, 
/*116298*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116307*/      /*Scope*/ 15, /*->116323*/
/*116308*/        OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*116311*/        OPC_EmitInteger, MVT::i1, 0, 
/*116314*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116323*/      0, /*End of Scope*/
/*116324*/    /*Scope*/ 17, /*->116342*/
/*116325*/      OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*116327*/      OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*116330*/      OPC_EmitInteger, MVT::i1, 0, 
/*116333*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*116342*/    /*Scope*/ 24, /*->116367*/
/*116343*/      OPC_MoveChild1,
/*116344*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*116347*/      OPC_CheckPredicate, 68, // Predicate_IMM20bit
/*116349*/      OPC_MoveParent,
/*116350*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*116352*/      OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*116355*/      OPC_EmitInteger, MVT::i1, 0, 
/*116358*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset), 0:i1)
/*116367*/    /*Scope*/ 30, /*->116398*/
/*116368*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116370*/      OPC_EmitInteger, MVT::i32, 0, 
/*116373*/      OPC_EmitInteger, MVT::i16, 0, 
/*116376*/      OPC_EmitInteger, MVT::i1, 0, 
/*116379*/      OPC_EmitInteger, MVT::i1, 0, 
/*116382*/      OPC_EmitInteger, MVT::i1, 0, 
/*116385*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*116398*/    0, /*End of Scope*/
/*116399*/  /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::FMAD),// ->116715
/*116403*/    OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*116404*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*116405*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*116406*/    OPC_SwitchType /*2 cases */, 52, MVT::f16,// ->116461
/*116409*/      OPC_Scope, 25, /*->116436*/ // 2 children in Scope
/*116411*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116413*/        OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*116416*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*116419*/        OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*116422*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3NoMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F16_e64:f16 ?:i32:$src0_modifiers, ?:f16:$src0, ?:i32:$src1_modifiers, ?:f16:$src1, ?:i32:$src2_modifiers, ?:f16:$src2, ?:i1:$clamp, ?:i32:$omod)
/*116436*/      /*Scope*/ 23, /*->116460*/
/*116437*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116440*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116443*/        OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116446*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116460*/      0, /*End of Scope*/
/*116461*/    /*SwitchType*/ 122|128,1/*250*/, MVT::f32,// ->116714
/*116464*/      OPC_Scope, 25, /*->116491*/ // 4 children in Scope
/*116466*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116468*/        OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*116471*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*116474*/        OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*116477*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*116491*/      /*Scope*/ 98, /*->116590*/
/*116492*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*116494*/        OPC_EmitInteger, MVT::i32, 0, 
/*116497*/        OPC_EmitInteger, MVT::i32, 0, 
/*116500*/        OPC_EmitInteger, MVT::i32, 0, 
/*116503*/        OPC_EmitInteger, MVT::i32, 0, 
/*116506*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116518*/        OPC_EmitInteger, MVT::i32, 0, 
/*116521*/        OPC_EmitInteger, MVT::i32, 0, 
/*116524*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116536*/        OPC_EmitInteger, MVT::i32, 0, 
/*116539*/        OPC_EmitInteger, MVT::i32, 0, 
/*116542*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116554*/        OPC_EmitInteger, MVT::i32, 1, 
/*116557*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116560*/        OPC_EmitInteger, MVT::i32, 0, 
/*116563*/        OPC_EmitInteger, MVT::i32, 0, 
/*116566*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*116590*/      /*Scope*/ 98, /*->116689*/
/*116591*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116593*/        OPC_EmitInteger, MVT::i32, 0, 
/*116596*/        OPC_EmitInteger, MVT::i32, 0, 
/*116599*/        OPC_EmitInteger, MVT::i32, 0, 
/*116602*/        OPC_EmitInteger, MVT::i32, 0, 
/*116605*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116617*/        OPC_EmitInteger, MVT::i32, 0, 
/*116620*/        OPC_EmitInteger, MVT::i32, 0, 
/*116623*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116635*/        OPC_EmitInteger, MVT::i32, 0, 
/*116638*/        OPC_EmitInteger, MVT::i32, 0, 
/*116641*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116653*/        OPC_EmitInteger, MVT::i32, 1, 
/*116656*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116659*/        OPC_EmitInteger, MVT::i32, 0, 
/*116662*/        OPC_EmitInteger, MVT::i32, 0, 
/*116665*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*116689*/      /*Scope*/ 23, /*->116713*/
/*116690*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116693*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116696*/        OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116699*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116713*/      0, /*End of Scope*/
/*116714*/    0, // EndSwitchType
/*116715*/  /*SwitchOpcode*/ 54|128,2/*310*/, TARGET_VAL(ISD::FADD),// ->117029
/*116719*/    OPC_Scope, 36, /*->116757*/ // 3 children in Scope
/*116721*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*116722*/      OPC_MoveChild1,
/*116723*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*116726*/      OPC_MoveChild0,
/*116727*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*116730*/      OPC_CheckChild0Same, 0,
/*116732*/      OPC_MoveParent,
/*116733*/      OPC_MoveParent,
/*116734*/      OPC_CheckType, MVT::f64,
/*116736*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*116738*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*116741*/      OPC_EmitInteger, MVT::i1, 0, 
/*116744*/      OPC_EmitInteger, MVT::i32, 0, 
/*116747*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*116757*/    /*Scope*/ 36, /*->116794*/
/*116758*/      OPC_MoveChild0,
/*116759*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*116762*/      OPC_MoveChild0,
/*116763*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*116766*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*116767*/      OPC_MoveParent,
/*116768*/      OPC_MoveParent,
/*116769*/      OPC_CheckChild1Same, 0,
/*116771*/      OPC_CheckType, MVT::f64,
/*116773*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*116775*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*116778*/      OPC_EmitInteger, MVT::i1, 0, 
/*116781*/      OPC_EmitInteger, MVT::i32, 0, 
/*116784*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*116794*/    /*Scope*/ 104|128,1/*232*/, /*->117028*/
/*116796*/      OPC_RecordChild0, // #0 = $src0
/*116797*/      OPC_RecordChild1, // #1 = $src1
/*116798*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->116943
/*116802*/        OPC_Scope, 100, /*->116904*/ // 3 children in Scope
/*116804*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116806*/          OPC_EmitInteger, MVT::i32, 0, 
/*116809*/          OPC_EmitInteger, MVT::i32, 0, 
/*116812*/          OPC_EmitInteger, MVT::i32, 1, 
/*116815*/          OPC_EmitInteger, MVT::i32, 0, 
/*116818*/          OPC_EmitInteger, MVT::i32, 0, 
/*116821*/          OPC_EmitInteger, MVT::i32, 0, 
/*116824*/          OPC_EmitInteger, MVT::i32, 0, 
/*116827*/          OPC_EmitInteger, MVT::i32, 0, 
/*116830*/          OPC_EmitInteger, MVT::i32, 0, 
/*116833*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116845*/          OPC_EmitInteger, MVT::i32, 0, 
/*116848*/          OPC_EmitInteger, MVT::i32, 0, 
/*116851*/          OPC_EmitInteger, MVT::i32, 0, 
/*116854*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116866*/          OPC_EmitInteger, MVT::i32, 1, 
/*116869*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116872*/          OPC_EmitInteger, MVT::i32, 0, 
/*116875*/          OPC_EmitInteger, MVT::i32, 0, 
/*116878*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*116904*/        /*Scope*/ 18, /*->116923*/
/*116905*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*116908*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*116911*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116923*/        /*Scope*/ 18, /*->116942*/
/*116924*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*116927*/          OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*116930*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116942*/        0, /*End of Scope*/
/*116943*/      /*SwitchType*/ 40, MVT::f16,// ->116985
/*116945*/        OPC_Scope, 18, /*->116965*/ // 2 children in Scope
/*116947*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*116950*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*116953*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116965*/        /*Scope*/ 18, /*->116984*/
/*116966*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*116969*/          OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*116972*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*116984*/        0, /*End of Scope*/
/*116985*/      /*SwitchType*/ 40, MVT::f64,// ->117027
/*116987*/        OPC_Scope, 18, /*->117007*/ // 2 children in Scope
/*116989*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*116992*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*116995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117007*/        /*Scope*/ 18, /*->117026*/
/*117008*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*117011*/          OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*117014*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*117026*/        0, /*End of Scope*/
/*117027*/      0, // EndSwitchType
/*117028*/    0, /*End of Scope*/
/*117029*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->117559
/*117033*/    OPC_RecordMemRef,
/*117034*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*117035*/    OPC_RecordChild1, // #1 = $rsrc
/*117036*/    OPC_Scope, 80, /*->117118*/ // 4 children in Scope
/*117038*/      OPC_CheckChild2Integer, 0, 
/*117040*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117041*/      OPC_RecordChild4, // #3 = $glc
/*117042*/      OPC_MoveChild4,
/*117043*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117046*/      OPC_MoveParent,
/*117047*/      OPC_RecordChild5, // #4 = $slc
/*117048*/      OPC_MoveChild5,
/*117049*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117052*/      OPC_MoveParent,
/*117053*/      OPC_CheckType, MVT::f32,
/*117055*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117057*/      OPC_Scope, 29, /*->117088*/ // 2 children in Scope
/*117059*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117062*/        OPC_EmitMergeInputChains1_0,
/*117063*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117066*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117069*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117072*/        OPC_EmitInteger, MVT::i1, 0, 
/*117075*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117088*/      /*Scope*/ 28, /*->117117*/
/*117089*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117092*/        OPC_EmitMergeInputChains1_0,
/*117093*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117096*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117099*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117102*/        OPC_EmitInteger, MVT::i1, 0, 
/*117105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117117*/      0, /*End of Scope*/
/*117118*/    /*Scope*/ 100, /*->117219*/
/*117119*/      OPC_RecordChild2, // #2 = $vindex
/*117120*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117121*/      OPC_RecordChild4, // #4 = $glc
/*117122*/      OPC_MoveChild4,
/*117123*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117126*/      OPC_MoveParent,
/*117127*/      OPC_RecordChild5, // #5 = $slc
/*117128*/      OPC_MoveChild5,
/*117129*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117132*/      OPC_MoveParent,
/*117133*/      OPC_CheckType, MVT::f32,
/*117135*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117137*/      OPC_Scope, 49, /*->117188*/ // 2 children in Scope
/*117139*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*117142*/        OPC_EmitMergeInputChains1_0,
/*117143*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117146*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117149*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117152*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*117163*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117166*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117169*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117172*/        OPC_EmitInteger, MVT::i1, 0, 
/*117175*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117188*/      /*Scope*/ 29, /*->117218*/
/*117189*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*117192*/        OPC_EmitMergeInputChains1_0,
/*117193*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117196*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117199*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117202*/        OPC_EmitInteger, MVT::i1, 0, 
/*117205*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117218*/      0, /*End of Scope*/
/*117219*/    /*Scope*/ 19|128,1/*147*/, /*->117368*/
/*117221*/      OPC_CheckChild2Integer, 0, 
/*117223*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117224*/      OPC_RecordChild4, // #3 = $glc
/*117225*/      OPC_MoveChild4,
/*117226*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117229*/      OPC_MoveParent,
/*117230*/      OPC_RecordChild5, // #4 = $slc
/*117231*/      OPC_MoveChild5,
/*117232*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117235*/      OPC_MoveParent,
/*117236*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->117302
/*117239*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117241*/        OPC_Scope, 29, /*->117272*/ // 2 children in Scope
/*117243*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117246*/          OPC_EmitMergeInputChains1_0,
/*117247*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117250*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117253*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117256*/          OPC_EmitInteger, MVT::i1, 0, 
/*117259*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117272*/        /*Scope*/ 28, /*->117301*/
/*117273*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117276*/          OPC_EmitMergeInputChains1_0,
/*117277*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117280*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117283*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117286*/          OPC_EmitInteger, MVT::i1, 0, 
/*117289*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117301*/        0, /*End of Scope*/
/*117302*/      /*SwitchType*/ 63, MVT::v4f32,// ->117367
/*117304*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117306*/        OPC_Scope, 29, /*->117337*/ // 2 children in Scope
/*117308*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117311*/          OPC_EmitMergeInputChains1_0,
/*117312*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117315*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117318*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117321*/          OPC_EmitInteger, MVT::i1, 0, 
/*117324*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117337*/        /*Scope*/ 28, /*->117366*/
/*117338*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117341*/          OPC_EmitMergeInputChains1_0,
/*117342*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117345*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117348*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117351*/          OPC_EmitInteger, MVT::i1, 0, 
/*117354*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117366*/        0, /*End of Scope*/
/*117367*/      0, // EndSwitchType
/*117368*/    /*Scope*/ 60|128,1/*188*/, /*->117558*/
/*117370*/      OPC_RecordChild2, // #2 = $vindex
/*117371*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117372*/      OPC_RecordChild4, // #4 = $glc
/*117373*/      OPC_MoveChild4,
/*117374*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117377*/      OPC_MoveParent,
/*117378*/      OPC_RecordChild5, // #5 = $slc
/*117379*/      OPC_MoveChild5,
/*117380*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117383*/      OPC_MoveParent,
/*117384*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->117471
/*117387*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117389*/        OPC_Scope, 49, /*->117440*/ // 2 children in Scope
/*117391*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*117394*/          OPC_EmitMergeInputChains1_0,
/*117395*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117398*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117401*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117404*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*117415*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117418*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117421*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117424*/          OPC_EmitInteger, MVT::i1, 0, 
/*117427*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117440*/        /*Scope*/ 29, /*->117470*/
/*117441*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*117444*/          OPC_EmitMergeInputChains1_0,
/*117445*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117448*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117451*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117454*/          OPC_EmitInteger, MVT::i1, 0, 
/*117457*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117470*/        0, /*End of Scope*/
/*117471*/      /*SwitchType*/ 84, MVT::v4f32,// ->117557
/*117473*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117475*/        OPC_Scope, 49, /*->117526*/ // 2 children in Scope
/*117477*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*117480*/          OPC_EmitMergeInputChains1_0,
/*117481*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117484*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117487*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117490*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*117501*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117504*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117507*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117510*/          OPC_EmitInteger, MVT::i1, 0, 
/*117513*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117526*/        /*Scope*/ 29, /*->117556*/
/*117527*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*117530*/          OPC_EmitMergeInputChains1_0,
/*117531*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117534*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117537*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117540*/          OPC_EmitInteger, MVT::i1, 0, 
/*117543*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117556*/        0, /*End of Scope*/
/*117557*/      0, // EndSwitchType
/*117558*/    0, /*End of Scope*/
/*117559*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->118089
/*117563*/    OPC_RecordMemRef,
/*117564*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*117565*/    OPC_RecordChild1, // #1 = $rsrc
/*117566*/    OPC_Scope, 80, /*->117648*/ // 4 children in Scope
/*117568*/      OPC_CheckChild2Integer, 0, 
/*117570*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117571*/      OPC_RecordChild4, // #3 = $glc
/*117572*/      OPC_MoveChild4,
/*117573*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117576*/      OPC_MoveParent,
/*117577*/      OPC_RecordChild5, // #4 = $slc
/*117578*/      OPC_MoveChild5,
/*117579*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117582*/      OPC_MoveParent,
/*117583*/      OPC_CheckType, MVT::f32,
/*117585*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117587*/      OPC_Scope, 29, /*->117618*/ // 2 children in Scope
/*117589*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117592*/        OPC_EmitMergeInputChains1_0,
/*117593*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117596*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117599*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117602*/        OPC_EmitInteger, MVT::i1, 0, 
/*117605*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117618*/      /*Scope*/ 28, /*->117647*/
/*117619*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117622*/        OPC_EmitMergeInputChains1_0,
/*117623*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117626*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117629*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117632*/        OPC_EmitInteger, MVT::i1, 0, 
/*117635*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117647*/      0, /*End of Scope*/
/*117648*/    /*Scope*/ 100, /*->117749*/
/*117649*/      OPC_RecordChild2, // #2 = $vindex
/*117650*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117651*/      OPC_RecordChild4, // #4 = $glc
/*117652*/      OPC_MoveChild4,
/*117653*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117656*/      OPC_MoveParent,
/*117657*/      OPC_RecordChild5, // #5 = $slc
/*117658*/      OPC_MoveChild5,
/*117659*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117662*/      OPC_MoveParent,
/*117663*/      OPC_CheckType, MVT::f32,
/*117665*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117667*/      OPC_Scope, 49, /*->117718*/ // 2 children in Scope
/*117669*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*117672*/        OPC_EmitMergeInputChains1_0,
/*117673*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117676*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117679*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117682*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*117693*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117696*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117699*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117702*/        OPC_EmitInteger, MVT::i1, 0, 
/*117705*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117718*/      /*Scope*/ 29, /*->117748*/
/*117719*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*117722*/        OPC_EmitMergeInputChains1_0,
/*117723*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117726*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117729*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117732*/        OPC_EmitInteger, MVT::i1, 0, 
/*117735*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117748*/      0, /*End of Scope*/
/*117749*/    /*Scope*/ 19|128,1/*147*/, /*->117898*/
/*117751*/      OPC_CheckChild2Integer, 0, 
/*117753*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117754*/      OPC_RecordChild4, // #3 = $glc
/*117755*/      OPC_MoveChild4,
/*117756*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117759*/      OPC_MoveParent,
/*117760*/      OPC_RecordChild5, // #4 = $slc
/*117761*/      OPC_MoveChild5,
/*117762*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117765*/      OPC_MoveParent,
/*117766*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->117832
/*117769*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117771*/        OPC_Scope, 29, /*->117802*/ // 2 children in Scope
/*117773*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117776*/          OPC_EmitMergeInputChains1_0,
/*117777*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117780*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117783*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117786*/          OPC_EmitInteger, MVT::i1, 0, 
/*117789*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117802*/        /*Scope*/ 28, /*->117831*/
/*117803*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117806*/          OPC_EmitMergeInputChains1_0,
/*117807*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117810*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117813*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117816*/          OPC_EmitInteger, MVT::i1, 0, 
/*117819*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117831*/        0, /*End of Scope*/
/*117832*/      /*SwitchType*/ 63, MVT::v4f32,// ->117897
/*117834*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117836*/        OPC_Scope, 29, /*->117867*/ // 2 children in Scope
/*117838*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*117841*/          OPC_EmitMergeInputChains1_0,
/*117842*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117845*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117848*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117851*/          OPC_EmitInteger, MVT::i1, 0, 
/*117854*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117867*/        /*Scope*/ 28, /*->117896*/
/*117868*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*117871*/          OPC_EmitMergeInputChains1_0,
/*117872*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*117875*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*117878*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117881*/          OPC_EmitInteger, MVT::i1, 0, 
/*117884*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117896*/        0, /*End of Scope*/
/*117897*/      0, // EndSwitchType
/*117898*/    /*Scope*/ 60|128,1/*188*/, /*->118088*/
/*117900*/      OPC_RecordChild2, // #2 = $vindex
/*117901*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*117902*/      OPC_RecordChild4, // #4 = $glc
/*117903*/      OPC_MoveChild4,
/*117904*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117907*/      OPC_MoveParent,
/*117908*/      OPC_RecordChild5, // #5 = $slc
/*117909*/      OPC_MoveChild5,
/*117910*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117913*/      OPC_MoveParent,
/*117914*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->118001
/*117917*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117919*/        OPC_Scope, 49, /*->117970*/ // 2 children in Scope
/*117921*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*117924*/          OPC_EmitMergeInputChains1_0,
/*117925*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117928*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117931*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117934*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*117945*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117948*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117951*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117954*/          OPC_EmitInteger, MVT::i1, 0, 
/*117957*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*117970*/        /*Scope*/ 29, /*->118000*/
/*117971*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*117974*/          OPC_EmitMergeInputChains1_0,
/*117975*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*117978*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*117981*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*117984*/          OPC_EmitInteger, MVT::i1, 0, 
/*117987*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*118000*/        0, /*End of Scope*/
/*118001*/      /*SwitchType*/ 84, MVT::v4f32,// ->118087
/*118003*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118005*/        OPC_Scope, 49, /*->118056*/ // 2 children in Scope
/*118007*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*118010*/          OPC_EmitMergeInputChains1_0,
/*118011*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*118014*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118017*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118020*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*118031*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*118034*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*118037*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*118040*/          OPC_EmitInteger, MVT::i1, 0, 
/*118043*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*118056*/        /*Scope*/ 29, /*->118086*/
/*118057*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*118060*/          OPC_EmitMergeInputChains1_0,
/*118061*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*118064*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*118067*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*118070*/          OPC_EmitInteger, MVT::i1, 0, 
/*118073*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*118086*/        0, /*End of Scope*/
/*118087*/      0, // EndSwitchType
/*118088*/    0, /*End of Scope*/
/*118089*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->118170
/*118092*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*118093*/    OPC_Scope, 30, /*->118125*/ // 2 children in Scope
/*118095*/      OPC_MoveChild1,
/*118096*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*118099*/      OPC_CheckChild0Same, 0,
/*118101*/      OPC_MoveParent,
/*118102*/      OPC_CheckType, MVT::f32,
/*118104*/      OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*118106*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*118109*/      OPC_EmitInteger, MVT::i1, 0, 
/*118112*/      OPC_EmitInteger, MVT::i32, 0, 
/*118115*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*118125*/    /*Scope*/ 43, /*->118169*/
/*118126*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*118127*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->118148
/*118130*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*118133*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*118136*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*118148*/      /*SwitchType*/ 18, MVT::f16,// ->118168
/*118150*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*118153*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*118156*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*118168*/      0, // EndSwitchType
/*118169*/    0, /*End of Scope*/
/*118170*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::CLAMP),// ->118229
/*118173*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*118174*/    OPC_MoveChild1,
/*118175*/    OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*118178*/    OPC_CheckPredicate, 53, // Predicate_FP_ZERO
/*118180*/    OPC_MoveParent,
/*118181*/    OPC_MoveChild2,
/*118182*/    OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*118185*/    OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*118187*/    OPC_MoveParent,
/*118188*/    OPC_CheckType, MVT::f32,
/*118190*/    OPC_Scope, 26, /*->118218*/ // 2 children in Scope
/*118192*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118194*/      OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*118197*/      OPC_EmitInteger, MVT::i32, 0, 
/*118200*/      OPC_EmitInteger, MVT::i32, 0, 
/*118203*/      OPC_EmitInteger, MVT::i1, 1, 
/*118206*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*118218*/    /*Scope*/ 9, /*->118228*/
/*118219*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118221*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*118228*/    0, /*End of Scope*/
/*118229*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->118276
/*118232*/    OPC_CaptureGlueInput,
/*118233*/    OPC_RecordChild0, // #0 = $vsrc
/*118234*/    OPC_MoveChild0,
/*118235*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118238*/    OPC_CheckType, MVT::i32,
/*118240*/    OPC_MoveParent,
/*118241*/    OPC_RecordChild1, // #1 = $attrchan
/*118242*/    OPC_MoveChild1,
/*118243*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118246*/    OPC_CheckType, MVT::i32,
/*118248*/    OPC_MoveParent,
/*118249*/    OPC_RecordChild2, // #2 = $attr
/*118250*/    OPC_MoveChild2,
/*118251*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118254*/    OPC_CheckType, MVT::i32,
/*118256*/    OPC_MoveParent,
/*118257*/    OPC_CheckType, MVT::f32,
/*118259*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118261*/    OPC_EmitConvertToTarget, 0,
/*118263*/    OPC_EmitConvertToTarget, 2,
/*118265*/    OPC_EmitConvertToTarget, 1,
/*118267*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*118276*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->118510
/*118280*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*118281*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->118409
/*118284*/      OPC_Scope, 108, /*->118394*/ // 2 children in Scope
/*118286*/        OPC_CheckPatternPredicate, 17, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*118288*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*118291*/        OPC_EmitInteger, MVT::i32, 1, 
/*118294*/        OPC_EmitInteger, MVT::i32, 0, 
/*118297*/        OPC_EmitInteger, MVT::i1, 0, 
/*118300*/        OPC_EmitInteger, MVT::i32, 0, 
/*118303*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*118313*/        OPC_EmitInteger, MVT::i32, 0, 
/*118316*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*118327*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*118334*/        OPC_EmitInteger, MVT::i1, 0, 
/*118337*/        OPC_EmitInteger, MVT::i32, 0, 
/*118340*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*118352*/        OPC_EmitInteger, MVT::i32, 0, 
/*118355*/        OPC_EmitInteger, MVT::i32, 3, 
/*118358*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*118367*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*118376*/        OPC_EmitInteger, MVT::i1, 0, 
/*118379*/        OPC_EmitInteger, MVT::i32, 0, 
/*118382*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*118394*/      /*Scope*/ 13, /*->118408*/
/*118395*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*118398*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118408*/      0, /*End of Scope*/
/*118409*/    /*SwitchType*/ 83, MVT::f32,// ->118494
/*118411*/      OPC_Scope, 66, /*->118479*/ // 2 children in Scope
/*118413*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118415*/        OPC_EmitInteger, MVT::i32, 1, 
/*118418*/        OPC_EmitInteger, MVT::i32, 0, 
/*118421*/        OPC_EmitInteger, MVT::i32, 0, 
/*118424*/        OPC_EmitInteger, MVT::i32, 0, 
/*118427*/        OPC_EmitInteger, MVT::i32, 0, 
/*118430*/        OPC_EmitInteger, MVT::i32, 0, 
/*118433*/        OPC_EmitInteger, MVT::i32, 0, 
/*118436*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118448*/        OPC_EmitInteger, MVT::i32, 1, 
/*118451*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118454*/        OPC_EmitInteger, MVT::i32, 0, 
/*118457*/        OPC_EmitInteger, MVT::i32, 0, 
/*118460*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*118479*/      /*Scope*/ 13, /*->118493*/
/*118480*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*118483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118493*/      0, /*End of Scope*/
/*118494*/    /*SwitchType*/ 13, MVT::f16,// ->118509
/*118496*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*118499*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*118509*/    0, // EndSwitchType
/*118510*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->118569
/*118513*/    OPC_CaptureGlueInput,
/*118514*/    OPC_RecordChild0, // #0 = $vsrc
/*118515*/    OPC_CheckChild0Type, MVT::f32,
/*118517*/    OPC_RecordChild1, // #1 = $attrchan
/*118518*/    OPC_MoveChild1,
/*118519*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118522*/    OPC_CheckType, MVT::i32,
/*118524*/    OPC_MoveParent,
/*118525*/    OPC_RecordChild2, // #2 = $attr
/*118526*/    OPC_MoveChild2,
/*118527*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118530*/    OPC_CheckType, MVT::i32,
/*118532*/    OPC_MoveParent,
/*118533*/    OPC_CheckType, MVT::f32,
/*118535*/    OPC_Scope, 15, /*->118552*/ // 2 children in Scope
/*118537*/      OPC_CheckPatternPredicate, 18, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118539*/      OPC_EmitConvertToTarget, 2,
/*118541*/      OPC_EmitConvertToTarget, 1,
/*118543*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*118552*/    /*Scope*/ 15, /*->118568*/
/*118553*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118555*/      OPC_EmitConvertToTarget, 2,
/*118557*/      OPC_EmitConvertToTarget, 1,
/*118559*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*118568*/    0, /*End of Scope*/
/*118569*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->118613
/*118572*/    OPC_CaptureGlueInput,
/*118573*/    OPC_RecordChild0, // #0 = $src0
/*118574*/    OPC_CheckChild0Type, MVT::f32,
/*118576*/    OPC_RecordChild1, // #1 = $vsrc
/*118577*/    OPC_CheckChild1Type, MVT::f32,
/*118579*/    OPC_RecordChild2, // #2 = $attrchan
/*118580*/    OPC_MoveChild2,
/*118581*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118584*/    OPC_CheckType, MVT::i32,
/*118586*/    OPC_MoveParent,
/*118587*/    OPC_RecordChild3, // #3 = $attr
/*118588*/    OPC_MoveChild3,
/*118589*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118592*/    OPC_CheckType, MVT::i32,
/*118594*/    OPC_MoveParent,
/*118595*/    OPC_CheckType, MVT::f32,
/*118597*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118599*/    OPC_EmitConvertToTarget, 3,
/*118601*/    OPC_EmitConvertToTarget, 2,
/*118603*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*118613*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->119340
/*118617*/    OPC_Scope, 85|128,1/*213*/, /*->118833*/ // 2 children in Scope
/*118620*/      OPC_MoveChild0,
/*118621*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*118624*/      OPC_CheckPredicate, 52, // Predicate_FP_ONE
/*118626*/      OPC_MoveParent,
/*118627*/      OPC_RecordChild1, // #0 = $src
/*118628*/      OPC_CheckType, MVT::f32,
/*118630*/      OPC_Scope, 66, /*->118698*/ // 3 children in Scope
/*118632*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118634*/        OPC_EmitInteger, MVT::i32, 1, 
/*118637*/        OPC_EmitInteger, MVT::i32, 0, 
/*118640*/        OPC_EmitInteger, MVT::i32, 0, 
/*118643*/        OPC_EmitInteger, MVT::i32, 0, 
/*118646*/        OPC_EmitInteger, MVT::i32, 0, 
/*118649*/        OPC_EmitInteger, MVT::i32, 0, 
/*118652*/        OPC_EmitInteger, MVT::i32, 0, 
/*118655*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118667*/        OPC_EmitInteger, MVT::i32, 1, 
/*118670*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118673*/        OPC_EmitInteger, MVT::i32, 0, 
/*118676*/        OPC_EmitInteger, MVT::i32, 0, 
/*118679*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*118698*/      /*Scope*/ 66, /*->118765*/
/*118699*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118701*/        OPC_EmitInteger, MVT::i32, 1, 
/*118704*/        OPC_EmitInteger, MVT::i32, 0, 
/*118707*/        OPC_EmitInteger, MVT::i32, 0, 
/*118710*/        OPC_EmitInteger, MVT::i32, 0, 
/*118713*/        OPC_EmitInteger, MVT::i32, 0, 
/*118716*/        OPC_EmitInteger, MVT::i32, 0, 
/*118719*/        OPC_EmitInteger, MVT::i32, 0, 
/*118722*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118734*/        OPC_EmitInteger, MVT::i32, 1, 
/*118737*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118740*/        OPC_EmitInteger, MVT::i32, 0, 
/*118743*/        OPC_EmitInteger, MVT::i32, 0, 
/*118746*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*118765*/      /*Scope*/ 66, /*->118832*/
/*118766*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*118768*/        OPC_EmitInteger, MVT::i32, 1, 
/*118771*/        OPC_EmitInteger, MVT::i32, 0, 
/*118774*/        OPC_EmitInteger, MVT::i32, 0, 
/*118777*/        OPC_EmitInteger, MVT::i32, 0, 
/*118780*/        OPC_EmitInteger, MVT::i32, 0, 
/*118783*/        OPC_EmitInteger, MVT::i32, 0, 
/*118786*/        OPC_EmitInteger, MVT::i32, 0, 
/*118789*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118801*/        OPC_EmitInteger, MVT::i32, 1, 
/*118804*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118807*/        OPC_EmitInteger, MVT::i32, 0, 
/*118810*/        OPC_EmitInteger, MVT::i32, 0, 
/*118813*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*118832*/      0, /*End of Scope*/
/*118833*/    /*Scope*/ 120|128,3/*504*/, /*->119339*/
/*118835*/      OPC_RecordChild0, // #0 = $src0
/*118836*/      OPC_RecordChild1, // #1 = $src1
/*118837*/      OPC_CheckType, MVT::f32,
/*118839*/      OPC_Scope, 36|128,1/*164*/, /*->119006*/ // 3 children in Scope
/*118842*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118844*/        OPC_EmitInteger, MVT::i32, 0, 
/*118847*/        OPC_EmitInteger, MVT::i32, 0, 
/*118850*/        OPC_EmitInteger, MVT::i32, 1, 
/*118853*/        OPC_EmitInteger, MVT::i32, 0, 
/*118856*/        OPC_EmitInteger, MVT::i32, 0, 
/*118859*/        OPC_EmitInteger, MVT::i32, 0, 
/*118862*/        OPC_EmitInteger, MVT::i32, 0, 
/*118865*/        OPC_EmitInteger, MVT::i32, 0, 
/*118868*/        OPC_EmitInteger, MVT::i32, 0, 
/*118871*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118883*/        OPC_EmitInteger, MVT::i32, 1, 
/*118886*/        OPC_EmitInteger, MVT::i32, 0, 
/*118889*/        OPC_EmitInteger, MVT::i32, 0, 
/*118892*/        OPC_EmitInteger, MVT::i32, 0, 
/*118895*/        OPC_EmitInteger, MVT::i32, 0, 
/*118898*/        OPC_EmitInteger, MVT::i32, 0, 
/*118901*/        OPC_EmitInteger, MVT::i32, 0, 
/*118904*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118916*/        OPC_EmitInteger, MVT::i32, 1, 
/*118919*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118922*/        OPC_EmitInteger, MVT::i32, 0, 
/*118925*/        OPC_EmitInteger, MVT::i32, 0, 
/*118928*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*118947*/        OPC_EmitInteger, MVT::i32, 0, 
/*118950*/        OPC_EmitInteger, MVT::i32, 0, 
/*118953*/        OPC_EmitInteger, MVT::i32, 0, 
/*118956*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118968*/        OPC_EmitInteger, MVT::i32, 1, 
/*118971*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118974*/        OPC_EmitInteger, MVT::i32, 0, 
/*118977*/        OPC_EmitInteger, MVT::i32, 0, 
/*118980*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*119006*/      /*Scope*/ 36|128,1/*164*/, /*->119172*/
/*119008*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*119010*/        OPC_EmitInteger, MVT::i32, 0, 
/*119013*/        OPC_EmitInteger, MVT::i32, 0, 
/*119016*/        OPC_EmitInteger, MVT::i32, 1, 
/*119019*/        OPC_EmitInteger, MVT::i32, 0, 
/*119022*/        OPC_EmitInteger, MVT::i32, 0, 
/*119025*/        OPC_EmitInteger, MVT::i32, 0, 
/*119028*/        OPC_EmitInteger, MVT::i32, 0, 
/*119031*/        OPC_EmitInteger, MVT::i32, 0, 
/*119034*/        OPC_EmitInteger, MVT::i32, 0, 
/*119037*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119049*/        OPC_EmitInteger, MVT::i32, 1, 
/*119052*/        OPC_EmitInteger, MVT::i32, 0, 
/*119055*/        OPC_EmitInteger, MVT::i32, 0, 
/*119058*/        OPC_EmitInteger, MVT::i32, 0, 
/*119061*/        OPC_EmitInteger, MVT::i32, 0, 
/*119064*/        OPC_EmitInteger, MVT::i32, 0, 
/*119067*/        OPC_EmitInteger, MVT::i32, 0, 
/*119070*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119082*/        OPC_EmitInteger, MVT::i32, 1, 
/*119085*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119088*/        OPC_EmitInteger, MVT::i32, 0, 
/*119091*/        OPC_EmitInteger, MVT::i32, 0, 
/*119094*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*119113*/        OPC_EmitInteger, MVT::i32, 0, 
/*119116*/        OPC_EmitInteger, MVT::i32, 0, 
/*119119*/        OPC_EmitInteger, MVT::i32, 0, 
/*119122*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119134*/        OPC_EmitInteger, MVT::i32, 1, 
/*119137*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119140*/        OPC_EmitInteger, MVT::i32, 0, 
/*119143*/        OPC_EmitInteger, MVT::i32, 0, 
/*119146*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*119172*/      /*Scope*/ 36|128,1/*164*/, /*->119338*/
/*119174*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119176*/        OPC_EmitInteger, MVT::i32, 0, 
/*119179*/        OPC_EmitInteger, MVT::i32, 0, 
/*119182*/        OPC_EmitInteger, MVT::i32, 1, 
/*119185*/        OPC_EmitInteger, MVT::i32, 0, 
/*119188*/        OPC_EmitInteger, MVT::i32, 0, 
/*119191*/        OPC_EmitInteger, MVT::i32, 0, 
/*119194*/        OPC_EmitInteger, MVT::i32, 0, 
/*119197*/        OPC_EmitInteger, MVT::i32, 0, 
/*119200*/        OPC_EmitInteger, MVT::i32, 0, 
/*119203*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119215*/        OPC_EmitInteger, MVT::i32, 1, 
/*119218*/        OPC_EmitInteger, MVT::i32, 0, 
/*119221*/        OPC_EmitInteger, MVT::i32, 0, 
/*119224*/        OPC_EmitInteger, MVT::i32, 0, 
/*119227*/        OPC_EmitInteger, MVT::i32, 0, 
/*119230*/        OPC_EmitInteger, MVT::i32, 0, 
/*119233*/        OPC_EmitInteger, MVT::i32, 0, 
/*119236*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119248*/        OPC_EmitInteger, MVT::i32, 1, 
/*119251*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119254*/        OPC_EmitInteger, MVT::i32, 0, 
/*119257*/        OPC_EmitInteger, MVT::i32, 0, 
/*119260*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*119279*/        OPC_EmitInteger, MVT::i32, 0, 
/*119282*/        OPC_EmitInteger, MVT::i32, 0, 
/*119285*/        OPC_EmitInteger, MVT::i32, 0, 
/*119288*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119300*/        OPC_EmitInteger, MVT::i32, 1, 
/*119303*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119306*/        OPC_EmitInteger, MVT::i32, 0, 
/*119309*/        OPC_EmitInteger, MVT::i32, 0, 
/*119312*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*119338*/      0, /*End of Scope*/
/*119339*/    0, /*End of Scope*/
/*119340*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->119838
/*119344*/    OPC_Scope, 107|128,1/*235*/, /*->119582*/ // 2 children in Scope
/*119347*/      OPC_MoveChild0,
/*119348*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*119351*/      OPC_RecordChild0, // #0 = $src
/*119352*/      OPC_MoveParent,
/*119353*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->119570
/*119357*/        OPC_Scope, 66, /*->119425*/ // 4 children in Scope
/*119359*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*119361*/          OPC_EmitInteger, MVT::i32, 1, 
/*119364*/          OPC_EmitInteger, MVT::i32, 0, 
/*119367*/          OPC_EmitInteger, MVT::i32, 0, 
/*119370*/          OPC_EmitInteger, MVT::i32, 0, 
/*119373*/          OPC_EmitInteger, MVT::i32, 0, 
/*119376*/          OPC_EmitInteger, MVT::i32, 0, 
/*119379*/          OPC_EmitInteger, MVT::i32, 0, 
/*119382*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119394*/          OPC_EmitInteger, MVT::i32, 1, 
/*119397*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119400*/          OPC_EmitInteger, MVT::i32, 0, 
/*119403*/          OPC_EmitInteger, MVT::i32, 0, 
/*119406*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*119425*/        /*Scope*/ 66, /*->119492*/
/*119426*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*119428*/          OPC_EmitInteger, MVT::i32, 1, 
/*119431*/          OPC_EmitInteger, MVT::i32, 0, 
/*119434*/          OPC_EmitInteger, MVT::i32, 0, 
/*119437*/          OPC_EmitInteger, MVT::i32, 0, 
/*119440*/          OPC_EmitInteger, MVT::i32, 0, 
/*119443*/          OPC_EmitInteger, MVT::i32, 0, 
/*119446*/          OPC_EmitInteger, MVT::i32, 0, 
/*119449*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119461*/          OPC_EmitInteger, MVT::i32, 1, 
/*119464*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119467*/          OPC_EmitInteger, MVT::i32, 0, 
/*119470*/          OPC_EmitInteger, MVT::i32, 0, 
/*119473*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*119492*/        /*Scope*/ 66, /*->119559*/
/*119493*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119495*/          OPC_EmitInteger, MVT::i32, 1, 
/*119498*/          OPC_EmitInteger, MVT::i32, 0, 
/*119501*/          OPC_EmitInteger, MVT::i32, 0, 
/*119504*/          OPC_EmitInteger, MVT::i32, 0, 
/*119507*/          OPC_EmitInteger, MVT::i32, 0, 
/*119510*/          OPC_EmitInteger, MVT::i32, 0, 
/*119513*/          OPC_EmitInteger, MVT::i32, 0, 
/*119516*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119528*/          OPC_EmitInteger, MVT::i32, 1, 
/*119531*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119534*/          OPC_EmitInteger, MVT::i32, 0, 
/*119537*/          OPC_EmitInteger, MVT::i32, 0, 
/*119540*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*119559*/        /*Scope*/ 9, /*->119569*/
/*119560*/          OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*119562*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*119569*/        0, /*End of Scope*/
/*119570*/      /*SwitchType*/ 9, MVT::f64,// ->119581
/*119572*/        OPC_CheckPatternPredicate, 16, // (TM.Options.UnsafeFPMath)
/*119574*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*119581*/      0, // EndSwitchType
/*119582*/    /*Scope*/ 125|128,1/*253*/, /*->119837*/
/*119584*/      OPC_RecordChild0, // #0 = $src0
/*119585*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->119806
/*119589*/        OPC_Scope, 66, /*->119657*/ // 4 children in Scope
/*119591*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*119593*/          OPC_EmitInteger, MVT::i32, 1, 
/*119596*/          OPC_EmitInteger, MVT::i32, 0, 
/*119599*/          OPC_EmitInteger, MVT::i32, 0, 
/*119602*/          OPC_EmitInteger, MVT::i32, 0, 
/*119605*/          OPC_EmitInteger, MVT::i32, 0, 
/*119608*/          OPC_EmitInteger, MVT::i32, 0, 
/*119611*/          OPC_EmitInteger, MVT::i32, 0, 
/*119614*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119626*/          OPC_EmitInteger, MVT::i32, 1, 
/*119629*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119632*/          OPC_EmitInteger, MVT::i32, 0, 
/*119635*/          OPC_EmitInteger, MVT::i32, 0, 
/*119638*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*119657*/        /*Scope*/ 66, /*->119724*/
/*119658*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*119660*/          OPC_EmitInteger, MVT::i32, 1, 
/*119663*/          OPC_EmitInteger, MVT::i32, 0, 
/*119666*/          OPC_EmitInteger, MVT::i32, 0, 
/*119669*/          OPC_EmitInteger, MVT::i32, 0, 
/*119672*/          OPC_EmitInteger, MVT::i32, 0, 
/*119675*/          OPC_EmitInteger, MVT::i32, 0, 
/*119678*/          OPC_EmitInteger, MVT::i32, 0, 
/*119681*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119693*/          OPC_EmitInteger, MVT::i32, 1, 
/*119696*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119699*/          OPC_EmitInteger, MVT::i32, 0, 
/*119702*/          OPC_EmitInteger, MVT::i32, 0, 
/*119705*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*119724*/        /*Scope*/ 66, /*->119791*/
/*119725*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119727*/          OPC_EmitInteger, MVT::i32, 1, 
/*119730*/          OPC_EmitInteger, MVT::i32, 0, 
/*119733*/          OPC_EmitInteger, MVT::i32, 0, 
/*119736*/          OPC_EmitInteger, MVT::i32, 0, 
/*119739*/          OPC_EmitInteger, MVT::i32, 0, 
/*119742*/          OPC_EmitInteger, MVT::i32, 0, 
/*119745*/          OPC_EmitInteger, MVT::i32, 0, 
/*119748*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119760*/          OPC_EmitInteger, MVT::i32, 1, 
/*119763*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119766*/          OPC_EmitInteger, MVT::i32, 0, 
/*119769*/          OPC_EmitInteger, MVT::i32, 0, 
/*119772*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*119791*/        /*Scope*/ 13, /*->119805*/
/*119792*/          OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119795*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119805*/        0, /*End of Scope*/
/*119806*/      /*SwitchType*/ 13, MVT::f64,// ->119821
/*119808*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119811*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119821*/      /*SwitchType*/ 13, MVT::f16,// ->119836
/*119823*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119836*/      0, // EndSwitchType
/*119837*/    0, /*End of Scope*/
/*119838*/  /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ISD::FNEG),// ->120110
/*119842*/    OPC_Scope, 0|128,1/*128*/, /*->119973*/ // 2 children in Scope
/*119845*/      OPC_MoveChild0,
/*119846*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*119849*/      OPC_RecordChild0, // #0 = $src
/*119850*/      OPC_MoveParent,
/*119851*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->119879
/*119854*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119856*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119863*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119870*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*119879*/      /*SwitchType*/ 23, MVT::f16,// ->119904
/*119881*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119883*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*119888*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119895*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*119904*/      /*SwitchType*/ 66, MVT::f64,// ->119972
/*119906*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119908*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*119911*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119914*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*119922*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*119925*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119928*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*119936*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119943*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*119950*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*119958*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*119961*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*119972*/      0, // EndSwitchType
/*119973*/    /*Scope*/ 6|128,1/*134*/, /*->120109*/
/*119975*/      OPC_RecordChild0, // #0 = $src
/*119976*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->120016
/*119979*/        OPC_Scope, 24, /*->120005*/ // 2 children in Scope
/*119981*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119983*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*119990*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*119997*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*120005*/        /*Scope*/ 9, /*->120015*/
/*120006*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120008*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*120015*/        0, /*End of Scope*/
/*120016*/      /*SwitchType*/ 22, MVT::f16,// ->120040
/*120018*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120020*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*120025*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*120032*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*120040*/      /*SwitchType*/ 66, MVT::f64,// ->120108
/*120042*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120044*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*120047*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120050*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*120058*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120061*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120064*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*120072*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*120079*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*120086*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*120094*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120097*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*120108*/      0, // EndSwitchType
/*120109*/    0, /*End of Scope*/
/*120110*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->120210
/*120113*/    OPC_RecordNode, // #0 = $imm
/*120114*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->120159
/*120117*/      OPC_Scope, 14, /*->120133*/ // 3 children in Scope
/*120119*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1395
/*120121*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120123*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*120126*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1395>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*120133*/      /*Scope*/ 12, /*->120146*/
/*120134*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120136*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*120139*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*120146*/      /*Scope*/ 11, /*->120158*/
/*120147*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120149*/        OPC_EmitConvertToTarget, 0,
/*120151*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*120158*/      0, /*End of Scope*/
/*120159*/    /*SwitchType*/ 30, MVT::f16,// ->120191
/*120161*/      OPC_Scope, 14, /*->120177*/ // 2 children in Scope
/*120163*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1398
/*120165*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120167*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*120170*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1398>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*120177*/      /*Scope*/ 12, /*->120190*/
/*120178*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120180*/        OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*120183*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*120190*/      0, /*End of Scope*/
/*120191*/    /*SwitchType*/ 16, MVT::f64,// ->120209
/*120193*/      OPC_CheckPredicate, 70, // Predicate_anonymous_1407
/*120195*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120197*/      OPC_EmitConvertToTarget, 0,
/*120199*/      OPC_EmitNodeXForm, 8, 1, // bitcast_fpimm_to_i64
/*120202*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1407>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1408>>:$imm))
/*120209*/    0, // EndSwitchType
/*120210*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMUL),// ->120446
/*120214*/    OPC_RecordChild0, // #0 = $src0
/*120215*/    OPC_RecordChild1, // #1 = $src1
/*120216*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->120361
/*120220*/      OPC_Scope, 100, /*->120322*/ // 3 children in Scope
/*120222*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120224*/        OPC_EmitInteger, MVT::i32, 0, 
/*120227*/        OPC_EmitInteger, MVT::i32, 0, 
/*120230*/        OPC_EmitInteger, MVT::i32, 1, 
/*120233*/        OPC_EmitInteger, MVT::i32, 0, 
/*120236*/        OPC_EmitInteger, MVT::i32, 0, 
/*120239*/        OPC_EmitInteger, MVT::i32, 0, 
/*120242*/        OPC_EmitInteger, MVT::i32, 0, 
/*120245*/        OPC_EmitInteger, MVT::i32, 0, 
/*120248*/        OPC_EmitInteger, MVT::i32, 0, 
/*120251*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120263*/        OPC_EmitInteger, MVT::i32, 0, 
/*120266*/        OPC_EmitInteger, MVT::i32, 0, 
/*120269*/        OPC_EmitInteger, MVT::i32, 0, 
/*120272*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120284*/        OPC_EmitInteger, MVT::i32, 1, 
/*120287*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120290*/        OPC_EmitInteger, MVT::i32, 0, 
/*120293*/        OPC_EmitInteger, MVT::i32, 0, 
/*120296*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120322*/      /*Scope*/ 18, /*->120341*/
/*120323*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120326*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120329*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120341*/      /*Scope*/ 18, /*->120360*/
/*120342*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120345*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120348*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120360*/      0, /*End of Scope*/
/*120361*/    /*SwitchType*/ 40, MVT::f16,// ->120403
/*120363*/      OPC_Scope, 18, /*->120383*/ // 2 children in Scope
/*120365*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120368*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120371*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120383*/      /*Scope*/ 18, /*->120402*/
/*120384*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120387*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120390*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120402*/      0, /*End of Scope*/
/*120403*/    /*SwitchType*/ 40, MVT::f64,// ->120445
/*120405*/      OPC_Scope, 18, /*->120425*/ // 2 children in Scope
/*120407*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120410*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120413*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120425*/      /*Scope*/ 18, /*->120444*/
/*120426*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120429*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120432*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120444*/      0, /*End of Scope*/
/*120445*/    0, // EndSwitchType
/*120446*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->120575
/*120449*/    OPC_RecordChild0, // #0 = $src0
/*120450*/    OPC_RecordChild1, // #1 = $src1
/*120451*/    OPC_CheckType, MVT::f32,
/*120453*/    OPC_Scope, 100, /*->120555*/ // 2 children in Scope
/*120455*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120457*/      OPC_EmitInteger, MVT::i32, 0, 
/*120460*/      OPC_EmitInteger, MVT::i32, 0, 
/*120463*/      OPC_EmitInteger, MVT::i32, 1, 
/*120466*/      OPC_EmitInteger, MVT::i32, 0, 
/*120469*/      OPC_EmitInteger, MVT::i32, 0, 
/*120472*/      OPC_EmitInteger, MVT::i32, 0, 
/*120475*/      OPC_EmitInteger, MVT::i32, 0, 
/*120478*/      OPC_EmitInteger, MVT::i32, 0, 
/*120481*/      OPC_EmitInteger, MVT::i32, 0, 
/*120484*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120496*/      OPC_EmitInteger, MVT::i32, 0, 
/*120499*/      OPC_EmitInteger, MVT::i32, 0, 
/*120502*/      OPC_EmitInteger, MVT::i32, 0, 
/*120505*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120517*/      OPC_EmitInteger, MVT::i32, 1, 
/*120520*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120523*/      OPC_EmitInteger, MVT::i32, 0, 
/*120526*/      OPC_EmitInteger, MVT::i32, 0, 
/*120529*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120555*/    /*Scope*/ 18, /*->120574*/
/*120556*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120559*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120562*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120574*/    0, /*End of Scope*/
/*120575*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->120704
/*120578*/    OPC_RecordChild0, // #0 = $src0
/*120579*/    OPC_RecordChild1, // #1 = $src1
/*120580*/    OPC_CheckType, MVT::f32,
/*120582*/    OPC_Scope, 100, /*->120684*/ // 2 children in Scope
/*120584*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120586*/      OPC_EmitInteger, MVT::i32, 0, 
/*120589*/      OPC_EmitInteger, MVT::i32, 0, 
/*120592*/      OPC_EmitInteger, MVT::i32, 1, 
/*120595*/      OPC_EmitInteger, MVT::i32, 0, 
/*120598*/      OPC_EmitInteger, MVT::i32, 0, 
/*120601*/      OPC_EmitInteger, MVT::i32, 0, 
/*120604*/      OPC_EmitInteger, MVT::i32, 0, 
/*120607*/      OPC_EmitInteger, MVT::i32, 0, 
/*120610*/      OPC_EmitInteger, MVT::i32, 0, 
/*120613*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120625*/      OPC_EmitInteger, MVT::i32, 0, 
/*120628*/      OPC_EmitInteger, MVT::i32, 0, 
/*120631*/      OPC_EmitInteger, MVT::i32, 0, 
/*120634*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120646*/      OPC_EmitInteger, MVT::i32, 1, 
/*120649*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120652*/      OPC_EmitInteger, MVT::i32, 0, 
/*120655*/      OPC_EmitInteger, MVT::i32, 0, 
/*120658*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120684*/    /*Scope*/ 18, /*->120703*/
/*120685*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120688*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120691*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120703*/    0, /*End of Scope*/
/*120704*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMAXNUM),// ->120940
/*120708*/    OPC_RecordChild0, // #0 = $src0
/*120709*/    OPC_RecordChild1, // #1 = $src1
/*120710*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->120855
/*120714*/      OPC_Scope, 100, /*->120816*/ // 3 children in Scope
/*120716*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120718*/        OPC_EmitInteger, MVT::i32, 0, 
/*120721*/        OPC_EmitInteger, MVT::i32, 0, 
/*120724*/        OPC_EmitInteger, MVT::i32, 1, 
/*120727*/        OPC_EmitInteger, MVT::i32, 0, 
/*120730*/        OPC_EmitInteger, MVT::i32, 0, 
/*120733*/        OPC_EmitInteger, MVT::i32, 0, 
/*120736*/        OPC_EmitInteger, MVT::i32, 0, 
/*120739*/        OPC_EmitInteger, MVT::i32, 0, 
/*120742*/        OPC_EmitInteger, MVT::i32, 0, 
/*120745*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120757*/        OPC_EmitInteger, MVT::i32, 0, 
/*120760*/        OPC_EmitInteger, MVT::i32, 0, 
/*120763*/        OPC_EmitInteger, MVT::i32, 0, 
/*120766*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120778*/        OPC_EmitInteger, MVT::i32, 1, 
/*120781*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120784*/        OPC_EmitInteger, MVT::i32, 0, 
/*120787*/        OPC_EmitInteger, MVT::i32, 0, 
/*120790*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120816*/      /*Scope*/ 18, /*->120835*/
/*120817*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120820*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120823*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120835*/      /*Scope*/ 18, /*->120854*/
/*120836*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120839*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120842*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120854*/      0, /*End of Scope*/
/*120855*/    /*SwitchType*/ 40, MVT::f16,// ->120897
/*120857*/      OPC_Scope, 18, /*->120877*/ // 2 children in Scope
/*120859*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120862*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120865*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120877*/      /*Scope*/ 18, /*->120896*/
/*120878*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120881*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120884*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120896*/      0, /*End of Scope*/
/*120897*/    /*SwitchType*/ 40, MVT::f64,// ->120939
/*120899*/      OPC_Scope, 18, /*->120919*/ // 2 children in Scope
/*120901*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120904*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120907*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120919*/      /*Scope*/ 18, /*->120938*/
/*120920*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120923*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120926*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120938*/      0, /*End of Scope*/
/*120939*/    0, // EndSwitchType
/*120940*/  /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMINNUM),// ->121176
/*120944*/    OPC_RecordChild0, // #0 = $src0
/*120945*/    OPC_RecordChild1, // #1 = $src1
/*120946*/    OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->121091
/*120950*/      OPC_Scope, 100, /*->121052*/ // 3 children in Scope
/*120952*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120954*/        OPC_EmitInteger, MVT::i32, 0, 
/*120957*/        OPC_EmitInteger, MVT::i32, 0, 
/*120960*/        OPC_EmitInteger, MVT::i32, 1, 
/*120963*/        OPC_EmitInteger, MVT::i32, 0, 
/*120966*/        OPC_EmitInteger, MVT::i32, 0, 
/*120969*/        OPC_EmitInteger, MVT::i32, 0, 
/*120972*/        OPC_EmitInteger, MVT::i32, 0, 
/*120975*/        OPC_EmitInteger, MVT::i32, 0, 
/*120978*/        OPC_EmitInteger, MVT::i32, 0, 
/*120981*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120993*/        OPC_EmitInteger, MVT::i32, 0, 
/*120996*/        OPC_EmitInteger, MVT::i32, 0, 
/*120999*/        OPC_EmitInteger, MVT::i32, 0, 
/*121002*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121014*/        OPC_EmitInteger, MVT::i32, 1, 
/*121017*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121020*/        OPC_EmitInteger, MVT::i32, 0, 
/*121023*/        OPC_EmitInteger, MVT::i32, 0, 
/*121026*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*121052*/      /*Scope*/ 18, /*->121071*/
/*121053*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121056*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121059*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121071*/      /*Scope*/ 18, /*->121090*/
/*121072*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121075*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121078*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121090*/      0, /*End of Scope*/
/*121091*/    /*SwitchType*/ 40, MVT::f16,// ->121133
/*121093*/      OPC_Scope, 18, /*->121113*/ // 2 children in Scope
/*121095*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121098*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121101*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121113*/      /*Scope*/ 18, /*->121132*/
/*121114*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121117*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121120*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121132*/      0, /*End of Scope*/
/*121133*/    /*SwitchType*/ 40, MVT::f64,// ->121175
/*121135*/      OPC_Scope, 18, /*->121155*/ // 2 children in Scope
/*121137*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121140*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121143*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121155*/      /*Scope*/ 18, /*->121174*/
/*121156*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121159*/        OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121162*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121174*/      0, /*End of Scope*/
/*121175*/    0, // EndSwitchType
/*121176*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->121297
/*121179*/    OPC_RecordChild0, // #0 = $src0
/*121180*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->121266
/*121183*/      OPC_Scope, 66, /*->121251*/ // 2 children in Scope
/*121185*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121187*/        OPC_EmitInteger, MVT::i32, 1, 
/*121190*/        OPC_EmitInteger, MVT::i32, 0, 
/*121193*/        OPC_EmitInteger, MVT::i32, 0, 
/*121196*/        OPC_EmitInteger, MVT::i32, 0, 
/*121199*/        OPC_EmitInteger, MVT::i32, 0, 
/*121202*/        OPC_EmitInteger, MVT::i32, 0, 
/*121205*/        OPC_EmitInteger, MVT::i32, 0, 
/*121208*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121220*/        OPC_EmitInteger, MVT::i32, 1, 
/*121223*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121226*/        OPC_EmitInteger, MVT::i32, 0, 
/*121229*/        OPC_EmitInteger, MVT::i32, 0, 
/*121232*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*121251*/      /*Scope*/ 13, /*->121265*/
/*121252*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121255*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121265*/      0, /*End of Scope*/
/*121266*/    /*SwitchType*/ 13, MVT::f64,// ->121281
/*121268*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121271*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121281*/    /*SwitchType*/ 13, MVT::f16,// ->121296
/*121283*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121286*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121296*/    0, // EndSwitchType
/*121297*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->121418
/*121300*/    OPC_RecordChild0, // #0 = $src0
/*121301*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->121387
/*121304*/      OPC_Scope, 66, /*->121372*/ // 2 children in Scope
/*121306*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121308*/        OPC_EmitInteger, MVT::i32, 1, 
/*121311*/        OPC_EmitInteger, MVT::i32, 0, 
/*121314*/        OPC_EmitInteger, MVT::i32, 0, 
/*121317*/        OPC_EmitInteger, MVT::i32, 0, 
/*121320*/        OPC_EmitInteger, MVT::i32, 0, 
/*121323*/        OPC_EmitInteger, MVT::i32, 0, 
/*121326*/        OPC_EmitInteger, MVT::i32, 0, 
/*121329*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121341*/        OPC_EmitInteger, MVT::i32, 1, 
/*121344*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121347*/        OPC_EmitInteger, MVT::i32, 0, 
/*121350*/        OPC_EmitInteger, MVT::i32, 0, 
/*121353*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*121372*/      /*Scope*/ 13, /*->121386*/
/*121373*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121376*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121386*/      0, /*End of Scope*/
/*121387*/    /*SwitchType*/ 13, MVT::f64,// ->121402
/*121389*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121392*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121402*/    /*SwitchType*/ 13, MVT::f16,// ->121417
/*121404*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121407*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121417*/    0, // EndSwitchType
/*121418*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->121539
/*121421*/    OPC_RecordChild0, // #0 = $src0
/*121422*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->121508
/*121425*/      OPC_Scope, 66, /*->121493*/ // 2 children in Scope
/*121427*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121429*/        OPC_EmitInteger, MVT::i32, 1, 
/*121432*/        OPC_EmitInteger, MVT::i32, 0, 
/*121435*/        OPC_EmitInteger, MVT::i32, 0, 
/*121438*/        OPC_EmitInteger, MVT::i32, 0, 
/*121441*/        OPC_EmitInteger, MVT::i32, 0, 
/*121444*/        OPC_EmitInteger, MVT::i32, 0, 
/*121447*/        OPC_EmitInteger, MVT::i32, 0, 
/*121450*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121462*/        OPC_EmitInteger, MVT::i32, 1, 
/*121465*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121468*/        OPC_EmitInteger, MVT::i32, 0, 
/*121471*/        OPC_EmitInteger, MVT::i32, 0, 
/*121474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*121493*/      /*Scope*/ 13, /*->121507*/
/*121494*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121497*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121507*/      0, /*End of Scope*/
/*121508*/    /*SwitchType*/ 13, MVT::f64,// ->121523
/*121510*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121513*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121523*/    /*SwitchType*/ 13, MVT::f16,// ->121538
/*121525*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121528*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121538*/    0, // EndSwitchType
/*121539*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->121660
/*121542*/    OPC_RecordChild0, // #0 = $src0
/*121543*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->121629
/*121546*/      OPC_Scope, 66, /*->121614*/ // 2 children in Scope
/*121548*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121550*/        OPC_EmitInteger, MVT::i32, 1, 
/*121553*/        OPC_EmitInteger, MVT::i32, 0, 
/*121556*/        OPC_EmitInteger, MVT::i32, 0, 
/*121559*/        OPC_EmitInteger, MVT::i32, 0, 
/*121562*/        OPC_EmitInteger, MVT::i32, 0, 
/*121565*/        OPC_EmitInteger, MVT::i32, 0, 
/*121568*/        OPC_EmitInteger, MVT::i32, 0, 
/*121571*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121583*/        OPC_EmitInteger, MVT::i32, 1, 
/*121586*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121589*/        OPC_EmitInteger, MVT::i32, 0, 
/*121592*/        OPC_EmitInteger, MVT::i32, 0, 
/*121595*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*121614*/      /*Scope*/ 13, /*->121628*/
/*121615*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121618*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121628*/      0, /*End of Scope*/
/*121629*/    /*SwitchType*/ 13, MVT::f64,// ->121644
/*121631*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121634*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121644*/    /*SwitchType*/ 13, MVT::f16,// ->121659
/*121646*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*121649*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*121659*/    0, // EndSwitchType
/*121660*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->122010
/*121664*/    OPC_RecordChild0, // #0 = $src0_X
/*121665*/    OPC_RecordChild1, // #1 = $src1_X
/*121666*/    OPC_RecordChild2, // #2 = $src0_Y
/*121667*/    OPC_RecordChild3, // #3 = $src1_Y
/*121668*/    OPC_RecordChild4, // #4 = $src0_Z
/*121669*/    OPC_RecordChild5, // #5 = $src1_Z
/*121670*/    OPC_RecordChild6, // #6 = $src0_W
/*121671*/    OPC_RecordChild7, // #7 = $src1_W
/*121672*/    OPC_CheckType, MVT::f32,
/*121674*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121676*/    OPC_EmitInteger, MVT::i32, 0, 
/*121679*/    OPC_EmitInteger, MVT::i32, 0, 
/*121682*/    OPC_EmitInteger, MVT::i32, 1, 
/*121685*/    OPC_EmitInteger, MVT::i32, 0, 
/*121688*/    OPC_EmitInteger, MVT::i32, 0, 
/*121691*/    OPC_EmitInteger, MVT::i32, 0, 
/*121694*/    OPC_EmitInteger, MVT::i32, 0, 
/*121697*/    OPC_EmitInteger, MVT::i32, 0, 
/*121700*/    OPC_EmitInteger, MVT::i32, 0, 
/*121703*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121715*/    OPC_EmitInteger, MVT::i32, 0, 
/*121718*/    OPC_EmitInteger, MVT::i32, 0, 
/*121721*/    OPC_EmitInteger, MVT::i32, 0, 
/*121724*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121736*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121739*/    OPC_EmitInteger, MVT::i32, 0, 
/*121742*/    OPC_EmitInteger, MVT::i32, 0, 
/*121745*/    OPC_EmitInteger, MVT::i32, 1, 
/*121748*/    OPC_EmitInteger, MVT::i32, 0, 
/*121751*/    OPC_EmitInteger, MVT::i32, 0, 
/*121754*/    OPC_EmitInteger, MVT::i32, 0, 
/*121757*/    OPC_EmitInteger, MVT::i32, 0, 
/*121760*/    OPC_EmitInteger, MVT::i32, 0, 
/*121763*/    OPC_EmitInteger, MVT::i32, 0, 
/*121766*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121778*/    OPC_EmitInteger, MVT::i32, 0, 
/*121781*/    OPC_EmitInteger, MVT::i32, 0, 
/*121784*/    OPC_EmitInteger, MVT::i32, 0, 
/*121787*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121799*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121802*/    OPC_EmitInteger, MVT::i32, 0, 
/*121805*/    OPC_EmitInteger, MVT::i32, 0, 
/*121808*/    OPC_EmitInteger, MVT::i32, 1, 
/*121811*/    OPC_EmitInteger, MVT::i32, 0, 
/*121814*/    OPC_EmitInteger, MVT::i32, 0, 
/*121817*/    OPC_EmitInteger, MVT::i32, 0, 
/*121820*/    OPC_EmitInteger, MVT::i32, 0, 
/*121823*/    OPC_EmitInteger, MVT::i32, 0, 
/*121826*/    OPC_EmitInteger, MVT::i32, 0, 
/*121829*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121841*/    OPC_EmitInteger, MVT::i32, 0, 
/*121844*/    OPC_EmitInteger, MVT::i32, 0, 
/*121847*/    OPC_EmitInteger, MVT::i32, 0, 
/*121850*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121862*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121865*/    OPC_EmitInteger, MVT::i32, 0, 
/*121868*/    OPC_EmitInteger, MVT::i32, 0, 
/*121871*/    OPC_EmitInteger, MVT::i32, 1, 
/*121874*/    OPC_EmitInteger, MVT::i32, 0, 
/*121877*/    OPC_EmitInteger, MVT::i32, 0, 
/*121880*/    OPC_EmitInteger, MVT::i32, 0, 
/*121883*/    OPC_EmitInteger, MVT::i32, 0, 
/*121886*/    OPC_EmitInteger, MVT::i32, 0, 
/*121889*/    OPC_EmitInteger, MVT::i32, 0, 
/*121892*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121904*/    OPC_EmitInteger, MVT::i32, 0, 
/*121907*/    OPC_EmitInteger, MVT::i32, 0, 
/*121910*/    OPC_EmitInteger, MVT::i32, 0, 
/*121913*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121925*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121928*/    OPC_EmitInteger, MVT::i32, 0, 
/*121931*/    OPC_EmitInteger, MVT::i32, 0, 
/*121934*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*122010*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->122252
/*122014*/    OPC_RecordChild0, // #0 = $src0
/*122015*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->122236
/*122019*/      OPC_Scope, 66, /*->122087*/ // 4 children in Scope
/*122021*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122023*/        OPC_EmitInteger, MVT::i32, 1, 
/*122026*/        OPC_EmitInteger, MVT::i32, 0, 
/*122029*/        OPC_EmitInteger, MVT::i32, 0, 
/*122032*/        OPC_EmitInteger, MVT::i32, 0, 
/*122035*/        OPC_EmitInteger, MVT::i32, 0, 
/*122038*/        OPC_EmitInteger, MVT::i32, 0, 
/*122041*/        OPC_EmitInteger, MVT::i32, 0, 
/*122044*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122056*/        OPC_EmitInteger, MVT::i32, 1, 
/*122059*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122062*/        OPC_EmitInteger, MVT::i32, 0, 
/*122065*/        OPC_EmitInteger, MVT::i32, 0, 
/*122068*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*122087*/      /*Scope*/ 66, /*->122154*/
/*122088*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*122090*/        OPC_EmitInteger, MVT::i32, 1, 
/*122093*/        OPC_EmitInteger, MVT::i32, 0, 
/*122096*/        OPC_EmitInteger, MVT::i32, 0, 
/*122099*/        OPC_EmitInteger, MVT::i32, 0, 
/*122102*/        OPC_EmitInteger, MVT::i32, 0, 
/*122105*/        OPC_EmitInteger, MVT::i32, 0, 
/*122108*/        OPC_EmitInteger, MVT::i32, 0, 
/*122111*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122123*/        OPC_EmitInteger, MVT::i32, 1, 
/*122126*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122129*/        OPC_EmitInteger, MVT::i32, 0, 
/*122132*/        OPC_EmitInteger, MVT::i32, 0, 
/*122135*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*122154*/      /*Scope*/ 66, /*->122221*/
/*122155*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*122157*/        OPC_EmitInteger, MVT::i32, 1, 
/*122160*/        OPC_EmitInteger, MVT::i32, 0, 
/*122163*/        OPC_EmitInteger, MVT::i32, 0, 
/*122166*/        OPC_EmitInteger, MVT::i32, 0, 
/*122169*/        OPC_EmitInteger, MVT::i32, 0, 
/*122172*/        OPC_EmitInteger, MVT::i32, 0, 
/*122175*/        OPC_EmitInteger, MVT::i32, 0, 
/*122178*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122190*/        OPC_EmitInteger, MVT::i32, 1, 
/*122193*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122196*/        OPC_EmitInteger, MVT::i32, 0, 
/*122199*/        OPC_EmitInteger, MVT::i32, 0, 
/*122202*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*122221*/      /*Scope*/ 13, /*->122235*/
/*122222*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122225*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122235*/      0, /*End of Scope*/
/*122236*/    /*SwitchType*/ 13, MVT::f16,// ->122251
/*122238*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122241*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122251*/    0, // EndSwitchType
/*122252*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->122494
/*122256*/    OPC_RecordChild0, // #0 = $src0
/*122257*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->122478
/*122261*/      OPC_Scope, 66, /*->122329*/ // 4 children in Scope
/*122263*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122265*/        OPC_EmitInteger, MVT::i32, 1, 
/*122268*/        OPC_EmitInteger, MVT::i32, 0, 
/*122271*/        OPC_EmitInteger, MVT::i32, 0, 
/*122274*/        OPC_EmitInteger, MVT::i32, 0, 
/*122277*/        OPC_EmitInteger, MVT::i32, 0, 
/*122280*/        OPC_EmitInteger, MVT::i32, 0, 
/*122283*/        OPC_EmitInteger, MVT::i32, 0, 
/*122286*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122298*/        OPC_EmitInteger, MVT::i32, 1, 
/*122301*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122304*/        OPC_EmitInteger, MVT::i32, 0, 
/*122307*/        OPC_EmitInteger, MVT::i32, 0, 
/*122310*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*122329*/      /*Scope*/ 66, /*->122396*/
/*122330*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*122332*/        OPC_EmitInteger, MVT::i32, 1, 
/*122335*/        OPC_EmitInteger, MVT::i32, 0, 
/*122338*/        OPC_EmitInteger, MVT::i32, 0, 
/*122341*/        OPC_EmitInteger, MVT::i32, 0, 
/*122344*/        OPC_EmitInteger, MVT::i32, 0, 
/*122347*/        OPC_EmitInteger, MVT::i32, 0, 
/*122350*/        OPC_EmitInteger, MVT::i32, 0, 
/*122353*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122365*/        OPC_EmitInteger, MVT::i32, 1, 
/*122368*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122371*/        OPC_EmitInteger, MVT::i32, 0, 
/*122374*/        OPC_EmitInteger, MVT::i32, 0, 
/*122377*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*122396*/      /*Scope*/ 66, /*->122463*/
/*122397*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*122399*/        OPC_EmitInteger, MVT::i32, 1, 
/*122402*/        OPC_EmitInteger, MVT::i32, 0, 
/*122405*/        OPC_EmitInteger, MVT::i32, 0, 
/*122408*/        OPC_EmitInteger, MVT::i32, 0, 
/*122411*/        OPC_EmitInteger, MVT::i32, 0, 
/*122414*/        OPC_EmitInteger, MVT::i32, 0, 
/*122417*/        OPC_EmitInteger, MVT::i32, 0, 
/*122420*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122432*/        OPC_EmitInteger, MVT::i32, 1, 
/*122435*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122438*/        OPC_EmitInteger, MVT::i32, 0, 
/*122441*/        OPC_EmitInteger, MVT::i32, 0, 
/*122444*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*122463*/      /*Scope*/ 13, /*->122477*/
/*122464*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122467*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122477*/      0, /*End of Scope*/
/*122478*/    /*SwitchType*/ 13, MVT::f16,// ->122493
/*122480*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122483*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122493*/    0, // EndSwitchType
/*122494*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->122736
/*122498*/    OPC_RecordChild0, // #0 = $src0
/*122499*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->122720
/*122503*/      OPC_Scope, 66, /*->122571*/ // 4 children in Scope
/*122505*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122507*/        OPC_EmitInteger, MVT::i32, 1, 
/*122510*/        OPC_EmitInteger, MVT::i32, 0, 
/*122513*/        OPC_EmitInteger, MVT::i32, 0, 
/*122516*/        OPC_EmitInteger, MVT::i32, 0, 
/*122519*/        OPC_EmitInteger, MVT::i32, 0, 
/*122522*/        OPC_EmitInteger, MVT::i32, 0, 
/*122525*/        OPC_EmitInteger, MVT::i32, 0, 
/*122528*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122540*/        OPC_EmitInteger, MVT::i32, 1, 
/*122543*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122546*/        OPC_EmitInteger, MVT::i32, 0, 
/*122549*/        OPC_EmitInteger, MVT::i32, 0, 
/*122552*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*122571*/      /*Scope*/ 66, /*->122638*/
/*122572*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*122574*/        OPC_EmitInteger, MVT::i32, 1, 
/*122577*/        OPC_EmitInteger, MVT::i32, 0, 
/*122580*/        OPC_EmitInteger, MVT::i32, 0, 
/*122583*/        OPC_EmitInteger, MVT::i32, 0, 
/*122586*/        OPC_EmitInteger, MVT::i32, 0, 
/*122589*/        OPC_EmitInteger, MVT::i32, 0, 
/*122592*/        OPC_EmitInteger, MVT::i32, 0, 
/*122595*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122607*/        OPC_EmitInteger, MVT::i32, 1, 
/*122610*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122613*/        OPC_EmitInteger, MVT::i32, 0, 
/*122616*/        OPC_EmitInteger, MVT::i32, 0, 
/*122619*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*122638*/      /*Scope*/ 66, /*->122705*/
/*122639*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*122641*/        OPC_EmitInteger, MVT::i32, 1, 
/*122644*/        OPC_EmitInteger, MVT::i32, 0, 
/*122647*/        OPC_EmitInteger, MVT::i32, 0, 
/*122650*/        OPC_EmitInteger, MVT::i32, 0, 
/*122653*/        OPC_EmitInteger, MVT::i32, 0, 
/*122656*/        OPC_EmitInteger, MVT::i32, 0, 
/*122659*/        OPC_EmitInteger, MVT::i32, 0, 
/*122662*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122674*/        OPC_EmitInteger, MVT::i32, 1, 
/*122677*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122680*/        OPC_EmitInteger, MVT::i32, 0, 
/*122683*/        OPC_EmitInteger, MVT::i32, 0, 
/*122686*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*122705*/      /*Scope*/ 13, /*->122719*/
/*122706*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122709*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122719*/      0, /*End of Scope*/
/*122720*/    /*SwitchType*/ 13, MVT::f64,// ->122735
/*122722*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122725*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122735*/    0, // EndSwitchType
/*122736*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->122993
/*122740*/    OPC_RecordChild0, // #0 = $src0
/*122741*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->122962
/*122745*/      OPC_Scope, 66, /*->122813*/ // 4 children in Scope
/*122747*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*122749*/        OPC_EmitInteger, MVT::i32, 1, 
/*122752*/        OPC_EmitInteger, MVT::i32, 0, 
/*122755*/        OPC_EmitInteger, MVT::i32, 0, 
/*122758*/        OPC_EmitInteger, MVT::i32, 0, 
/*122761*/        OPC_EmitInteger, MVT::i32, 0, 
/*122764*/        OPC_EmitInteger, MVT::i32, 0, 
/*122767*/        OPC_EmitInteger, MVT::i32, 0, 
/*122770*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122782*/        OPC_EmitInteger, MVT::i32, 1, 
/*122785*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122788*/        OPC_EmitInteger, MVT::i32, 0, 
/*122791*/        OPC_EmitInteger, MVT::i32, 0, 
/*122794*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*122813*/      /*Scope*/ 66, /*->122880*/
/*122814*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*122816*/        OPC_EmitInteger, MVT::i32, 1, 
/*122819*/        OPC_EmitInteger, MVT::i32, 0, 
/*122822*/        OPC_EmitInteger, MVT::i32, 0, 
/*122825*/        OPC_EmitInteger, MVT::i32, 0, 
/*122828*/        OPC_EmitInteger, MVT::i32, 0, 
/*122831*/        OPC_EmitInteger, MVT::i32, 0, 
/*122834*/        OPC_EmitInteger, MVT::i32, 0, 
/*122837*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122849*/        OPC_EmitInteger, MVT::i32, 1, 
/*122852*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122855*/        OPC_EmitInteger, MVT::i32, 0, 
/*122858*/        OPC_EmitInteger, MVT::i32, 0, 
/*122861*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*122880*/      /*Scope*/ 66, /*->122947*/
/*122881*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*122883*/        OPC_EmitInteger, MVT::i32, 1, 
/*122886*/        OPC_EmitInteger, MVT::i32, 0, 
/*122889*/        OPC_EmitInteger, MVT::i32, 0, 
/*122892*/        OPC_EmitInteger, MVT::i32, 0, 
/*122895*/        OPC_EmitInteger, MVT::i32, 0, 
/*122898*/        OPC_EmitInteger, MVT::i32, 0, 
/*122901*/        OPC_EmitInteger, MVT::i32, 0, 
/*122904*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122916*/        OPC_EmitInteger, MVT::i32, 1, 
/*122919*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122922*/        OPC_EmitInteger, MVT::i32, 0, 
/*122925*/        OPC_EmitInteger, MVT::i32, 0, 
/*122928*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*122947*/      /*Scope*/ 13, /*->122961*/
/*122948*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122951*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122961*/      0, /*End of Scope*/
/*122962*/    /*SwitchType*/ 13, MVT::f64,// ->122977
/*122964*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122967*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122977*/    /*SwitchType*/ 13, MVT::f16,// ->122992
/*122979*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*122982*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*122992*/    0, // EndSwitchType
/*122993*/  /*SwitchOpcode*/ 2|128,2/*258*/, TARGET_VAL(ISD::SINT_TO_FP),// ->123255
/*122997*/    OPC_RecordChild0, // #0 = $src0
/*122998*/    OPC_Scope, 50|128,1/*178*/, /*->123179*/ // 3 children in Scope
/*123001*/      OPC_CheckChild0Type, MVT::i32,
/*123003*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->123151
/*123007*/        OPC_Scope, 66, /*->123075*/ // 3 children in Scope
/*123009*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123011*/          OPC_EmitInteger, MVT::i32, 1, 
/*123014*/          OPC_EmitInteger, MVT::i32, 0, 
/*123017*/          OPC_EmitInteger, MVT::i32, 0, 
/*123020*/          OPC_EmitInteger, MVT::i32, 0, 
/*123023*/          OPC_EmitInteger, MVT::i32, 0, 
/*123026*/          OPC_EmitInteger, MVT::i32, 0, 
/*123029*/          OPC_EmitInteger, MVT::i32, 0, 
/*123032*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123044*/          OPC_EmitInteger, MVT::i32, 1, 
/*123047*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123050*/          OPC_EmitInteger, MVT::i32, 0, 
/*123053*/          OPC_EmitInteger, MVT::i32, 0, 
/*123056*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*123075*/        /*Scope*/ 66, /*->123142*/
/*123076*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*123078*/          OPC_EmitInteger, MVT::i32, 1, 
/*123081*/          OPC_EmitInteger, MVT::i32, 0, 
/*123084*/          OPC_EmitInteger, MVT::i32, 0, 
/*123087*/          OPC_EmitInteger, MVT::i32, 0, 
/*123090*/          OPC_EmitInteger, MVT::i32, 0, 
/*123093*/          OPC_EmitInteger, MVT::i32, 0, 
/*123096*/          OPC_EmitInteger, MVT::i32, 0, 
/*123099*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123111*/          OPC_EmitInteger, MVT::i32, 1, 
/*123114*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123117*/          OPC_EmitInteger, MVT::i32, 0, 
/*123120*/          OPC_EmitInteger, MVT::i32, 0, 
/*123123*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*123142*/        /*Scope*/ 7, /*->123150*/
/*123143*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*123150*/        0, /*End of Scope*/
/*123151*/      /*SwitchType*/ 16, MVT::f16,// ->123169
/*123153*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123155*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*123162*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*123169*/      /*SwitchType*/ 7, MVT::f64,// ->123178
/*123171*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*123178*/      0, // EndSwitchType
/*123179*/    /*Scope*/ 62, /*->123242*/
/*123180*/      OPC_CheckChild0Type, MVT::i1,
/*123182*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->123206
/*123185*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123187*/        OPC_EmitInteger, MVT::i32, 0, 
/*123190*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*123197*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*123206*/      /*SwitchType*/ 33, MVT::f64,// ->123241
/*123208*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123210*/        OPC_EmitInteger, MVT::i32, 0, 
/*123213*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123225*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*123234*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*123241*/      0, // EndSwitchType
/*123242*/    /*Scope*/ 11, /*->123254*/
/*123243*/      OPC_CheckChild0Type, MVT::i16,
/*123245*/      OPC_CheckType, MVT::f16,
/*123247*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (sint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0)
/*123254*/    0, /*End of Scope*/
/*123255*/  /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::UINT_TO_FP),// ->123508
/*123259*/    OPC_RecordChild0, // #0 = $src0
/*123260*/    OPC_Scope, 50|128,1/*178*/, /*->123441*/ // 3 children in Scope
/*123263*/      OPC_CheckChild0Type, MVT::i32,
/*123265*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->123413
/*123269*/        OPC_Scope, 66, /*->123337*/ // 3 children in Scope
/*123271*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123273*/          OPC_EmitInteger, MVT::i32, 1, 
/*123276*/          OPC_EmitInteger, MVT::i32, 0, 
/*123279*/          OPC_EmitInteger, MVT::i32, 0, 
/*123282*/          OPC_EmitInteger, MVT::i32, 0, 
/*123285*/          OPC_EmitInteger, MVT::i32, 0, 
/*123288*/          OPC_EmitInteger, MVT::i32, 0, 
/*123291*/          OPC_EmitInteger, MVT::i32, 0, 
/*123294*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123306*/          OPC_EmitInteger, MVT::i32, 1, 
/*123309*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123312*/          OPC_EmitInteger, MVT::i32, 0, 
/*123315*/          OPC_EmitInteger, MVT::i32, 0, 
/*123318*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*123337*/        /*Scope*/ 66, /*->123404*/
/*123338*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*123340*/          OPC_EmitInteger, MVT::i32, 1, 
/*123343*/          OPC_EmitInteger, MVT::i32, 0, 
/*123346*/          OPC_EmitInteger, MVT::i32, 0, 
/*123349*/          OPC_EmitInteger, MVT::i32, 0, 
/*123352*/          OPC_EmitInteger, MVT::i32, 0, 
/*123355*/          OPC_EmitInteger, MVT::i32, 0, 
/*123358*/          OPC_EmitInteger, MVT::i32, 0, 
/*123361*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123373*/          OPC_EmitInteger, MVT::i32, 1, 
/*123376*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123379*/          OPC_EmitInteger, MVT::i32, 0, 
/*123382*/          OPC_EmitInteger, MVT::i32, 0, 
/*123385*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*123404*/        /*Scope*/ 7, /*->123412*/
/*123405*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*123412*/        0, /*End of Scope*/
/*123413*/      /*SwitchType*/ 16, MVT::f16,// ->123431
/*123415*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123417*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*123424*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*123431*/      /*SwitchType*/ 7, MVT::f64,// ->123440
/*123433*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*123440*/      0, // EndSwitchType
/*123441*/    /*Scope*/ 53, /*->123495*/
/*123442*/      OPC_CheckChild0Type, MVT::i1,
/*123444*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->123468
/*123447*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123449*/        OPC_EmitInteger, MVT::i32, 0, 
/*123452*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*123459*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*123468*/      /*SwitchType*/ 24, MVT::f64,// ->123494
/*123470*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123472*/        OPC_EmitInteger, MVT::i32, 0, 
/*123475*/        OPC_EmitInteger, MVT::i32, 1, 
/*123478*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*123487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*123494*/      0, // EndSwitchType
/*123495*/    /*Scope*/ 11, /*->123507*/
/*123496*/      OPC_CheckChild0Type, MVT::i16,
/*123498*/      OPC_CheckType, MVT::f16,
/*123500*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (uint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0)
/*123507*/    0, /*End of Scope*/
/*123508*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->123823
/*123512*/    OPC_RecordChild0, // #0 = $src0
/*123513*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->123807
/*123517*/      OPC_Scope, 16|128,2/*272*/, /*->123792*/ // 2 children in Scope
/*123520*/        OPC_CheckChild0Type, MVT::f32,
/*123522*/        OPC_Scope, 66, /*->123590*/ // 4 children in Scope
/*123524*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123526*/          OPC_EmitInteger, MVT::i32, 1, 
/*123529*/          OPC_EmitInteger, MVT::i32, 0, 
/*123532*/          OPC_EmitInteger, MVT::i32, 0, 
/*123535*/          OPC_EmitInteger, MVT::i32, 0, 
/*123538*/          OPC_EmitInteger, MVT::i32, 0, 
/*123541*/          OPC_EmitInteger, MVT::i32, 0, 
/*123544*/          OPC_EmitInteger, MVT::i32, 0, 
/*123547*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123559*/          OPC_EmitInteger, MVT::i32, 1, 
/*123562*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123565*/          OPC_EmitInteger, MVT::i32, 0, 
/*123568*/          OPC_EmitInteger, MVT::i32, 0, 
/*123571*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*123590*/        /*Scope*/ 66, /*->123657*/
/*123591*/          OPC_CheckPatternPredicate, 20, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*123593*/          OPC_EmitInteger, MVT::i32, 1, 
/*123596*/          OPC_EmitInteger, MVT::i32, 0, 
/*123599*/          OPC_EmitInteger, MVT::i32, 0, 
/*123602*/          OPC_EmitInteger, MVT::i32, 0, 
/*123605*/          OPC_EmitInteger, MVT::i32, 0, 
/*123608*/          OPC_EmitInteger, MVT::i32, 0, 
/*123611*/          OPC_EmitInteger, MVT::i32, 0, 
/*123614*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123626*/          OPC_EmitInteger, MVT::i32, 1, 
/*123629*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123632*/          OPC_EmitInteger, MVT::i32, 0, 
/*123635*/          OPC_EmitInteger, MVT::i32, 0, 
/*123638*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*123657*/        /*Scope*/ 66, /*->123724*/
/*123658*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123660*/          OPC_EmitInteger, MVT::i32, 1, 
/*123663*/          OPC_EmitInteger, MVT::i32, 0, 
/*123666*/          OPC_EmitInteger, MVT::i32, 0, 
/*123669*/          OPC_EmitInteger, MVT::i32, 0, 
/*123672*/          OPC_EmitInteger, MVT::i32, 0, 
/*123675*/          OPC_EmitInteger, MVT::i32, 0, 
/*123678*/          OPC_EmitInteger, MVT::i32, 0, 
/*123681*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123693*/          OPC_EmitInteger, MVT::i32, 1, 
/*123696*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123699*/          OPC_EmitInteger, MVT::i32, 0, 
/*123702*/          OPC_EmitInteger, MVT::i32, 0, 
/*123705*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*123724*/        /*Scope*/ 66, /*->123791*/
/*123725*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*123727*/          OPC_EmitInteger, MVT::i32, 1, 
/*123730*/          OPC_EmitInteger, MVT::i32, 0, 
/*123733*/          OPC_EmitInteger, MVT::i32, 0, 
/*123736*/          OPC_EmitInteger, MVT::i32, 0, 
/*123739*/          OPC_EmitInteger, MVT::i32, 0, 
/*123742*/          OPC_EmitInteger, MVT::i32, 0, 
/*123745*/          OPC_EmitInteger, MVT::i32, 0, 
/*123748*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123760*/          OPC_EmitInteger, MVT::i32, 1, 
/*123763*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123766*/          OPC_EmitInteger, MVT::i32, 0, 
/*123769*/          OPC_EmitInteger, MVT::i32, 0, 
/*123772*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*123791*/        0, /*End of Scope*/
/*123792*/      /*Scope*/ 13, /*->123806*/
/*123793*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123796*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123806*/      0, /*End of Scope*/
/*123807*/    /*SwitchType*/ 13, MVT::f16,// ->123822
/*123809*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123812*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123822*/    0, // EndSwitchType
/*123823*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->124138
/*123827*/    OPC_RecordChild0, // #0 = $src0
/*123828*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->124122
/*123832*/      OPC_Scope, 16|128,2/*272*/, /*->124107*/ // 2 children in Scope
/*123835*/        OPC_CheckChild0Type, MVT::f32,
/*123837*/        OPC_Scope, 66, /*->123905*/ // 4 children in Scope
/*123839*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123841*/          OPC_EmitInteger, MVT::i32, 1, 
/*123844*/          OPC_EmitInteger, MVT::i32, 0, 
/*123847*/          OPC_EmitInteger, MVT::i32, 0, 
/*123850*/          OPC_EmitInteger, MVT::i32, 0, 
/*123853*/          OPC_EmitInteger, MVT::i32, 0, 
/*123856*/          OPC_EmitInteger, MVT::i32, 0, 
/*123859*/          OPC_EmitInteger, MVT::i32, 0, 
/*123862*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123874*/          OPC_EmitInteger, MVT::i32, 1, 
/*123877*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123880*/          OPC_EmitInteger, MVT::i32, 0, 
/*123883*/          OPC_EmitInteger, MVT::i32, 0, 
/*123886*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*123905*/        /*Scope*/ 66, /*->123972*/
/*123906*/          OPC_CheckPatternPredicate, 20, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*123908*/          OPC_EmitInteger, MVT::i32, 1, 
/*123911*/          OPC_EmitInteger, MVT::i32, 0, 
/*123914*/          OPC_EmitInteger, MVT::i32, 0, 
/*123917*/          OPC_EmitInteger, MVT::i32, 0, 
/*123920*/          OPC_EmitInteger, MVT::i32, 0, 
/*123923*/          OPC_EmitInteger, MVT::i32, 0, 
/*123926*/          OPC_EmitInteger, MVT::i32, 0, 
/*123929*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123941*/          OPC_EmitInteger, MVT::i32, 1, 
/*123944*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123947*/          OPC_EmitInteger, MVT::i32, 0, 
/*123950*/          OPC_EmitInteger, MVT::i32, 0, 
/*123953*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*123972*/        /*Scope*/ 66, /*->124039*/
/*123973*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123975*/          OPC_EmitInteger, MVT::i32, 1, 
/*123978*/          OPC_EmitInteger, MVT::i32, 0, 
/*123981*/          OPC_EmitInteger, MVT::i32, 0, 
/*123984*/          OPC_EmitInteger, MVT::i32, 0, 
/*123987*/          OPC_EmitInteger, MVT::i32, 0, 
/*123990*/          OPC_EmitInteger, MVT::i32, 0, 
/*123993*/          OPC_EmitInteger, MVT::i32, 0, 
/*123996*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124008*/          OPC_EmitInteger, MVT::i32, 1, 
/*124011*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124014*/          OPC_EmitInteger, MVT::i32, 0, 
/*124017*/          OPC_EmitInteger, MVT::i32, 0, 
/*124020*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*124039*/        /*Scope*/ 66, /*->124106*/
/*124040*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*124042*/          OPC_EmitInteger, MVT::i32, 1, 
/*124045*/          OPC_EmitInteger, MVT::i32, 0, 
/*124048*/          OPC_EmitInteger, MVT::i32, 0, 
/*124051*/          OPC_EmitInteger, MVT::i32, 0, 
/*124054*/          OPC_EmitInteger, MVT::i32, 0, 
/*124057*/          OPC_EmitInteger, MVT::i32, 0, 
/*124060*/          OPC_EmitInteger, MVT::i32, 0, 
/*124063*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124075*/          OPC_EmitInteger, MVT::i32, 1, 
/*124078*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124081*/          OPC_EmitInteger, MVT::i32, 0, 
/*124084*/          OPC_EmitInteger, MVT::i32, 0, 
/*124087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*124106*/        0, /*End of Scope*/
/*124107*/      /*Scope*/ 13, /*->124121*/
/*124108*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124111*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124121*/      0, /*End of Scope*/
/*124122*/    /*SwitchType*/ 13, MVT::f16,// ->124137
/*124124*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124127*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124137*/    0, // EndSwitchType
/*124138*/  /*SwitchOpcode*/ 54|128,1/*182*/, TARGET_VAL(ISD::FMA),// ->124324
/*124142*/    OPC_RecordChild0, // #0 = $src0
/*124143*/    OPC_RecordChild1, // #1 = $src1
/*124144*/    OPC_RecordChild2, // #2 = $src2
/*124145*/    OPC_SwitchType /*3 cases */, 125, MVT::f32,// ->124273
/*124148*/      OPC_Scope, 98, /*->124248*/ // 2 children in Scope
/*124150*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*124152*/        OPC_EmitInteger, MVT::i32, 0, 
/*124155*/        OPC_EmitInteger, MVT::i32, 0, 
/*124158*/        OPC_EmitInteger, MVT::i32, 0, 
/*124161*/        OPC_EmitInteger, MVT::i32, 0, 
/*124164*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124176*/        OPC_EmitInteger, MVT::i32, 0, 
/*124179*/        OPC_EmitInteger, MVT::i32, 0, 
/*124182*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124194*/        OPC_EmitInteger, MVT::i32, 0, 
/*124197*/        OPC_EmitInteger, MVT::i32, 0, 
/*124200*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124212*/        OPC_EmitInteger, MVT::i32, 1, 
/*124215*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124218*/        OPC_EmitInteger, MVT::i32, 0, 
/*124221*/        OPC_EmitInteger, MVT::i32, 0, 
/*124224*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*124248*/      /*Scope*/ 23, /*->124272*/
/*124249*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*124252*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*124255*/        OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*124258*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*124272*/      0, /*End of Scope*/
/*124273*/    /*SwitchType*/ 23, MVT::f64,// ->124298
/*124275*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*124278*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*124281*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*124284*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*124298*/    /*SwitchType*/ 23, MVT::f16,// ->124323
/*124300*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*124303*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*124306*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*124309*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*124323*/    0, // EndSwitchType
/*124324*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::FP16_TO_FP),// ->124424
/*124327*/    OPC_RecordChild0, // #0 = $src0
/*124328*/    OPC_CheckType, MVT::f32,
/*124330*/    OPC_Scope, 79, /*->124411*/ // 2 children in Scope
/*124332*/      OPC_CheckChild0Type, MVT::i32,
/*124334*/      OPC_Scope, 66, /*->124402*/ // 2 children in Scope
/*124336*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*124338*/        OPC_EmitInteger, MVT::i32, 1, 
/*124341*/        OPC_EmitInteger, MVT::i32, 0, 
/*124344*/        OPC_EmitInteger, MVT::i32, 0, 
/*124347*/        OPC_EmitInteger, MVT::i32, 0, 
/*124350*/        OPC_EmitInteger, MVT::i32, 0, 
/*124353*/        OPC_EmitInteger, MVT::i32, 0, 
/*124356*/        OPC_EmitInteger, MVT::i32, 0, 
/*124359*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124371*/        OPC_EmitInteger, MVT::i32, 1, 
/*124374*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124377*/        OPC_EmitInteger, MVT::i32, 0, 
/*124380*/        OPC_EmitInteger, MVT::i32, 0, 
/*124383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*124402*/      /*Scope*/ 7, /*->124410*/
/*124403*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*124410*/      0, /*End of Scope*/
/*124411*/    /*Scope*/ 11, /*->124423*/
/*124412*/      OPC_CheckChild0Type, MVT::i16,
/*124414*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*124416*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*124423*/    0, /*End of Scope*/
/*124424*/  /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FP_EXTEND),// ->124480
/*124427*/    OPC_RecordChild0, // #0 = $src
/*124428*/    OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->124440
/*124431*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124433*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fpextend:f32 f16:f16:$src) - Complexity = 3
                // Dst: (V_CVT_F32_F16_e32:f32 ?:f16:$src)
/*124440*/    /*SwitchType*/ 37, MVT::f64,// ->124479
/*124442*/      OPC_Scope, 18, /*->124462*/ // 2 children in Scope
/*124444*/        OPC_CheckChild0Type, MVT::f16,
/*124446*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124448*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*124455*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*124462*/      /*Scope*/ 15, /*->124478*/
/*124463*/        OPC_CheckChild0Type, MVT::f32,
/*124465*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124468*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124478*/      0, /*End of Scope*/
/*124479*/    0, // EndSwitchType
/*124480*/  /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FP_ROUND),// ->124536
/*124483*/    OPC_RecordChild0, // #0 = $src
/*124484*/    OPC_SwitchType /*2 cases */, 33, MVT::f16,// ->124520
/*124487*/      OPC_Scope, 11, /*->124500*/ // 2 children in Scope
/*124489*/        OPC_CheckChild0Type, MVT::f32,
/*124491*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124493*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 0, 
                  // Src: (fpround:f16 f32:f32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 ?:f32:$src)
/*124500*/      /*Scope*/ 18, /*->124519*/
/*124501*/        OPC_CheckChild0Type, MVT::f64,
/*124503*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124505*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*124512*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpround:f16 f64:f64:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_F64_e32:i16 ?:f64:$src))
/*124519*/      0, /*End of Scope*/
/*124520*/    /*SwitchType*/ 13, MVT::f32,// ->124535
/*124522*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124525*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124535*/    0, // EndSwitchType
/*124536*/  /*SwitchOpcode*/ 109, TARGET_VAL(ISD::FCANONICALIZE),// ->124648
/*124539*/    OPC_RecordChild0, // #0 = $src
/*124540*/    OPC_SwitchType /*3 cases */, 30, MVT::f16,// ->124573
/*124543*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124545*/      OPC_EmitInteger, MVT::i32, 0, 
/*124548*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*124552*/      OPC_EmitInteger, MVT::i32, 0, 
/*124555*/      OPC_EmitInteger, MVT::i1, 0, 
/*124558*/      OPC_EmitInteger, MVT::i32, 0, 
/*124561*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, 0:i32, ?:f16:$src, 0:i1, 0:i32)
/*124573*/    /*SwitchType*/ 33, MVT::f32,// ->124608
/*124575*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124577*/      OPC_EmitInteger, MVT::i32, 0, 
/*124580*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*124587*/      OPC_EmitInteger, MVT::i32, 0, 
/*124590*/      OPC_EmitInteger, MVT::i1, 0, 
/*124593*/      OPC_EmitInteger, MVT::i32, 0, 
/*124596*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f32 f32:f32:$src) - Complexity = 3
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, 0:i32, ?:f32:$src, 0:i1, 0:i32)
/*124608*/    /*SwitchType*/ 37, MVT::f64,// ->124647
/*124610*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124612*/      OPC_EmitInteger, MVT::i32, 0, 
/*124615*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*124626*/      OPC_EmitInteger, MVT::i32, 0, 
/*124629*/      OPC_EmitInteger, MVT::i1, 0, 
/*124632*/      OPC_EmitInteger, MVT::i32, 0, 
/*124635*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f64 f64:f64:$src) - Complexity = 3
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, 0:i32, ?:f64:$src, 0:i1, 0:i32)
/*124647*/    0, // EndSwitchType
/*124648*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->125202
/*124652*/    OPC_RecordChild0, // #0 = $src
/*124653*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->125171
/*124657*/      OPC_Scope, 36|128,1/*164*/, /*->124824*/ // 4 children in Scope
/*124660*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*124662*/        OPC_EmitInteger, MVT::i32, 0, 
/*124665*/        OPC_EmitInteger, MVT::i32, 0, 
/*124668*/        OPC_EmitInteger, MVT::i32, 1, 
/*124671*/        OPC_EmitInteger, MVT::i32, 0, 
/*124674*/        OPC_EmitInteger, MVT::i32, 0, 
/*124677*/        OPC_EmitInteger, MVT::i32, 0, 
/*124680*/        OPC_EmitInteger, MVT::i32, 0, 
/*124683*/        OPC_EmitInteger, MVT::i32, 0, 
/*124686*/        OPC_EmitInteger, MVT::i32, 0, 
/*124689*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124701*/        OPC_EmitInteger, MVT::i32, 1, 
/*124704*/        OPC_EmitInteger, MVT::i32, 0, 
/*124707*/        OPC_EmitInteger, MVT::i32, 0, 
/*124710*/        OPC_EmitInteger, MVT::i32, 0, 
/*124713*/        OPC_EmitInteger, MVT::i32, 0, 
/*124716*/        OPC_EmitInteger, MVT::i32, 0, 
/*124719*/        OPC_EmitInteger, MVT::i32, 0, 
/*124722*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124734*/        OPC_EmitInteger, MVT::i32, 1, 
/*124737*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124740*/        OPC_EmitInteger, MVT::i32, 0, 
/*124743*/        OPC_EmitInteger, MVT::i32, 0, 
/*124746*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*124765*/        OPC_EmitInteger, MVT::i32, 0, 
/*124768*/        OPC_EmitInteger, MVT::i32, 0, 
/*124771*/        OPC_EmitInteger, MVT::i32, 0, 
/*124774*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124786*/        OPC_EmitInteger, MVT::i32, 1, 
/*124789*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124792*/        OPC_EmitInteger, MVT::i32, 0, 
/*124795*/        OPC_EmitInteger, MVT::i32, 0, 
/*124798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*124824*/      /*Scope*/ 36|128,1/*164*/, /*->124990*/
/*124826*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*124828*/        OPC_EmitInteger, MVT::i32, 0, 
/*124831*/        OPC_EmitInteger, MVT::i32, 0, 
/*124834*/        OPC_EmitInteger, MVT::i32, 1, 
/*124837*/        OPC_EmitInteger, MVT::i32, 0, 
/*124840*/        OPC_EmitInteger, MVT::i32, 0, 
/*124843*/        OPC_EmitInteger, MVT::i32, 0, 
/*124846*/        OPC_EmitInteger, MVT::i32, 0, 
/*124849*/        OPC_EmitInteger, MVT::i32, 0, 
/*124852*/        OPC_EmitInteger, MVT::i32, 0, 
/*124855*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124867*/        OPC_EmitInteger, MVT::i32, 1, 
/*124870*/        OPC_EmitInteger, MVT::i32, 0, 
/*124873*/        OPC_EmitInteger, MVT::i32, 0, 
/*124876*/        OPC_EmitInteger, MVT::i32, 0, 
/*124879*/        OPC_EmitInteger, MVT::i32, 0, 
/*124882*/        OPC_EmitInteger, MVT::i32, 0, 
/*124885*/        OPC_EmitInteger, MVT::i32, 0, 
/*124888*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124900*/        OPC_EmitInteger, MVT::i32, 1, 
/*124903*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124906*/        OPC_EmitInteger, MVT::i32, 0, 
/*124909*/        OPC_EmitInteger, MVT::i32, 0, 
/*124912*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*124931*/        OPC_EmitInteger, MVT::i32, 0, 
/*124934*/        OPC_EmitInteger, MVT::i32, 0, 
/*124937*/        OPC_EmitInteger, MVT::i32, 0, 
/*124940*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124952*/        OPC_EmitInteger, MVT::i32, 1, 
/*124955*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124958*/        OPC_EmitInteger, MVT::i32, 0, 
/*124961*/        OPC_EmitInteger, MVT::i32, 0, 
/*124964*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*124990*/      /*Scope*/ 36|128,1/*164*/, /*->125156*/
/*124992*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*124994*/        OPC_EmitInteger, MVT::i32, 0, 
/*124997*/        OPC_EmitInteger, MVT::i32, 0, 
/*125000*/        OPC_EmitInteger, MVT::i32, 1, 
/*125003*/        OPC_EmitInteger, MVT::i32, 0, 
/*125006*/        OPC_EmitInteger, MVT::i32, 0, 
/*125009*/        OPC_EmitInteger, MVT::i32, 0, 
/*125012*/        OPC_EmitInteger, MVT::i32, 0, 
/*125015*/        OPC_EmitInteger, MVT::i32, 0, 
/*125018*/        OPC_EmitInteger, MVT::i32, 0, 
/*125021*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125033*/        OPC_EmitInteger, MVT::i32, 1, 
/*125036*/        OPC_EmitInteger, MVT::i32, 0, 
/*125039*/        OPC_EmitInteger, MVT::i32, 0, 
/*125042*/        OPC_EmitInteger, MVT::i32, 0, 
/*125045*/        OPC_EmitInteger, MVT::i32, 0, 
/*125048*/        OPC_EmitInteger, MVT::i32, 0, 
/*125051*/        OPC_EmitInteger, MVT::i32, 0, 
/*125054*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125066*/        OPC_EmitInteger, MVT::i32, 1, 
/*125069*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125072*/        OPC_EmitInteger, MVT::i32, 0, 
/*125075*/        OPC_EmitInteger, MVT::i32, 0, 
/*125078*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*125097*/        OPC_EmitInteger, MVT::i32, 0, 
/*125100*/        OPC_EmitInteger, MVT::i32, 0, 
/*125103*/        OPC_EmitInteger, MVT::i32, 0, 
/*125106*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125118*/        OPC_EmitInteger, MVT::i32, 1, 
/*125121*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125124*/        OPC_EmitInteger, MVT::i32, 0, 
/*125127*/        OPC_EmitInteger, MVT::i32, 0, 
/*125130*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*125156*/      /*Scope*/ 13, /*->125170*/
/*125157*/        OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*125160*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*125170*/      0, /*End of Scope*/
/*125171*/    /*SwitchType*/ 13, MVT::f64,// ->125186
/*125173*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*125176*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*125186*/    /*SwitchType*/ 13, MVT::f16,// ->125201
/*125188*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*125191*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*125201*/    0, // EndSwitchType
/*125202*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::FABS),// ->125340
/*125206*/    OPC_RecordChild0, // #0 = $src
/*125207*/    OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->125247
/*125210*/      OPC_Scope, 24, /*->125236*/ // 2 children in Scope
/*125212*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125214*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125221*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*125228*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*125236*/      /*Scope*/ 9, /*->125246*/
/*125237*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125239*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*125246*/      0, /*End of Scope*/
/*125247*/    /*SwitchType*/ 22, MVT::f16,// ->125271
/*125249*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125251*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*125256*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*125263*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*125271*/    /*SwitchType*/ 66, MVT::f64,// ->125339
/*125273*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125275*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*125278*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125281*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*125289*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125292*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125295*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*125303*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125310*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*125317*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*125325*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125328*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*125339*/    0, // EndSwitchType
/*125340*/  /*SwitchOpcode*/ 125|128,4/*637*/, TARGET_VAL(ISD::FCOPYSIGN),// ->125981
/*125344*/    OPC_RecordChild0, // #0 = $src0
/*125345*/    OPC_RecordChild1, // #1 = $src1
/*125346*/    OPC_Scope, 121|128,2/*377*/, /*->125726*/ // 2 children in Scope
/*125349*/      OPC_CheckChild1Type, MVT::f32,
/*125351*/      OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->125496
/*125355*/        OPC_Scope, 25, /*->125382*/ // 2 children in Scope
/*125357*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125359*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125366*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*125373*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*125382*/        /*Scope*/ 112, /*->125495*/
/*125383*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*125385*/          OPC_EmitInteger, MVT::i32, 0, 
/*125388*/          OPC_EmitInteger, MVT::i32, 0, 
/*125391*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125398*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*125405*/          OPC_EmitInteger, MVT::i32, 0, 
/*125408*/          OPC_EmitInteger, MVT::i32, 0, 
/*125411*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125423*/          OPC_EmitInteger, MVT::i32, 0, 
/*125426*/          OPC_EmitInteger, MVT::i32, 0, 
/*125429*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125441*/          OPC_EmitInteger, MVT::i32, 0, 
/*125444*/          OPC_EmitInteger, MVT::i32, 0, 
/*125447*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125459*/          OPC_EmitInteger, MVT::i32, 1, 
/*125462*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125465*/          OPC_EmitInteger, MVT::i32, 0, 
/*125468*/          OPC_EmitInteger, MVT::i32, 0, 
/*125471*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*125495*/        0, /*End of Scope*/
/*125496*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->125725
/*125499*/        OPC_Scope, 67, /*->125568*/ // 2 children in Scope
/*125501*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125503*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*125506*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125509*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125517*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125520*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125527*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*125534*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125537*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*125545*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*125554*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125557*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*125568*/        /*Scope*/ 26|128,1/*154*/, /*->125724*/
/*125570*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*125572*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*125575*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125578*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125586*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125589*/          OPC_EmitInteger, MVT::i32, 0, 
/*125592*/          OPC_EmitInteger, MVT::i32, 0, 
/*125595*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125602*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*125609*/          OPC_EmitInteger, MVT::i32, 0, 
/*125612*/          OPC_EmitInteger, MVT::i32, 0, 
/*125615*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125627*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125630*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*125638*/          OPC_EmitInteger, MVT::i32, 0, 
/*125641*/          OPC_EmitInteger, MVT::i32, 0, 
/*125644*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125656*/          OPC_EmitInteger, MVT::i32, 0, 
/*125659*/          OPC_EmitInteger, MVT::i32, 0, 
/*125662*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125674*/          OPC_EmitInteger, MVT::i32, 1, 
/*125677*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125680*/          OPC_EmitInteger, MVT::i32, 0, 
/*125683*/          OPC_EmitInteger, MVT::i32, 0, 
/*125686*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*125710*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125713*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*125724*/        0, /*End of Scope*/
/*125725*/      0, // EndSwitchType
/*125726*/    /*Scope*/ 124|128,1/*252*/, /*->125980*/
/*125728*/      OPC_CheckChild1Type, MVT::f64,
/*125730*/      OPC_CheckType, MVT::f64,
/*125732*/      OPC_Scope, 78, /*->125812*/ // 2 children in Scope
/*125734*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125736*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*125739*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125742*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125750*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125753*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125760*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*125767*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125770*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*125778*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125781*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*125789*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*125798*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125801*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*125812*/      /*Scope*/ 37|128,1/*165*/, /*->125979*/
/*125814*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*125816*/        OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*125819*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125822*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*125830*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*125833*/        OPC_EmitInteger, MVT::i32, 0, 
/*125836*/        OPC_EmitInteger, MVT::i32, 0, 
/*125839*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*125846*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*125853*/        OPC_EmitInteger, MVT::i32, 0, 
/*125856*/        OPC_EmitInteger, MVT::i32, 0, 
/*125859*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125871*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125874*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*125882*/        OPC_EmitInteger, MVT::i32, 0, 
/*125885*/        OPC_EmitInteger, MVT::i32, 0, 
/*125888*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125900*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125903*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*125911*/        OPC_EmitInteger, MVT::i32, 0, 
/*125914*/        OPC_EmitInteger, MVT::i32, 0, 
/*125917*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125929*/        OPC_EmitInteger, MVT::i32, 1, 
/*125932*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125935*/        OPC_EmitInteger, MVT::i32, 0, 
/*125938*/        OPC_EmitInteger, MVT::i32, 0, 
/*125941*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*125965*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*125968*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*125979*/      0, /*End of Scope*/
/*125980*/    0, /*End of Scope*/
/*125981*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->126706
/*125985*/    OPC_RecordChild0, // #0 = $src0
/*125986*/    OPC_RecordChild1, // #1 = $src1
/*125987*/    OPC_CheckType, MVT::f32,
/*125989*/    OPC_Scope, 100|128,1/*228*/, /*->126220*/ // 4 children in Scope
/*125992*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*125994*/      OPC_EmitInteger, MVT::i32, 1, 
/*125997*/      OPC_EmitInteger, MVT::i32, 0, 
/*126000*/      OPC_EmitInteger, MVT::i32, 0, 
/*126003*/      OPC_EmitInteger, MVT::i32, 0, 
/*126006*/      OPC_EmitInteger, MVT::i32, 0, 
/*126009*/      OPC_EmitInteger, MVT::i32, 0, 
/*126012*/      OPC_EmitInteger, MVT::i32, 1, 
/*126015*/      OPC_EmitInteger, MVT::i32, 0, 
/*126018*/      OPC_EmitInteger, MVT::i32, 0, 
/*126021*/      OPC_EmitInteger, MVT::i32, 0, 
/*126024*/      OPC_EmitInteger, MVT::i32, 0, 
/*126027*/      OPC_EmitInteger, MVT::i32, 0, 
/*126030*/      OPC_EmitInteger, MVT::i32, 0, 
/*126033*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126045*/      OPC_EmitInteger, MVT::i32, 1, 
/*126048*/      OPC_EmitInteger, MVT::i32, 0, 
/*126051*/      OPC_EmitInteger, MVT::i32, 0, 
/*126054*/      OPC_EmitInteger, MVT::i32, 0, 
/*126057*/      OPC_EmitInteger, MVT::i32, 0, 
/*126060*/      OPC_EmitInteger, MVT::i32, 0, 
/*126063*/      OPC_EmitInteger, MVT::i32, 0, 
/*126066*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126078*/      OPC_EmitInteger, MVT::i32, 1, 
/*126081*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126084*/      OPC_EmitInteger, MVT::i32, 0, 
/*126087*/      OPC_EmitInteger, MVT::i32, 0, 
/*126090*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*126109*/      OPC_EmitInteger, MVT::i32, 0, 
/*126112*/      OPC_EmitInteger, MVT::i32, 0, 
/*126115*/      OPC_EmitInteger, MVT::i32, 0, 
/*126118*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126130*/      OPC_EmitInteger, MVT::i32, 1, 
/*126133*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126136*/      OPC_EmitInteger, MVT::i32, 0, 
/*126139*/      OPC_EmitInteger, MVT::i32, 0, 
/*126142*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*126168*/      OPC_EmitInteger, MVT::i32, 0, 
/*126171*/      OPC_EmitInteger, MVT::i32, 0, 
/*126174*/      OPC_EmitInteger, MVT::i32, 0, 
/*126177*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126189*/      OPC_EmitInteger, MVT::i32, 1, 
/*126192*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126195*/      OPC_EmitInteger, MVT::i32, 0, 
/*126198*/      OPC_EmitInteger, MVT::i32, 0, 
/*126201*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*126220*/    /*Scope*/ 100|128,1/*228*/, /*->126450*/
/*126222*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*126224*/      OPC_EmitInteger, MVT::i32, 1, 
/*126227*/      OPC_EmitInteger, MVT::i32, 0, 
/*126230*/      OPC_EmitInteger, MVT::i32, 0, 
/*126233*/      OPC_EmitInteger, MVT::i32, 0, 
/*126236*/      OPC_EmitInteger, MVT::i32, 0, 
/*126239*/      OPC_EmitInteger, MVT::i32, 0, 
/*126242*/      OPC_EmitInteger, MVT::i32, 1, 
/*126245*/      OPC_EmitInteger, MVT::i32, 0, 
/*126248*/      OPC_EmitInteger, MVT::i32, 0, 
/*126251*/      OPC_EmitInteger, MVT::i32, 0, 
/*126254*/      OPC_EmitInteger, MVT::i32, 0, 
/*126257*/      OPC_EmitInteger, MVT::i32, 0, 
/*126260*/      OPC_EmitInteger, MVT::i32, 0, 
/*126263*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126275*/      OPC_EmitInteger, MVT::i32, 1, 
/*126278*/      OPC_EmitInteger, MVT::i32, 0, 
/*126281*/      OPC_EmitInteger, MVT::i32, 0, 
/*126284*/      OPC_EmitInteger, MVT::i32, 0, 
/*126287*/      OPC_EmitInteger, MVT::i32, 0, 
/*126290*/      OPC_EmitInteger, MVT::i32, 0, 
/*126293*/      OPC_EmitInteger, MVT::i32, 0, 
/*126296*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126308*/      OPC_EmitInteger, MVT::i32, 1, 
/*126311*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126314*/      OPC_EmitInteger, MVT::i32, 0, 
/*126317*/      OPC_EmitInteger, MVT::i32, 0, 
/*126320*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*126339*/      OPC_EmitInteger, MVT::i32, 0, 
/*126342*/      OPC_EmitInteger, MVT::i32, 0, 
/*126345*/      OPC_EmitInteger, MVT::i32, 0, 
/*126348*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126360*/      OPC_EmitInteger, MVT::i32, 1, 
/*126363*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126366*/      OPC_EmitInteger, MVT::i32, 0, 
/*126369*/      OPC_EmitInteger, MVT::i32, 0, 
/*126372*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*126398*/      OPC_EmitInteger, MVT::i32, 0, 
/*126401*/      OPC_EmitInteger, MVT::i32, 0, 
/*126404*/      OPC_EmitInteger, MVT::i32, 0, 
/*126407*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126419*/      OPC_EmitInteger, MVT::i32, 1, 
/*126422*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126425*/      OPC_EmitInteger, MVT::i32, 0, 
/*126428*/      OPC_EmitInteger, MVT::i32, 0, 
/*126431*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*126450*/    /*Scope*/ 100|128,1/*228*/, /*->126680*/
/*126452*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*126454*/      OPC_EmitInteger, MVT::i32, 1, 
/*126457*/      OPC_EmitInteger, MVT::i32, 0, 
/*126460*/      OPC_EmitInteger, MVT::i32, 0, 
/*126463*/      OPC_EmitInteger, MVT::i32, 0, 
/*126466*/      OPC_EmitInteger, MVT::i32, 0, 
/*126469*/      OPC_EmitInteger, MVT::i32, 0, 
/*126472*/      OPC_EmitInteger, MVT::i32, 1, 
/*126475*/      OPC_EmitInteger, MVT::i32, 0, 
/*126478*/      OPC_EmitInteger, MVT::i32, 0, 
/*126481*/      OPC_EmitInteger, MVT::i32, 0, 
/*126484*/      OPC_EmitInteger, MVT::i32, 0, 
/*126487*/      OPC_EmitInteger, MVT::i32, 0, 
/*126490*/      OPC_EmitInteger, MVT::i32, 0, 
/*126493*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126505*/      OPC_EmitInteger, MVT::i32, 1, 
/*126508*/      OPC_EmitInteger, MVT::i32, 0, 
/*126511*/      OPC_EmitInteger, MVT::i32, 0, 
/*126514*/      OPC_EmitInteger, MVT::i32, 0, 
/*126517*/      OPC_EmitInteger, MVT::i32, 0, 
/*126520*/      OPC_EmitInteger, MVT::i32, 0, 
/*126523*/      OPC_EmitInteger, MVT::i32, 0, 
/*126526*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126538*/      OPC_EmitInteger, MVT::i32, 1, 
/*126541*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126544*/      OPC_EmitInteger, MVT::i32, 0, 
/*126547*/      OPC_EmitInteger, MVT::i32, 0, 
/*126550*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*126569*/      OPC_EmitInteger, MVT::i32, 0, 
/*126572*/      OPC_EmitInteger, MVT::i32, 0, 
/*126575*/      OPC_EmitInteger, MVT::i32, 0, 
/*126578*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126590*/      OPC_EmitInteger, MVT::i32, 1, 
/*126593*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126596*/      OPC_EmitInteger, MVT::i32, 0, 
/*126599*/      OPC_EmitInteger, MVT::i32, 0, 
/*126602*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*126628*/      OPC_EmitInteger, MVT::i32, 0, 
/*126631*/      OPC_EmitInteger, MVT::i32, 0, 
/*126634*/      OPC_EmitInteger, MVT::i32, 0, 
/*126637*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126649*/      OPC_EmitInteger, MVT::i32, 1, 
/*126652*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126655*/      OPC_EmitInteger, MVT::i32, 0, 
/*126658*/      OPC_EmitInteger, MVT::i32, 0, 
/*126661*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*126680*/    /*Scope*/ 24, /*->126705*/
/*126681*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*126683*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*126690*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*126698*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*126705*/    0, /*End of Scope*/
/*126706*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->126773
/*126709*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126710*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126711*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126712*/    OPC_RecordChild3, // #3 = physreg input VCC
/*126713*/    OPC_CheckChild3Type, MVT::i1,
/*126715*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->126744
/*126718*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126721*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*126724*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*126727*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*126730*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126744*/    /*SwitchType*/ 26, MVT::f64,// ->126772
/*126746*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126749*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*126752*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*126755*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*126758*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126772*/    0, // EndSwitchType
/*126773*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMIN3),// ->126804
/*126776*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126777*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126778*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126779*/    OPC_CheckType, MVT::f32,
/*126781*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126784*/    OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126787*/    OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126790*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126804*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMAX3),// ->126835
/*126807*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126808*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126809*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126810*/    OPC_CheckType, MVT::f32,
/*126812*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126815*/    OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126818*/    OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126821*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126835*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMED3),// ->126866
/*126838*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126839*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126840*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126841*/    OPC_CheckType, MVT::f32,
/*126843*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126846*/    OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126849*/    OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126852*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126866*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->126949
/*126869*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126870*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126871*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*126872*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->126898
/*126875*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126878*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126881*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126884*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126898*/    /*SwitchType*/ 23, MVT::f64,// ->126923
/*126900*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126903*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126906*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126909*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126923*/    /*SwitchType*/ 23, MVT::f16,// ->126948
/*126925*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*126928*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*126931*/      OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*126934*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*126948*/    0, // EndSwitchType
/*126949*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->126996
/*126952*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*126953*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*126954*/    OPC_CheckType, MVT::f32,
/*126956*/    OPC_Scope, 18, /*->126976*/ // 2 children in Scope
/*126958*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*126961*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*126964*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126976*/    /*Scope*/ 18, /*->126995*/
/*126977*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*126980*/      OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*126983*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*126995*/    0, /*End of Scope*/
/*126996*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->127065
/*126999*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*127000*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*127001*/    OPC_CheckChild1Type, MVT::i32,
/*127003*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->127024
/*127006*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*127009*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*127012*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*127024*/    /*SwitchType*/ 18, MVT::f16,// ->127044
/*127026*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*127029*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*127032*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*127044*/    /*SwitchType*/ 18, MVT::f64,// ->127064
/*127046*/      OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*127049*/      OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*127052*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*127064*/    0, // EndSwitchType
/*127065*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->127092
/*127068*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*127069*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*127070*/    OPC_CheckChild1Type, MVT::i32,
/*127072*/    OPC_CheckType, MVT::f64,
/*127074*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*127077*/    OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*127080*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*127092*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->127111
/*127095*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*127096*/    OPC_CheckType, MVT::f32,
/*127098*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127101*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127111*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->127130
/*127114*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*127115*/    OPC_CheckType, MVT::f32,
/*127117*/    OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127120*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127130*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->127145
/*127133*/    OPC_RecordChild0, // #0 = $src0
/*127134*/    OPC_CheckChild0Type, MVT::i32,
/*127136*/    OPC_CheckType, MVT::f32,
/*127138*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*127145*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->127160
/*127148*/    OPC_RecordChild0, // #0 = $src0
/*127149*/    OPC_CheckChild0Type, MVT::i32,
/*127151*/    OPC_CheckType, MVT::f32,
/*127153*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*127160*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->127175
/*127163*/    OPC_RecordChild0, // #0 = $src0
/*127164*/    OPC_CheckChild0Type, MVT::i32,
/*127166*/    OPC_CheckType, MVT::f32,
/*127168*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*127175*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->127190
/*127178*/    OPC_RecordChild0, // #0 = $src0
/*127179*/    OPC_CheckChild0Type, MVT::i32,
/*127181*/    OPC_CheckType, MVT::f32,
/*127183*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*127190*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->128745
/*127194*/    OPC_RecordChild0, // #0 = $src
/*127195*/    OPC_RecordChild1, // #1 = $val
/*127196*/    OPC_Scope, 71, /*->127269*/ // 35 children in Scope
/*127198*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*127199*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->127217
/*127202*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127204*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127207*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*127217*/      /*SwitchType*/ 15, MVT::v4i32,// ->127234
/*127219*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127221*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127224*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*127234*/      /*SwitchType*/ 15, MVT::v8i32,// ->127251
/*127236*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127238*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127241*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*127251*/      /*SwitchType*/ 15, MVT::v16i32,// ->127268
/*127253*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127255*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127258*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*127268*/      0, // EndSwitchType
/*127269*/    /*Scope*/ 104, /*->127374*/
/*127270*/      OPC_CheckChild2Integer, 0, 
/*127272*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->127307
/*127275*/        OPC_Scope, 14, /*->127291*/ // 2 children in Scope
/*127277*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127279*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127282*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*127291*/        /*Scope*/ 14, /*->127306*/
/*127292*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127294*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127297*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*127306*/        0, /*End of Scope*/
/*127307*/      /*SwitchType*/ 32, MVT::v2i32,// ->127341
/*127309*/        OPC_Scope, 14, /*->127325*/ // 2 children in Scope
/*127311*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127313*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127316*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*127325*/        /*Scope*/ 14, /*->127340*/
/*127326*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127328*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127331*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*127340*/        0, /*End of Scope*/
/*127341*/      /*SwitchType*/ 14, MVT::v8i32,// ->127357
/*127343*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127345*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127348*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*127357*/      /*SwitchType*/ 14, MVT::v16i32,// ->127373
/*127359*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127361*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*127364*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*127373*/      0, // EndSwitchType
/*127374*/    /*Scope*/ 104, /*->127479*/
/*127375*/      OPC_CheckChild2Integer, 1, 
/*127377*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->127412
/*127380*/        OPC_Scope, 14, /*->127396*/ // 2 children in Scope
/*127382*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127384*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127387*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*127396*/        /*Scope*/ 14, /*->127411*/
/*127397*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127399*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127402*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*127411*/        0, /*End of Scope*/
/*127412*/      /*SwitchType*/ 32, MVT::v2i32,// ->127446
/*127414*/        OPC_Scope, 14, /*->127430*/ // 2 children in Scope
/*127416*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127418*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127421*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*127430*/        /*Scope*/ 14, /*->127445*/
/*127431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127433*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127436*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*127445*/        0, /*End of Scope*/
/*127446*/      /*SwitchType*/ 14, MVT::v8i32,// ->127462
/*127448*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127450*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127453*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*127462*/      /*SwitchType*/ 14, MVT::v16i32,// ->127478
/*127464*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127466*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*127469*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*127478*/      0, // EndSwitchType
/*127479*/    /*Scope*/ 86, /*->127566*/
/*127480*/      OPC_CheckChild2Integer, 2, 
/*127482*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->127517
/*127485*/        OPC_Scope, 14, /*->127501*/ // 2 children in Scope
/*127487*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127489*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127492*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*127501*/        /*Scope*/ 14, /*->127516*/
/*127502*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127504*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127507*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*127516*/        0, /*End of Scope*/
/*127517*/      /*SwitchType*/ 14, MVT::v2i32,// ->127533
/*127519*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127521*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127524*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*127533*/      /*SwitchType*/ 14, MVT::v8i32,// ->127549
/*127535*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127537*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127540*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*127549*/      /*SwitchType*/ 14, MVT::v16i32,// ->127565
/*127551*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127553*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*127556*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*127565*/      0, // EndSwitchType
/*127566*/    /*Scope*/ 70, /*->127637*/
/*127567*/      OPC_CheckChild2Integer, 3, 
/*127569*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->127604
/*127572*/        OPC_Scope, 14, /*->127588*/ // 2 children in Scope
/*127574*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127576*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127579*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*127588*/        /*Scope*/ 14, /*->127603*/
/*127589*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127591*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127594*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*127603*/        0, /*End of Scope*/
/*127604*/      /*SwitchType*/ 14, MVT::v8i32,// ->127620
/*127606*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127608*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127611*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*127620*/      /*SwitchType*/ 14, MVT::v16i32,// ->127636
/*127622*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127624*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*127627*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*127636*/      0, // EndSwitchType
/*127637*/    /*Scope*/ 36, /*->127674*/
/*127638*/      OPC_CheckChild2Integer, 4, 
/*127640*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127657
/*127643*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127645*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*127648*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*127657*/      /*SwitchType*/ 14, MVT::v16i32,// ->127673
/*127659*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127661*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*127664*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*127673*/      0, // EndSwitchType
/*127674*/    /*Scope*/ 36, /*->127711*/
/*127675*/      OPC_CheckChild2Integer, 5, 
/*127677*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127694
/*127680*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127682*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*127685*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*127694*/      /*SwitchType*/ 14, MVT::v16i32,// ->127710
/*127696*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127698*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*127701*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*127710*/      0, // EndSwitchType
/*127711*/    /*Scope*/ 36, /*->127748*/
/*127712*/      OPC_CheckChild2Integer, 6, 
/*127714*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127731
/*127717*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127719*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127722*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*127731*/      /*SwitchType*/ 14, MVT::v16i32,// ->127747
/*127733*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127735*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*127738*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*127747*/      0, // EndSwitchType
/*127748*/    /*Scope*/ 36, /*->127785*/
/*127749*/      OPC_CheckChild2Integer, 7, 
/*127751*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->127768
/*127754*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127756*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127759*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*127768*/      /*SwitchType*/ 14, MVT::v16i32,// ->127784
/*127770*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127772*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*127775*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*127784*/      0, // EndSwitchType
/*127785*/    /*Scope*/ 18, /*->127804*/
/*127786*/      OPC_CheckChild2Integer, 8, 
/*127788*/      OPC_CheckType, MVT::v16i32,
/*127790*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127792*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*127795*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*127804*/    /*Scope*/ 18, /*->127823*/
/*127805*/      OPC_CheckChild2Integer, 9, 
/*127807*/      OPC_CheckType, MVT::v16i32,
/*127809*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127811*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*127814*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*127823*/    /*Scope*/ 18, /*->127842*/
/*127824*/      OPC_CheckChild2Integer, 10, 
/*127826*/      OPC_CheckType, MVT::v16i32,
/*127828*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127830*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*127833*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*127842*/    /*Scope*/ 18, /*->127861*/
/*127843*/      OPC_CheckChild2Integer, 11, 
/*127845*/      OPC_CheckType, MVT::v16i32,
/*127847*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127849*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*127852*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*127861*/    /*Scope*/ 18, /*->127880*/
/*127862*/      OPC_CheckChild2Integer, 12, 
/*127864*/      OPC_CheckType, MVT::v16i32,
/*127866*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127868*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*127871*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*127880*/    /*Scope*/ 18, /*->127899*/
/*127881*/      OPC_CheckChild2Integer, 13, 
/*127883*/      OPC_CheckType, MVT::v16i32,
/*127885*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127887*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*127890*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*127899*/    /*Scope*/ 18, /*->127918*/
/*127900*/      OPC_CheckChild2Integer, 14, 
/*127902*/      OPC_CheckType, MVT::v16i32,
/*127904*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127906*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*127909*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*127918*/    /*Scope*/ 18, /*->127937*/
/*127919*/      OPC_CheckChild2Integer, 15, 
/*127921*/      OPC_CheckType, MVT::v16i32,
/*127923*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127925*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*127928*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*127937*/    /*Scope*/ 106, /*->128044*/
/*127938*/      OPC_RecordChild2, // #2 = $index
/*127939*/      OPC_Scope, 30, /*->127971*/ // 5 children in Scope
/*127941*/        OPC_CheckChild2Type, MVT::i32,
/*127943*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->127957
/*127946*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127948*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*127957*/        /*SwitchType*/ 11, MVT::v4i32,// ->127970
/*127959*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*127961*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*127970*/        0, // EndSwitchType
/*127971*/      /*Scope*/ 17, /*->127989*/
/*127972*/        OPC_CheckType, MVT::v2f32,
/*127974*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127976*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127979*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*127989*/      /*Scope*/ 17, /*->128007*/
/*127990*/        OPC_CheckType, MVT::v4f32,
/*127992*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127994*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*127997*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*128007*/      /*Scope*/ 17, /*->128025*/
/*128008*/        OPC_CheckType, MVT::v8f32,
/*128010*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128012*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*128015*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*128025*/      /*Scope*/ 17, /*->128043*/
/*128026*/        OPC_CheckType, MVT::v16f32,
/*128028*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128030*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*128033*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*128043*/      0, /*End of Scope*/
/*128044*/    /*Scope*/ 104, /*->128149*/
/*128045*/      OPC_CheckChild2Integer, 0, 
/*128047*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->128082
/*128050*/        OPC_Scope, 14, /*->128066*/ // 2 children in Scope
/*128052*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128054*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128057*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*128066*/        /*Scope*/ 14, /*->128081*/
/*128067*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128069*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128072*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*128081*/        0, /*End of Scope*/
/*128082*/      /*SwitchType*/ 32, MVT::v2f32,// ->128116
/*128084*/        OPC_Scope, 14, /*->128100*/ // 2 children in Scope
/*128086*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128088*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128091*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*128100*/        /*Scope*/ 14, /*->128115*/
/*128101*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128103*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128106*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*128115*/        0, /*End of Scope*/
/*128116*/      /*SwitchType*/ 14, MVT::v8f32,// ->128132
/*128118*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128120*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128123*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*128132*/      /*SwitchType*/ 14, MVT::v16f32,// ->128148
/*128134*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128136*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*128139*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*128148*/      0, // EndSwitchType
/*128149*/    /*Scope*/ 104, /*->128254*/
/*128150*/      OPC_CheckChild2Integer, 1, 
/*128152*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->128187
/*128155*/        OPC_Scope, 14, /*->128171*/ // 2 children in Scope
/*128157*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128159*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128162*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*128171*/        /*Scope*/ 14, /*->128186*/
/*128172*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128174*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128177*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*128186*/        0, /*End of Scope*/
/*128187*/      /*SwitchType*/ 32, MVT::v2f32,// ->128221
/*128189*/        OPC_Scope, 14, /*->128205*/ // 2 children in Scope
/*128191*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128193*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128196*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*128205*/        /*Scope*/ 14, /*->128220*/
/*128206*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128208*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128211*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*128220*/        0, /*End of Scope*/
/*128221*/      /*SwitchType*/ 14, MVT::v8f32,// ->128237
/*128223*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128225*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128228*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*128237*/      /*SwitchType*/ 14, MVT::v16f32,// ->128253
/*128239*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128241*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*128244*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*128253*/      0, // EndSwitchType
/*128254*/    /*Scope*/ 86, /*->128341*/
/*128255*/      OPC_CheckChild2Integer, 2, 
/*128257*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->128292
/*128260*/        OPC_Scope, 14, /*->128276*/ // 2 children in Scope
/*128262*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128264*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*128267*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*128276*/        /*Scope*/ 14, /*->128291*/
/*128277*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128279*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*128282*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*128291*/        0, /*End of Scope*/
/*128292*/      /*SwitchType*/ 14, MVT::v2f32,// ->128308
/*128294*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128296*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*128299*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*128308*/      /*SwitchType*/ 14, MVT::v8f32,// ->128324
/*128310*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128312*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*128315*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*128324*/      /*SwitchType*/ 14, MVT::v16f32,// ->128340
/*128326*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128328*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*128331*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*128340*/      0, // EndSwitchType
/*128341*/    /*Scope*/ 70, /*->128412*/
/*128342*/      OPC_CheckChild2Integer, 3, 
/*128344*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->128379
/*128347*/        OPC_Scope, 14, /*->128363*/ // 2 children in Scope
/*128349*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128351*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*128354*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*128363*/        /*Scope*/ 14, /*->128378*/
/*128364*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128366*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*128369*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*128378*/        0, /*End of Scope*/
/*128379*/      /*SwitchType*/ 14, MVT::v8f32,// ->128395
/*128381*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128383*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*128386*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*128395*/      /*SwitchType*/ 14, MVT::v16f32,// ->128411
/*128397*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128399*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*128402*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*128411*/      0, // EndSwitchType
/*128412*/    /*Scope*/ 36, /*->128449*/
/*128413*/      OPC_CheckChild2Integer, 4, 
/*128415*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->128432
/*128418*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128420*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*128423*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*128432*/      /*SwitchType*/ 14, MVT::v16f32,// ->128448
/*128434*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128436*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*128439*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*128448*/      0, // EndSwitchType
/*128449*/    /*Scope*/ 36, /*->128486*/
/*128450*/      OPC_CheckChild2Integer, 5, 
/*128452*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->128469
/*128455*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128457*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*128460*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*128469*/      /*SwitchType*/ 14, MVT::v16f32,// ->128485
/*128471*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128473*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*128476*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*128485*/      0, // EndSwitchType
/*128486*/    /*Scope*/ 36, /*->128523*/
/*128487*/      OPC_CheckChild2Integer, 6, 
/*128489*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->128506
/*128492*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128494*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*128497*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*128506*/      /*SwitchType*/ 14, MVT::v16f32,// ->128522
/*128508*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128510*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*128513*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*128522*/      0, // EndSwitchType
/*128523*/    /*Scope*/ 36, /*->128560*/
/*128524*/      OPC_CheckChild2Integer, 7, 
/*128526*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->128543
/*128529*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128531*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*128534*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*128543*/      /*SwitchType*/ 14, MVT::v16f32,// ->128559
/*128545*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128547*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*128550*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*128559*/      0, // EndSwitchType
/*128560*/    /*Scope*/ 18, /*->128579*/
/*128561*/      OPC_CheckChild2Integer, 8, 
/*128563*/      OPC_CheckType, MVT::v16f32,
/*128565*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128567*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*128570*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*128579*/    /*Scope*/ 18, /*->128598*/
/*128580*/      OPC_CheckChild2Integer, 9, 
/*128582*/      OPC_CheckType, MVT::v16f32,
/*128584*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128586*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*128589*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*128598*/    /*Scope*/ 18, /*->128617*/
/*128599*/      OPC_CheckChild2Integer, 10, 
/*128601*/      OPC_CheckType, MVT::v16f32,
/*128603*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128605*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*128608*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*128617*/    /*Scope*/ 18, /*->128636*/
/*128618*/      OPC_CheckChild2Integer, 11, 
/*128620*/      OPC_CheckType, MVT::v16f32,
/*128622*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128624*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*128627*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*128636*/    /*Scope*/ 18, /*->128655*/
/*128637*/      OPC_CheckChild2Integer, 12, 
/*128639*/      OPC_CheckType, MVT::v16f32,
/*128641*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128643*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*128646*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*128655*/    /*Scope*/ 18, /*->128674*/
/*128656*/      OPC_CheckChild2Integer, 13, 
/*128658*/      OPC_CheckType, MVT::v16f32,
/*128660*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128662*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*128665*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*128674*/    /*Scope*/ 18, /*->128693*/
/*128675*/      OPC_CheckChild2Integer, 14, 
/*128677*/      OPC_CheckType, MVT::v16f32,
/*128679*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128681*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*128684*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*128693*/    /*Scope*/ 18, /*->128712*/
/*128694*/      OPC_CheckChild2Integer, 15, 
/*128696*/      OPC_CheckType, MVT::v16f32,
/*128698*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128700*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*128703*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*128712*/    /*Scope*/ 31, /*->128744*/
/*128713*/      OPC_RecordChild2, // #2 = $index
/*128714*/      OPC_CheckChild2Type, MVT::i32,
/*128716*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->128730
/*128719*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128721*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*128730*/      /*SwitchType*/ 11, MVT::v4f32,// ->128743
/*128732*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128734*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*128743*/      0, // EndSwitchType
/*128744*/    0, /*End of Scope*/
/*128745*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->131149
/*128749*/    OPC_Scope, 88|128,1/*216*/, /*->128968*/ // 11 children in Scope
/*128752*/      OPC_CheckChild0Integer, 0, 
/*128754*/      OPC_CheckChild0Type, MVT::i32,
/*128756*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128757*/      OPC_CheckChild1Type, MVT::v4f32,
/*128759*/      OPC_RecordChild2, // #1 = $srcx
/*128760*/      OPC_MoveChild2,
/*128761*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128764*/      OPC_CheckType, MVT::i32,
/*128766*/      OPC_MoveParent,
/*128767*/      OPC_RecordChild3, // #2 = $srcy
/*128768*/      OPC_MoveChild3,
/*128769*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128772*/      OPC_CheckType, MVT::i32,
/*128774*/      OPC_MoveParent,
/*128775*/      OPC_RecordChild4, // #3 = $srcz
/*128776*/      OPC_MoveChild4,
/*128777*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128780*/      OPC_CheckType, MVT::i32,
/*128782*/      OPC_MoveParent,
/*128783*/      OPC_RecordChild5, // #4 = $srcw
/*128784*/      OPC_MoveChild5,
/*128785*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128788*/      OPC_CheckType, MVT::i32,
/*128790*/      OPC_MoveParent,
/*128791*/      OPC_RecordChild6, // #5 = $offsetx
/*128792*/      OPC_MoveChild6,
/*128793*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128796*/      OPC_CheckType, MVT::i32,
/*128798*/      OPC_MoveParent,
/*128799*/      OPC_RecordChild7, // #6 = $offsety
/*128800*/      OPC_MoveChild7,
/*128801*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128804*/      OPC_CheckType, MVT::i32,
/*128806*/      OPC_MoveParent,
/*128807*/      OPC_MoveChild, 8,
/*128809*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128812*/      OPC_RecordNode, // #7 = $offsetz
/*128813*/      OPC_CheckType, MVT::i32,
/*128815*/      OPC_MoveParent,
/*128816*/      OPC_MoveChild, 9,
/*128818*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128821*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*128822*/      OPC_CheckType, MVT::i32,
/*128824*/      OPC_MoveParent,
/*128825*/      OPC_MoveChild, 10,
/*128827*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128830*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*128831*/      OPC_CheckType, MVT::i32,
/*128833*/      OPC_MoveParent,
/*128834*/      OPC_MoveChild, 11,
/*128836*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128839*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*128840*/      OPC_CheckType, MVT::i32,
/*128842*/      OPC_MoveParent,
/*128843*/      OPC_MoveChild, 12,
/*128845*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128848*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*128849*/      OPC_CheckType, MVT::i32,
/*128851*/      OPC_MoveParent,
/*128852*/      OPC_MoveChild, 13,
/*128854*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128857*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*128858*/      OPC_CheckType, MVT::i32,
/*128860*/      OPC_MoveParent,
/*128861*/      OPC_MoveChild, 14,
/*128863*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128866*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*128867*/      OPC_CheckType, MVT::i32,
/*128869*/      OPC_MoveParent,
/*128870*/      OPC_MoveChild, 15,
/*128872*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128875*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*128876*/      OPC_CheckType, MVT::i32,
/*128878*/      OPC_MoveParent,
/*128879*/      OPC_MoveChild, 16,
/*128881*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128884*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*128885*/      OPC_CheckType, MVT::i32,
/*128887*/      OPC_MoveParent,
/*128888*/      OPC_MoveChild, 17,
/*128890*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128893*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*128894*/      OPC_CheckType, MVT::i32,
/*128896*/      OPC_MoveParent,
/*128897*/      OPC_MoveChild, 18,
/*128899*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128902*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*128903*/      OPC_CheckType, MVT::i32,
/*128905*/      OPC_MoveParent,
/*128906*/      OPC_CheckType, MVT::v4f32,
/*128908*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*128910*/      OPC_EmitConvertToTarget, 1,
/*128912*/      OPC_EmitConvertToTarget, 2,
/*128914*/      OPC_EmitConvertToTarget, 3,
/*128916*/      OPC_EmitConvertToTarget, 4,
/*128918*/      OPC_EmitConvertToTarget, 5,
/*128920*/      OPC_EmitConvertToTarget, 6,
/*128922*/      OPC_EmitConvertToTarget, 7,
/*128924*/      OPC_EmitConvertToTarget, 8,
/*128926*/      OPC_EmitConvertToTarget, 9,
/*128928*/      OPC_EmitConvertToTarget, 10,
/*128930*/      OPC_EmitConvertToTarget, 11,
/*128932*/      OPC_EmitConvertToTarget, 12,
/*128934*/      OPC_EmitConvertToTarget, 13,
/*128936*/      OPC_EmitConvertToTarget, 14,
/*128938*/      OPC_EmitConvertToTarget, 15,
/*128940*/      OPC_EmitConvertToTarget, 16,
/*128942*/      OPC_EmitConvertToTarget, 17,
/*128944*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*128968*/    /*Scope*/ 88|128,1/*216*/, /*->129186*/
/*128970*/      OPC_CheckChild0Integer, 1, 
/*128972*/      OPC_CheckChild0Type, MVT::i32,
/*128974*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*128975*/      OPC_CheckChild1Type, MVT::v4f32,
/*128977*/      OPC_RecordChild2, // #1 = $srcx
/*128978*/      OPC_MoveChild2,
/*128979*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128982*/      OPC_CheckType, MVT::i32,
/*128984*/      OPC_MoveParent,
/*128985*/      OPC_RecordChild3, // #2 = $srcy
/*128986*/      OPC_MoveChild3,
/*128987*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128990*/      OPC_CheckType, MVT::i32,
/*128992*/      OPC_MoveParent,
/*128993*/      OPC_RecordChild4, // #3 = $srcz
/*128994*/      OPC_MoveChild4,
/*128995*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*128998*/      OPC_CheckType, MVT::i32,
/*129000*/      OPC_MoveParent,
/*129001*/      OPC_RecordChild5, // #4 = $srcw
/*129002*/      OPC_MoveChild5,
/*129003*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129006*/      OPC_CheckType, MVT::i32,
/*129008*/      OPC_MoveParent,
/*129009*/      OPC_RecordChild6, // #5 = $offsetx
/*129010*/      OPC_MoveChild6,
/*129011*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129014*/      OPC_CheckType, MVT::i32,
/*129016*/      OPC_MoveParent,
/*129017*/      OPC_RecordChild7, // #6 = $offsety
/*129018*/      OPC_MoveChild7,
/*129019*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129022*/      OPC_CheckType, MVT::i32,
/*129024*/      OPC_MoveParent,
/*129025*/      OPC_MoveChild, 8,
/*129027*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129030*/      OPC_RecordNode, // #7 = $offsetz
/*129031*/      OPC_CheckType, MVT::i32,
/*129033*/      OPC_MoveParent,
/*129034*/      OPC_MoveChild, 9,
/*129036*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129039*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129040*/      OPC_CheckType, MVT::i32,
/*129042*/      OPC_MoveParent,
/*129043*/      OPC_MoveChild, 10,
/*129045*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129048*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129049*/      OPC_CheckType, MVT::i32,
/*129051*/      OPC_MoveParent,
/*129052*/      OPC_MoveChild, 11,
/*129054*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129057*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129058*/      OPC_CheckType, MVT::i32,
/*129060*/      OPC_MoveParent,
/*129061*/      OPC_MoveChild, 12,
/*129063*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129066*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129067*/      OPC_CheckType, MVT::i32,
/*129069*/      OPC_MoveParent,
/*129070*/      OPC_MoveChild, 13,
/*129072*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129075*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129076*/      OPC_CheckType, MVT::i32,
/*129078*/      OPC_MoveParent,
/*129079*/      OPC_MoveChild, 14,
/*129081*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129084*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129085*/      OPC_CheckType, MVT::i32,
/*129087*/      OPC_MoveParent,
/*129088*/      OPC_MoveChild, 15,
/*129090*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129093*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129094*/      OPC_CheckType, MVT::i32,
/*129096*/      OPC_MoveParent,
/*129097*/      OPC_MoveChild, 16,
/*129099*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129102*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129103*/      OPC_CheckType, MVT::i32,
/*129105*/      OPC_MoveParent,
/*129106*/      OPC_MoveChild, 17,
/*129108*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129111*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129112*/      OPC_CheckType, MVT::i32,
/*129114*/      OPC_MoveParent,
/*129115*/      OPC_MoveChild, 18,
/*129117*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129120*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129121*/      OPC_CheckType, MVT::i32,
/*129123*/      OPC_MoveParent,
/*129124*/      OPC_CheckType, MVT::v4f32,
/*129126*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129128*/      OPC_EmitConvertToTarget, 1,
/*129130*/      OPC_EmitConvertToTarget, 2,
/*129132*/      OPC_EmitConvertToTarget, 3,
/*129134*/      OPC_EmitConvertToTarget, 4,
/*129136*/      OPC_EmitConvertToTarget, 5,
/*129138*/      OPC_EmitConvertToTarget, 6,
/*129140*/      OPC_EmitConvertToTarget, 7,
/*129142*/      OPC_EmitConvertToTarget, 8,
/*129144*/      OPC_EmitConvertToTarget, 9,
/*129146*/      OPC_EmitConvertToTarget, 10,
/*129148*/      OPC_EmitConvertToTarget, 11,
/*129150*/      OPC_EmitConvertToTarget, 12,
/*129152*/      OPC_EmitConvertToTarget, 13,
/*129154*/      OPC_EmitConvertToTarget, 14,
/*129156*/      OPC_EmitConvertToTarget, 15,
/*129158*/      OPC_EmitConvertToTarget, 16,
/*129160*/      OPC_EmitConvertToTarget, 17,
/*129162*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129186*/    /*Scope*/ 88|128,1/*216*/, /*->129404*/
/*129188*/      OPC_CheckChild0Integer, 2, 
/*129190*/      OPC_CheckChild0Type, MVT::i32,
/*129192*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129193*/      OPC_CheckChild1Type, MVT::v4f32,
/*129195*/      OPC_RecordChild2, // #1 = $srcx
/*129196*/      OPC_MoveChild2,
/*129197*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129200*/      OPC_CheckType, MVT::i32,
/*129202*/      OPC_MoveParent,
/*129203*/      OPC_RecordChild3, // #2 = $srcy
/*129204*/      OPC_MoveChild3,
/*129205*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129208*/      OPC_CheckType, MVT::i32,
/*129210*/      OPC_MoveParent,
/*129211*/      OPC_RecordChild4, // #3 = $srcz
/*129212*/      OPC_MoveChild4,
/*129213*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129216*/      OPC_CheckType, MVT::i32,
/*129218*/      OPC_MoveParent,
/*129219*/      OPC_RecordChild5, // #4 = $srcw
/*129220*/      OPC_MoveChild5,
/*129221*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129224*/      OPC_CheckType, MVT::i32,
/*129226*/      OPC_MoveParent,
/*129227*/      OPC_RecordChild6, // #5 = $offsetx
/*129228*/      OPC_MoveChild6,
/*129229*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129232*/      OPC_CheckType, MVT::i32,
/*129234*/      OPC_MoveParent,
/*129235*/      OPC_RecordChild7, // #6 = $offsety
/*129236*/      OPC_MoveChild7,
/*129237*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129240*/      OPC_CheckType, MVT::i32,
/*129242*/      OPC_MoveParent,
/*129243*/      OPC_MoveChild, 8,
/*129245*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129248*/      OPC_RecordNode, // #7 = $offsetz
/*129249*/      OPC_CheckType, MVT::i32,
/*129251*/      OPC_MoveParent,
/*129252*/      OPC_MoveChild, 9,
/*129254*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129257*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129258*/      OPC_CheckType, MVT::i32,
/*129260*/      OPC_MoveParent,
/*129261*/      OPC_MoveChild, 10,
/*129263*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129266*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129267*/      OPC_CheckType, MVT::i32,
/*129269*/      OPC_MoveParent,
/*129270*/      OPC_MoveChild, 11,
/*129272*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129275*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129276*/      OPC_CheckType, MVT::i32,
/*129278*/      OPC_MoveParent,
/*129279*/      OPC_MoveChild, 12,
/*129281*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129284*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129285*/      OPC_CheckType, MVT::i32,
/*129287*/      OPC_MoveParent,
/*129288*/      OPC_MoveChild, 13,
/*129290*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129293*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129294*/      OPC_CheckType, MVT::i32,
/*129296*/      OPC_MoveParent,
/*129297*/      OPC_MoveChild, 14,
/*129299*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129302*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129303*/      OPC_CheckType, MVT::i32,
/*129305*/      OPC_MoveParent,
/*129306*/      OPC_MoveChild, 15,
/*129308*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129311*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129312*/      OPC_CheckType, MVT::i32,
/*129314*/      OPC_MoveParent,
/*129315*/      OPC_MoveChild, 16,
/*129317*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129320*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129321*/      OPC_CheckType, MVT::i32,
/*129323*/      OPC_MoveParent,
/*129324*/      OPC_MoveChild, 17,
/*129326*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129329*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129330*/      OPC_CheckType, MVT::i32,
/*129332*/      OPC_MoveParent,
/*129333*/      OPC_MoveChild, 18,
/*129335*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129338*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129339*/      OPC_CheckType, MVT::i32,
/*129341*/      OPC_MoveParent,
/*129342*/      OPC_CheckType, MVT::v4f32,
/*129344*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129346*/      OPC_EmitConvertToTarget, 1,
/*129348*/      OPC_EmitConvertToTarget, 2,
/*129350*/      OPC_EmitConvertToTarget, 3,
/*129352*/      OPC_EmitConvertToTarget, 4,
/*129354*/      OPC_EmitConvertToTarget, 5,
/*129356*/      OPC_EmitConvertToTarget, 6,
/*129358*/      OPC_EmitConvertToTarget, 7,
/*129360*/      OPC_EmitConvertToTarget, 8,
/*129362*/      OPC_EmitConvertToTarget, 9,
/*129364*/      OPC_EmitConvertToTarget, 10,
/*129366*/      OPC_EmitConvertToTarget, 11,
/*129368*/      OPC_EmitConvertToTarget, 12,
/*129370*/      OPC_EmitConvertToTarget, 13,
/*129372*/      OPC_EmitConvertToTarget, 14,
/*129374*/      OPC_EmitConvertToTarget, 15,
/*129376*/      OPC_EmitConvertToTarget, 16,
/*129378*/      OPC_EmitConvertToTarget, 17,
/*129380*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129404*/    /*Scope*/ 88|128,1/*216*/, /*->129622*/
/*129406*/      OPC_CheckChild0Integer, 3, 
/*129408*/      OPC_CheckChild0Type, MVT::i32,
/*129410*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129411*/      OPC_CheckChild1Type, MVT::v4f32,
/*129413*/      OPC_RecordChild2, // #1 = $srcx
/*129414*/      OPC_MoveChild2,
/*129415*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129418*/      OPC_CheckType, MVT::i32,
/*129420*/      OPC_MoveParent,
/*129421*/      OPC_RecordChild3, // #2 = $srcy
/*129422*/      OPC_MoveChild3,
/*129423*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129426*/      OPC_CheckType, MVT::i32,
/*129428*/      OPC_MoveParent,
/*129429*/      OPC_RecordChild4, // #3 = $srcz
/*129430*/      OPC_MoveChild4,
/*129431*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129434*/      OPC_CheckType, MVT::i32,
/*129436*/      OPC_MoveParent,
/*129437*/      OPC_RecordChild5, // #4 = $srcw
/*129438*/      OPC_MoveChild5,
/*129439*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129442*/      OPC_CheckType, MVT::i32,
/*129444*/      OPC_MoveParent,
/*129445*/      OPC_RecordChild6, // #5 = $offsetx
/*129446*/      OPC_MoveChild6,
/*129447*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129450*/      OPC_CheckType, MVT::i32,
/*129452*/      OPC_MoveParent,
/*129453*/      OPC_RecordChild7, // #6 = $offsety
/*129454*/      OPC_MoveChild7,
/*129455*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129458*/      OPC_CheckType, MVT::i32,
/*129460*/      OPC_MoveParent,
/*129461*/      OPC_MoveChild, 8,
/*129463*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129466*/      OPC_RecordNode, // #7 = $offsetz
/*129467*/      OPC_CheckType, MVT::i32,
/*129469*/      OPC_MoveParent,
/*129470*/      OPC_MoveChild, 9,
/*129472*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129475*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129476*/      OPC_CheckType, MVT::i32,
/*129478*/      OPC_MoveParent,
/*129479*/      OPC_MoveChild, 10,
/*129481*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129484*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129485*/      OPC_CheckType, MVT::i32,
/*129487*/      OPC_MoveParent,
/*129488*/      OPC_MoveChild, 11,
/*129490*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129493*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129494*/      OPC_CheckType, MVT::i32,
/*129496*/      OPC_MoveParent,
/*129497*/      OPC_MoveChild, 12,
/*129499*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129502*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129503*/      OPC_CheckType, MVT::i32,
/*129505*/      OPC_MoveParent,
/*129506*/      OPC_MoveChild, 13,
/*129508*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129511*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129512*/      OPC_CheckType, MVT::i32,
/*129514*/      OPC_MoveParent,
/*129515*/      OPC_MoveChild, 14,
/*129517*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129520*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129521*/      OPC_CheckType, MVT::i32,
/*129523*/      OPC_MoveParent,
/*129524*/      OPC_MoveChild, 15,
/*129526*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129529*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129530*/      OPC_CheckType, MVT::i32,
/*129532*/      OPC_MoveParent,
/*129533*/      OPC_MoveChild, 16,
/*129535*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129538*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129539*/      OPC_CheckType, MVT::i32,
/*129541*/      OPC_MoveParent,
/*129542*/      OPC_MoveChild, 17,
/*129544*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129547*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129548*/      OPC_CheckType, MVT::i32,
/*129550*/      OPC_MoveParent,
/*129551*/      OPC_MoveChild, 18,
/*129553*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129556*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129557*/      OPC_CheckType, MVT::i32,
/*129559*/      OPC_MoveParent,
/*129560*/      OPC_CheckType, MVT::v4f32,
/*129562*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129564*/      OPC_EmitConvertToTarget, 1,
/*129566*/      OPC_EmitConvertToTarget, 2,
/*129568*/      OPC_EmitConvertToTarget, 3,
/*129570*/      OPC_EmitConvertToTarget, 4,
/*129572*/      OPC_EmitConvertToTarget, 5,
/*129574*/      OPC_EmitConvertToTarget, 6,
/*129576*/      OPC_EmitConvertToTarget, 7,
/*129578*/      OPC_EmitConvertToTarget, 8,
/*129580*/      OPC_EmitConvertToTarget, 9,
/*129582*/      OPC_EmitConvertToTarget, 10,
/*129584*/      OPC_EmitConvertToTarget, 11,
/*129586*/      OPC_EmitConvertToTarget, 12,
/*129588*/      OPC_EmitConvertToTarget, 13,
/*129590*/      OPC_EmitConvertToTarget, 14,
/*129592*/      OPC_EmitConvertToTarget, 15,
/*129594*/      OPC_EmitConvertToTarget, 16,
/*129596*/      OPC_EmitConvertToTarget, 17,
/*129598*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129622*/    /*Scope*/ 88|128,1/*216*/, /*->129840*/
/*129624*/      OPC_CheckChild0Integer, 4, 
/*129626*/      OPC_CheckChild0Type, MVT::i32,
/*129628*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129629*/      OPC_CheckChild1Type, MVT::v4f32,
/*129631*/      OPC_RecordChild2, // #1 = $srcx
/*129632*/      OPC_MoveChild2,
/*129633*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129636*/      OPC_CheckType, MVT::i32,
/*129638*/      OPC_MoveParent,
/*129639*/      OPC_RecordChild3, // #2 = $srcy
/*129640*/      OPC_MoveChild3,
/*129641*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129644*/      OPC_CheckType, MVT::i32,
/*129646*/      OPC_MoveParent,
/*129647*/      OPC_RecordChild4, // #3 = $srcz
/*129648*/      OPC_MoveChild4,
/*129649*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129652*/      OPC_CheckType, MVT::i32,
/*129654*/      OPC_MoveParent,
/*129655*/      OPC_RecordChild5, // #4 = $srcw
/*129656*/      OPC_MoveChild5,
/*129657*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129660*/      OPC_CheckType, MVT::i32,
/*129662*/      OPC_MoveParent,
/*129663*/      OPC_RecordChild6, // #5 = $offsetx
/*129664*/      OPC_MoveChild6,
/*129665*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129668*/      OPC_CheckType, MVT::i32,
/*129670*/      OPC_MoveParent,
/*129671*/      OPC_RecordChild7, // #6 = $offsety
/*129672*/      OPC_MoveChild7,
/*129673*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129676*/      OPC_CheckType, MVT::i32,
/*129678*/      OPC_MoveParent,
/*129679*/      OPC_MoveChild, 8,
/*129681*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129684*/      OPC_RecordNode, // #7 = $offsetz
/*129685*/      OPC_CheckType, MVT::i32,
/*129687*/      OPC_MoveParent,
/*129688*/      OPC_MoveChild, 9,
/*129690*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129693*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129694*/      OPC_CheckType, MVT::i32,
/*129696*/      OPC_MoveParent,
/*129697*/      OPC_MoveChild, 10,
/*129699*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129702*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129703*/      OPC_CheckType, MVT::i32,
/*129705*/      OPC_MoveParent,
/*129706*/      OPC_MoveChild, 11,
/*129708*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129711*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129712*/      OPC_CheckType, MVT::i32,
/*129714*/      OPC_MoveParent,
/*129715*/      OPC_MoveChild, 12,
/*129717*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129720*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129721*/      OPC_CheckType, MVT::i32,
/*129723*/      OPC_MoveParent,
/*129724*/      OPC_MoveChild, 13,
/*129726*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129729*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129730*/      OPC_CheckType, MVT::i32,
/*129732*/      OPC_MoveParent,
/*129733*/      OPC_MoveChild, 14,
/*129735*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129738*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129739*/      OPC_CheckType, MVT::i32,
/*129741*/      OPC_MoveParent,
/*129742*/      OPC_MoveChild, 15,
/*129744*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129747*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129748*/      OPC_CheckType, MVT::i32,
/*129750*/      OPC_MoveParent,
/*129751*/      OPC_MoveChild, 16,
/*129753*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129756*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129757*/      OPC_CheckType, MVT::i32,
/*129759*/      OPC_MoveParent,
/*129760*/      OPC_MoveChild, 17,
/*129762*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129765*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129766*/      OPC_CheckType, MVT::i32,
/*129768*/      OPC_MoveParent,
/*129769*/      OPC_MoveChild, 18,
/*129771*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129774*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129775*/      OPC_CheckType, MVT::i32,
/*129777*/      OPC_MoveParent,
/*129778*/      OPC_CheckType, MVT::v4f32,
/*129780*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129782*/      OPC_EmitConvertToTarget, 1,
/*129784*/      OPC_EmitConvertToTarget, 2,
/*129786*/      OPC_EmitConvertToTarget, 3,
/*129788*/      OPC_EmitConvertToTarget, 4,
/*129790*/      OPC_EmitConvertToTarget, 5,
/*129792*/      OPC_EmitConvertToTarget, 6,
/*129794*/      OPC_EmitConvertToTarget, 7,
/*129796*/      OPC_EmitConvertToTarget, 8,
/*129798*/      OPC_EmitConvertToTarget, 9,
/*129800*/      OPC_EmitConvertToTarget, 10,
/*129802*/      OPC_EmitConvertToTarget, 11,
/*129804*/      OPC_EmitConvertToTarget, 12,
/*129806*/      OPC_EmitConvertToTarget, 13,
/*129808*/      OPC_EmitConvertToTarget, 14,
/*129810*/      OPC_EmitConvertToTarget, 15,
/*129812*/      OPC_EmitConvertToTarget, 16,
/*129814*/      OPC_EmitConvertToTarget, 17,
/*129816*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*129840*/    /*Scope*/ 88|128,1/*216*/, /*->130058*/
/*129842*/      OPC_CheckChild0Integer, 5, 
/*129844*/      OPC_CheckChild0Type, MVT::i32,
/*129846*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*129847*/      OPC_CheckChild1Type, MVT::v4f32,
/*129849*/      OPC_RecordChild2, // #1 = $srcx
/*129850*/      OPC_MoveChild2,
/*129851*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129854*/      OPC_CheckType, MVT::i32,
/*129856*/      OPC_MoveParent,
/*129857*/      OPC_RecordChild3, // #2 = $srcy
/*129858*/      OPC_MoveChild3,
/*129859*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129862*/      OPC_CheckType, MVT::i32,
/*129864*/      OPC_MoveParent,
/*129865*/      OPC_RecordChild4, // #3 = $srcz
/*129866*/      OPC_MoveChild4,
/*129867*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129870*/      OPC_CheckType, MVT::i32,
/*129872*/      OPC_MoveParent,
/*129873*/      OPC_RecordChild5, // #4 = $srcw
/*129874*/      OPC_MoveChild5,
/*129875*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129878*/      OPC_CheckType, MVT::i32,
/*129880*/      OPC_MoveParent,
/*129881*/      OPC_RecordChild6, // #5 = $offsetx
/*129882*/      OPC_MoveChild6,
/*129883*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129886*/      OPC_CheckType, MVT::i32,
/*129888*/      OPC_MoveParent,
/*129889*/      OPC_RecordChild7, // #6 = $offsety
/*129890*/      OPC_MoveChild7,
/*129891*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129894*/      OPC_CheckType, MVT::i32,
/*129896*/      OPC_MoveParent,
/*129897*/      OPC_MoveChild, 8,
/*129899*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129902*/      OPC_RecordNode, // #7 = $offsetz
/*129903*/      OPC_CheckType, MVT::i32,
/*129905*/      OPC_MoveParent,
/*129906*/      OPC_MoveChild, 9,
/*129908*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129911*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*129912*/      OPC_CheckType, MVT::i32,
/*129914*/      OPC_MoveParent,
/*129915*/      OPC_MoveChild, 10,
/*129917*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129920*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*129921*/      OPC_CheckType, MVT::i32,
/*129923*/      OPC_MoveParent,
/*129924*/      OPC_MoveChild, 11,
/*129926*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129929*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*129930*/      OPC_CheckType, MVT::i32,
/*129932*/      OPC_MoveParent,
/*129933*/      OPC_MoveChild, 12,
/*129935*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129938*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*129939*/      OPC_CheckType, MVT::i32,
/*129941*/      OPC_MoveParent,
/*129942*/      OPC_MoveChild, 13,
/*129944*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129947*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*129948*/      OPC_CheckType, MVT::i32,
/*129950*/      OPC_MoveParent,
/*129951*/      OPC_MoveChild, 14,
/*129953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129956*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*129957*/      OPC_CheckType, MVT::i32,
/*129959*/      OPC_MoveParent,
/*129960*/      OPC_MoveChild, 15,
/*129962*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129965*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*129966*/      OPC_CheckType, MVT::i32,
/*129968*/      OPC_MoveParent,
/*129969*/      OPC_MoveChild, 16,
/*129971*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129974*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*129975*/      OPC_CheckType, MVT::i32,
/*129977*/      OPC_MoveParent,
/*129978*/      OPC_MoveChild, 17,
/*129980*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129983*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*129984*/      OPC_CheckType, MVT::i32,
/*129986*/      OPC_MoveParent,
/*129987*/      OPC_MoveChild, 18,
/*129989*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*129992*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*129993*/      OPC_CheckType, MVT::i32,
/*129995*/      OPC_MoveParent,
/*129996*/      OPC_CheckType, MVT::v4f32,
/*129998*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130000*/      OPC_EmitConvertToTarget, 1,
/*130002*/      OPC_EmitConvertToTarget, 2,
/*130004*/      OPC_EmitConvertToTarget, 3,
/*130006*/      OPC_EmitConvertToTarget, 4,
/*130008*/      OPC_EmitConvertToTarget, 5,
/*130010*/      OPC_EmitConvertToTarget, 6,
/*130012*/      OPC_EmitConvertToTarget, 7,
/*130014*/      OPC_EmitConvertToTarget, 8,
/*130016*/      OPC_EmitConvertToTarget, 9,
/*130018*/      OPC_EmitConvertToTarget, 10,
/*130020*/      OPC_EmitConvertToTarget, 11,
/*130022*/      OPC_EmitConvertToTarget, 12,
/*130024*/      OPC_EmitConvertToTarget, 13,
/*130026*/      OPC_EmitConvertToTarget, 14,
/*130028*/      OPC_EmitConvertToTarget, 15,
/*130030*/      OPC_EmitConvertToTarget, 16,
/*130032*/      OPC_EmitConvertToTarget, 17,
/*130034*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130058*/    /*Scope*/ 88|128,1/*216*/, /*->130276*/
/*130060*/      OPC_CheckChild0Integer, 6, 
/*130062*/      OPC_CheckChild0Type, MVT::i32,
/*130064*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130065*/      OPC_CheckChild1Type, MVT::v4i32,
/*130067*/      OPC_RecordChild2, // #1 = $srcx
/*130068*/      OPC_MoveChild2,
/*130069*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130072*/      OPC_CheckType, MVT::i32,
/*130074*/      OPC_MoveParent,
/*130075*/      OPC_RecordChild3, // #2 = $srcy
/*130076*/      OPC_MoveChild3,
/*130077*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130080*/      OPC_CheckType, MVT::i32,
/*130082*/      OPC_MoveParent,
/*130083*/      OPC_RecordChild4, // #3 = $srcz
/*130084*/      OPC_MoveChild4,
/*130085*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130088*/      OPC_CheckType, MVT::i32,
/*130090*/      OPC_MoveParent,
/*130091*/      OPC_RecordChild5, // #4 = $srcw
/*130092*/      OPC_MoveChild5,
/*130093*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130096*/      OPC_CheckType, MVT::i32,
/*130098*/      OPC_MoveParent,
/*130099*/      OPC_RecordChild6, // #5 = $offsetx
/*130100*/      OPC_MoveChild6,
/*130101*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130104*/      OPC_CheckType, MVT::i32,
/*130106*/      OPC_MoveParent,
/*130107*/      OPC_RecordChild7, // #6 = $offsety
/*130108*/      OPC_MoveChild7,
/*130109*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130112*/      OPC_CheckType, MVT::i32,
/*130114*/      OPC_MoveParent,
/*130115*/      OPC_MoveChild, 8,
/*130117*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130120*/      OPC_RecordNode, // #7 = $offsetz
/*130121*/      OPC_CheckType, MVT::i32,
/*130123*/      OPC_MoveParent,
/*130124*/      OPC_MoveChild, 9,
/*130126*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130129*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130130*/      OPC_CheckType, MVT::i32,
/*130132*/      OPC_MoveParent,
/*130133*/      OPC_MoveChild, 10,
/*130135*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130138*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130139*/      OPC_CheckType, MVT::i32,
/*130141*/      OPC_MoveParent,
/*130142*/      OPC_MoveChild, 11,
/*130144*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130147*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130148*/      OPC_CheckType, MVT::i32,
/*130150*/      OPC_MoveParent,
/*130151*/      OPC_MoveChild, 12,
/*130153*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130156*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130157*/      OPC_CheckType, MVT::i32,
/*130159*/      OPC_MoveParent,
/*130160*/      OPC_MoveChild, 13,
/*130162*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130165*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130166*/      OPC_CheckType, MVT::i32,
/*130168*/      OPC_MoveParent,
/*130169*/      OPC_MoveChild, 14,
/*130171*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130174*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130175*/      OPC_CheckType, MVT::i32,
/*130177*/      OPC_MoveParent,
/*130178*/      OPC_MoveChild, 15,
/*130180*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130183*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130184*/      OPC_CheckType, MVT::i32,
/*130186*/      OPC_MoveParent,
/*130187*/      OPC_MoveChild, 16,
/*130189*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130192*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130193*/      OPC_CheckType, MVT::i32,
/*130195*/      OPC_MoveParent,
/*130196*/      OPC_MoveChild, 17,
/*130198*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130201*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130202*/      OPC_CheckType, MVT::i32,
/*130204*/      OPC_MoveParent,
/*130205*/      OPC_MoveChild, 18,
/*130207*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130210*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130211*/      OPC_CheckType, MVT::i32,
/*130213*/      OPC_MoveParent,
/*130214*/      OPC_CheckType, MVT::v4f32,
/*130216*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130218*/      OPC_EmitConvertToTarget, 1,
/*130220*/      OPC_EmitConvertToTarget, 2,
/*130222*/      OPC_EmitConvertToTarget, 3,
/*130224*/      OPC_EmitConvertToTarget, 4,
/*130226*/      OPC_EmitConvertToTarget, 5,
/*130228*/      OPC_EmitConvertToTarget, 6,
/*130230*/      OPC_EmitConvertToTarget, 7,
/*130232*/      OPC_EmitConvertToTarget, 8,
/*130234*/      OPC_EmitConvertToTarget, 9,
/*130236*/      OPC_EmitConvertToTarget, 10,
/*130238*/      OPC_EmitConvertToTarget, 11,
/*130240*/      OPC_EmitConvertToTarget, 12,
/*130242*/      OPC_EmitConvertToTarget, 13,
/*130244*/      OPC_EmitConvertToTarget, 14,
/*130246*/      OPC_EmitConvertToTarget, 15,
/*130248*/      OPC_EmitConvertToTarget, 16,
/*130250*/      OPC_EmitConvertToTarget, 17,
/*130252*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130276*/    /*Scope*/ 88|128,1/*216*/, /*->130494*/
/*130278*/      OPC_CheckChild0Integer, 7, 
/*130280*/      OPC_CheckChild0Type, MVT::i32,
/*130282*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130283*/      OPC_CheckChild1Type, MVT::v4i32,
/*130285*/      OPC_RecordChild2, // #1 = $srcx
/*130286*/      OPC_MoveChild2,
/*130287*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130290*/      OPC_CheckType, MVT::i32,
/*130292*/      OPC_MoveParent,
/*130293*/      OPC_RecordChild3, // #2 = $srcy
/*130294*/      OPC_MoveChild3,
/*130295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130298*/      OPC_CheckType, MVT::i32,
/*130300*/      OPC_MoveParent,
/*130301*/      OPC_RecordChild4, // #3 = $srcz
/*130302*/      OPC_MoveChild4,
/*130303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130306*/      OPC_CheckType, MVT::i32,
/*130308*/      OPC_MoveParent,
/*130309*/      OPC_RecordChild5, // #4 = $srcw
/*130310*/      OPC_MoveChild5,
/*130311*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130314*/      OPC_CheckType, MVT::i32,
/*130316*/      OPC_MoveParent,
/*130317*/      OPC_RecordChild6, // #5 = $offsetx
/*130318*/      OPC_MoveChild6,
/*130319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130322*/      OPC_CheckType, MVT::i32,
/*130324*/      OPC_MoveParent,
/*130325*/      OPC_RecordChild7, // #6 = $offsety
/*130326*/      OPC_MoveChild7,
/*130327*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130330*/      OPC_CheckType, MVT::i32,
/*130332*/      OPC_MoveParent,
/*130333*/      OPC_MoveChild, 8,
/*130335*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130338*/      OPC_RecordNode, // #7 = $offsetz
/*130339*/      OPC_CheckType, MVT::i32,
/*130341*/      OPC_MoveParent,
/*130342*/      OPC_MoveChild, 9,
/*130344*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130347*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130348*/      OPC_CheckType, MVT::i32,
/*130350*/      OPC_MoveParent,
/*130351*/      OPC_MoveChild, 10,
/*130353*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130356*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130357*/      OPC_CheckType, MVT::i32,
/*130359*/      OPC_MoveParent,
/*130360*/      OPC_MoveChild, 11,
/*130362*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130365*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130366*/      OPC_CheckType, MVT::i32,
/*130368*/      OPC_MoveParent,
/*130369*/      OPC_MoveChild, 12,
/*130371*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130374*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130375*/      OPC_CheckType, MVT::i32,
/*130377*/      OPC_MoveParent,
/*130378*/      OPC_MoveChild, 13,
/*130380*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130383*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130384*/      OPC_CheckType, MVT::i32,
/*130386*/      OPC_MoveParent,
/*130387*/      OPC_MoveChild, 14,
/*130389*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130392*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130393*/      OPC_CheckType, MVT::i32,
/*130395*/      OPC_MoveParent,
/*130396*/      OPC_MoveChild, 15,
/*130398*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130401*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130402*/      OPC_CheckType, MVT::i32,
/*130404*/      OPC_MoveParent,
/*130405*/      OPC_MoveChild, 16,
/*130407*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130410*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130411*/      OPC_CheckType, MVT::i32,
/*130413*/      OPC_MoveParent,
/*130414*/      OPC_MoveChild, 17,
/*130416*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130419*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130420*/      OPC_CheckType, MVT::i32,
/*130422*/      OPC_MoveParent,
/*130423*/      OPC_MoveChild, 18,
/*130425*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130428*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130429*/      OPC_CheckType, MVT::i32,
/*130431*/      OPC_MoveParent,
/*130432*/      OPC_CheckType, MVT::v4f32,
/*130434*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130436*/      OPC_EmitConvertToTarget, 1,
/*130438*/      OPC_EmitConvertToTarget, 2,
/*130440*/      OPC_EmitConvertToTarget, 3,
/*130442*/      OPC_EmitConvertToTarget, 4,
/*130444*/      OPC_EmitConvertToTarget, 5,
/*130446*/      OPC_EmitConvertToTarget, 6,
/*130448*/      OPC_EmitConvertToTarget, 7,
/*130450*/      OPC_EmitConvertToTarget, 8,
/*130452*/      OPC_EmitConvertToTarget, 9,
/*130454*/      OPC_EmitConvertToTarget, 10,
/*130456*/      OPC_EmitConvertToTarget, 11,
/*130458*/      OPC_EmitConvertToTarget, 12,
/*130460*/      OPC_EmitConvertToTarget, 13,
/*130462*/      OPC_EmitConvertToTarget, 14,
/*130464*/      OPC_EmitConvertToTarget, 15,
/*130466*/      OPC_EmitConvertToTarget, 16,
/*130468*/      OPC_EmitConvertToTarget, 17,
/*130470*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130494*/    /*Scope*/ 88|128,1/*216*/, /*->130712*/
/*130496*/      OPC_CheckChild0Integer, 8, 
/*130498*/      OPC_CheckChild0Type, MVT::i32,
/*130500*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130501*/      OPC_CheckChild1Type, MVT::v4f32,
/*130503*/      OPC_RecordChild2, // #1 = $srcx
/*130504*/      OPC_MoveChild2,
/*130505*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130508*/      OPC_CheckType, MVT::i32,
/*130510*/      OPC_MoveParent,
/*130511*/      OPC_RecordChild3, // #2 = $srcy
/*130512*/      OPC_MoveChild3,
/*130513*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130516*/      OPC_CheckType, MVT::i32,
/*130518*/      OPC_MoveParent,
/*130519*/      OPC_RecordChild4, // #3 = $srcz
/*130520*/      OPC_MoveChild4,
/*130521*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130524*/      OPC_CheckType, MVT::i32,
/*130526*/      OPC_MoveParent,
/*130527*/      OPC_RecordChild5, // #4 = $srcw
/*130528*/      OPC_MoveChild5,
/*130529*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130532*/      OPC_CheckType, MVT::i32,
/*130534*/      OPC_MoveParent,
/*130535*/      OPC_RecordChild6, // #5 = $offsetx
/*130536*/      OPC_MoveChild6,
/*130537*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130540*/      OPC_CheckType, MVT::i32,
/*130542*/      OPC_MoveParent,
/*130543*/      OPC_RecordChild7, // #6 = $offsety
/*130544*/      OPC_MoveChild7,
/*130545*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130548*/      OPC_CheckType, MVT::i32,
/*130550*/      OPC_MoveParent,
/*130551*/      OPC_MoveChild, 8,
/*130553*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130556*/      OPC_RecordNode, // #7 = $offsetz
/*130557*/      OPC_CheckType, MVT::i32,
/*130559*/      OPC_MoveParent,
/*130560*/      OPC_MoveChild, 9,
/*130562*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130565*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130566*/      OPC_CheckType, MVT::i32,
/*130568*/      OPC_MoveParent,
/*130569*/      OPC_MoveChild, 10,
/*130571*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130574*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130575*/      OPC_CheckType, MVT::i32,
/*130577*/      OPC_MoveParent,
/*130578*/      OPC_MoveChild, 11,
/*130580*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130583*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130584*/      OPC_CheckType, MVT::i32,
/*130586*/      OPC_MoveParent,
/*130587*/      OPC_MoveChild, 12,
/*130589*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130592*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130593*/      OPC_CheckType, MVT::i32,
/*130595*/      OPC_MoveParent,
/*130596*/      OPC_MoveChild, 13,
/*130598*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130601*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130602*/      OPC_CheckType, MVT::i32,
/*130604*/      OPC_MoveParent,
/*130605*/      OPC_MoveChild, 14,
/*130607*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130610*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130611*/      OPC_CheckType, MVT::i32,
/*130613*/      OPC_MoveParent,
/*130614*/      OPC_MoveChild, 15,
/*130616*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130619*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130620*/      OPC_CheckType, MVT::i32,
/*130622*/      OPC_MoveParent,
/*130623*/      OPC_MoveChild, 16,
/*130625*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130628*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130629*/      OPC_CheckType, MVT::i32,
/*130631*/      OPC_MoveParent,
/*130632*/      OPC_MoveChild, 17,
/*130634*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130637*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130638*/      OPC_CheckType, MVT::i32,
/*130640*/      OPC_MoveParent,
/*130641*/      OPC_MoveChild, 18,
/*130643*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130646*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130647*/      OPC_CheckType, MVT::i32,
/*130649*/      OPC_MoveParent,
/*130650*/      OPC_CheckType, MVT::v4f32,
/*130652*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130654*/      OPC_EmitConvertToTarget, 1,
/*130656*/      OPC_EmitConvertToTarget, 2,
/*130658*/      OPC_EmitConvertToTarget, 3,
/*130660*/      OPC_EmitConvertToTarget, 4,
/*130662*/      OPC_EmitConvertToTarget, 5,
/*130664*/      OPC_EmitConvertToTarget, 6,
/*130666*/      OPC_EmitConvertToTarget, 7,
/*130668*/      OPC_EmitConvertToTarget, 8,
/*130670*/      OPC_EmitConvertToTarget, 9,
/*130672*/      OPC_EmitConvertToTarget, 10,
/*130674*/      OPC_EmitConvertToTarget, 11,
/*130676*/      OPC_EmitConvertToTarget, 12,
/*130678*/      OPC_EmitConvertToTarget, 13,
/*130680*/      OPC_EmitConvertToTarget, 14,
/*130682*/      OPC_EmitConvertToTarget, 15,
/*130684*/      OPC_EmitConvertToTarget, 16,
/*130686*/      OPC_EmitConvertToTarget, 17,
/*130688*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130712*/    /*Scope*/ 88|128,1/*216*/, /*->130930*/
/*130714*/      OPC_CheckChild0Integer, 9, 
/*130716*/      OPC_CheckChild0Type, MVT::i32,
/*130718*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130719*/      OPC_CheckChild1Type, MVT::v4f32,
/*130721*/      OPC_RecordChild2, // #1 = $srcx
/*130722*/      OPC_MoveChild2,
/*130723*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130726*/      OPC_CheckType, MVT::i32,
/*130728*/      OPC_MoveParent,
/*130729*/      OPC_RecordChild3, // #2 = $srcy
/*130730*/      OPC_MoveChild3,
/*130731*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130734*/      OPC_CheckType, MVT::i32,
/*130736*/      OPC_MoveParent,
/*130737*/      OPC_RecordChild4, // #3 = $srcz
/*130738*/      OPC_MoveChild4,
/*130739*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130742*/      OPC_CheckType, MVT::i32,
/*130744*/      OPC_MoveParent,
/*130745*/      OPC_RecordChild5, // #4 = $srcw
/*130746*/      OPC_MoveChild5,
/*130747*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130750*/      OPC_CheckType, MVT::i32,
/*130752*/      OPC_MoveParent,
/*130753*/      OPC_RecordChild6, // #5 = $offsetx
/*130754*/      OPC_MoveChild6,
/*130755*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130758*/      OPC_CheckType, MVT::i32,
/*130760*/      OPC_MoveParent,
/*130761*/      OPC_RecordChild7, // #6 = $offsety
/*130762*/      OPC_MoveChild7,
/*130763*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130766*/      OPC_CheckType, MVT::i32,
/*130768*/      OPC_MoveParent,
/*130769*/      OPC_MoveChild, 8,
/*130771*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130774*/      OPC_RecordNode, // #7 = $offsetz
/*130775*/      OPC_CheckType, MVT::i32,
/*130777*/      OPC_MoveParent,
/*130778*/      OPC_MoveChild, 9,
/*130780*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130783*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*130784*/      OPC_CheckType, MVT::i32,
/*130786*/      OPC_MoveParent,
/*130787*/      OPC_MoveChild, 10,
/*130789*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130792*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*130793*/      OPC_CheckType, MVT::i32,
/*130795*/      OPC_MoveParent,
/*130796*/      OPC_MoveChild, 11,
/*130798*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130801*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*130802*/      OPC_CheckType, MVT::i32,
/*130804*/      OPC_MoveParent,
/*130805*/      OPC_MoveChild, 12,
/*130807*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130810*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*130811*/      OPC_CheckType, MVT::i32,
/*130813*/      OPC_MoveParent,
/*130814*/      OPC_MoveChild, 13,
/*130816*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130819*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*130820*/      OPC_CheckType, MVT::i32,
/*130822*/      OPC_MoveParent,
/*130823*/      OPC_MoveChild, 14,
/*130825*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130828*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*130829*/      OPC_CheckType, MVT::i32,
/*130831*/      OPC_MoveParent,
/*130832*/      OPC_MoveChild, 15,
/*130834*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130837*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*130838*/      OPC_CheckType, MVT::i32,
/*130840*/      OPC_MoveParent,
/*130841*/      OPC_MoveChild, 16,
/*130843*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130846*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*130847*/      OPC_CheckType, MVT::i32,
/*130849*/      OPC_MoveParent,
/*130850*/      OPC_MoveChild, 17,
/*130852*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130855*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*130856*/      OPC_CheckType, MVT::i32,
/*130858*/      OPC_MoveParent,
/*130859*/      OPC_MoveChild, 18,
/*130861*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130864*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*130865*/      OPC_CheckType, MVT::i32,
/*130867*/      OPC_MoveParent,
/*130868*/      OPC_CheckType, MVT::v4f32,
/*130870*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*130872*/      OPC_EmitConvertToTarget, 1,
/*130874*/      OPC_EmitConvertToTarget, 2,
/*130876*/      OPC_EmitConvertToTarget, 3,
/*130878*/      OPC_EmitConvertToTarget, 4,
/*130880*/      OPC_EmitConvertToTarget, 5,
/*130882*/      OPC_EmitConvertToTarget, 6,
/*130884*/      OPC_EmitConvertToTarget, 7,
/*130886*/      OPC_EmitConvertToTarget, 8,
/*130888*/      OPC_EmitConvertToTarget, 9,
/*130890*/      OPC_EmitConvertToTarget, 10,
/*130892*/      OPC_EmitConvertToTarget, 11,
/*130894*/      OPC_EmitConvertToTarget, 12,
/*130896*/      OPC_EmitConvertToTarget, 13,
/*130898*/      OPC_EmitConvertToTarget, 14,
/*130900*/      OPC_EmitConvertToTarget, 15,
/*130902*/      OPC_EmitConvertToTarget, 16,
/*130904*/      OPC_EmitConvertToTarget, 17,
/*130906*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*130930*/    /*Scope*/ 88|128,1/*216*/, /*->131148*/
/*130932*/      OPC_CheckChild0Integer, 10, 
/*130934*/      OPC_CheckChild0Type, MVT::i32,
/*130936*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*130937*/      OPC_CheckChild1Type, MVT::v4i32,
/*130939*/      OPC_RecordChild2, // #1 = $srcx
/*130940*/      OPC_MoveChild2,
/*130941*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130944*/      OPC_CheckType, MVT::i32,
/*130946*/      OPC_MoveParent,
/*130947*/      OPC_RecordChild3, // #2 = $srcy
/*130948*/      OPC_MoveChild3,
/*130949*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130952*/      OPC_CheckType, MVT::i32,
/*130954*/      OPC_MoveParent,
/*130955*/      OPC_RecordChild4, // #3 = $srcz
/*130956*/      OPC_MoveChild4,
/*130957*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130960*/      OPC_CheckType, MVT::i32,
/*130962*/      OPC_MoveParent,
/*130963*/      OPC_RecordChild5, // #4 = $srcw
/*130964*/      OPC_MoveChild5,
/*130965*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130968*/      OPC_CheckType, MVT::i32,
/*130970*/      OPC_MoveParent,
/*130971*/      OPC_RecordChild6, // #5 = $offsetx
/*130972*/      OPC_MoveChild6,
/*130973*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130976*/      OPC_CheckType, MVT::i32,
/*130978*/      OPC_MoveParent,
/*130979*/      OPC_RecordChild7, // #6 = $offsety
/*130980*/      OPC_MoveChild7,
/*130981*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130984*/      OPC_CheckType, MVT::i32,
/*130986*/      OPC_MoveParent,
/*130987*/      OPC_MoveChild, 8,
/*130989*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*130992*/      OPC_RecordNode, // #7 = $offsetz
/*130993*/      OPC_CheckType, MVT::i32,
/*130995*/      OPC_MoveParent,
/*130996*/      OPC_MoveChild, 9,
/*130998*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131001*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*131002*/      OPC_CheckType, MVT::i32,
/*131004*/      OPC_MoveParent,
/*131005*/      OPC_MoveChild, 10,
/*131007*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131010*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*131011*/      OPC_CheckType, MVT::i32,
/*131013*/      OPC_MoveParent,
/*131014*/      OPC_MoveChild, 11,
/*131016*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131019*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*131020*/      OPC_CheckType, MVT::i32,
/*131022*/      OPC_MoveParent,
/*131023*/      OPC_MoveChild, 12,
/*131025*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131028*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*131029*/      OPC_CheckType, MVT::i32,
/*131031*/      OPC_MoveParent,
/*131032*/      OPC_MoveChild, 13,
/*131034*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131037*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*131038*/      OPC_CheckType, MVT::i32,
/*131040*/      OPC_MoveParent,
/*131041*/      OPC_MoveChild, 14,
/*131043*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131046*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*131047*/      OPC_CheckType, MVT::i32,
/*131049*/      OPC_MoveParent,
/*131050*/      OPC_MoveChild, 15,
/*131052*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131055*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*131056*/      OPC_CheckType, MVT::i32,
/*131058*/      OPC_MoveParent,
/*131059*/      OPC_MoveChild, 16,
/*131061*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131064*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*131065*/      OPC_CheckType, MVT::i32,
/*131067*/      OPC_MoveParent,
/*131068*/      OPC_MoveChild, 17,
/*131070*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131073*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*131074*/      OPC_CheckType, MVT::i32,
/*131076*/      OPC_MoveParent,
/*131077*/      OPC_MoveChild, 18,
/*131079*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131082*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*131083*/      OPC_CheckType, MVT::i32,
/*131085*/      OPC_MoveParent,
/*131086*/      OPC_CheckType, MVT::v4f32,
/*131088*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*131090*/      OPC_EmitConvertToTarget, 1,
/*131092*/      OPC_EmitConvertToTarget, 2,
/*131094*/      OPC_EmitConvertToTarget, 3,
/*131096*/      OPC_EmitConvertToTarget, 4,
/*131098*/      OPC_EmitConvertToTarget, 5,
/*131100*/      OPC_EmitConvertToTarget, 6,
/*131102*/      OPC_EmitConvertToTarget, 7,
/*131104*/      OPC_EmitConvertToTarget, 8,
/*131106*/      OPC_EmitConvertToTarget, 9,
/*131108*/      OPC_EmitConvertToTarget, 10,
/*131110*/      OPC_EmitConvertToTarget, 11,
/*131112*/      OPC_EmitConvertToTarget, 12,
/*131114*/      OPC_EmitConvertToTarget, 13,
/*131116*/      OPC_EmitConvertToTarget, 14,
/*131118*/      OPC_EmitConvertToTarget, 15,
/*131120*/      OPC_EmitConvertToTarget, 16,
/*131122*/      OPC_EmitConvertToTarget, 17,
/*131124*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*131148*/    0, /*End of Scope*/
/*131149*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->132147
/*131153*/    OPC_RecordChild0, // #0 = $addr
/*131154*/    OPC_Scope, 105|128,1/*233*/, /*->131390*/ // 5 children in Scope
/*131157*/      OPC_CheckChild0Type, MVT::v2i32,
/*131159*/      OPC_RecordChild1, // #1 = $rsrc
/*131160*/      OPC_RecordChild2, // #2 = $sampler
/*131161*/      OPC_MoveChild3,
/*131162*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131165*/      OPC_Scope, 44, /*->131211*/ // 5 children in Scope
/*131167*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*131169*/        OPC_MoveParent,
/*131170*/        OPC_EmitInteger, MVT::i16, 15, 
/*131173*/        OPC_EmitInteger, MVT::i1, 1, 
/*131176*/        OPC_EmitInteger, MVT::i1, 0, 
/*131179*/        OPC_EmitInteger, MVT::i1, 0, 
/*131182*/        OPC_EmitInteger, MVT::i1, 0, 
/*131185*/        OPC_EmitInteger, MVT::i1, 0, 
/*131188*/        OPC_EmitInteger, MVT::i1, 0, 
/*131191*/        OPC_EmitInteger, MVT::i1, 0, 
/*131194*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131211*/      /*Scope*/ 44, /*->131256*/
/*131212*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131214*/        OPC_MoveParent,
/*131215*/        OPC_EmitInteger, MVT::i16, 15, 
/*131218*/        OPC_EmitInteger, MVT::i1, 0, 
/*131221*/        OPC_EmitInteger, MVT::i1, 0, 
/*131224*/        OPC_EmitInteger, MVT::i1, 0, 
/*131227*/        OPC_EmitInteger, MVT::i1, 0, 
/*131230*/        OPC_EmitInteger, MVT::i1, 0, 
/*131233*/        OPC_EmitInteger, MVT::i1, 0, 
/*131236*/        OPC_EmitInteger, MVT::i1, 1, 
/*131239*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131256*/      /*Scope*/ 44, /*->131301*/
/*131257*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131259*/        OPC_MoveParent,
/*131260*/        OPC_EmitInteger, MVT::i16, 15, 
/*131263*/        OPC_EmitInteger, MVT::i1, 0, 
/*131266*/        OPC_EmitInteger, MVT::i1, 0, 
/*131269*/        OPC_EmitInteger, MVT::i1, 0, 
/*131272*/        OPC_EmitInteger, MVT::i1, 0, 
/*131275*/        OPC_EmitInteger, MVT::i1, 0, 
/*131278*/        OPC_EmitInteger, MVT::i1, 0, 
/*131281*/        OPC_EmitInteger, MVT::i1, 0, 
/*131284*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131301*/      /*Scope*/ 44, /*->131346*/
/*131302*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131304*/        OPC_MoveParent,
/*131305*/        OPC_EmitInteger, MVT::i16, 15, 
/*131308*/        OPC_EmitInteger, MVT::i1, 0, 
/*131311*/        OPC_EmitInteger, MVT::i1, 0, 
/*131314*/        OPC_EmitInteger, MVT::i1, 0, 
/*131317*/        OPC_EmitInteger, MVT::i1, 0, 
/*131320*/        OPC_EmitInteger, MVT::i1, 0, 
/*131323*/        OPC_EmitInteger, MVT::i1, 0, 
/*131326*/        OPC_EmitInteger, MVT::i1, 1, 
/*131329*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131346*/      /*Scope*/ 42, /*->131389*/
/*131347*/        OPC_MoveParent,
/*131348*/        OPC_EmitInteger, MVT::i16, 15, 
/*131351*/        OPC_EmitInteger, MVT::i1, 0, 
/*131354*/        OPC_EmitInteger, MVT::i1, 0, 
/*131357*/        OPC_EmitInteger, MVT::i1, 0, 
/*131360*/        OPC_EmitInteger, MVT::i1, 0, 
/*131363*/        OPC_EmitInteger, MVT::i1, 0, 
/*131366*/        OPC_EmitInteger, MVT::i1, 0, 
/*131369*/        OPC_EmitInteger, MVT::i1, 0, 
/*131372*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131389*/      0, /*End of Scope*/
/*131390*/    /*Scope*/ 105|128,1/*233*/, /*->131625*/
/*131392*/      OPC_CheckChild0Type, MVT::v4i32,
/*131394*/      OPC_RecordChild1, // #1 = $rsrc
/*131395*/      OPC_RecordChild2, // #2 = $sampler
/*131396*/      OPC_MoveChild3,
/*131397*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131400*/      OPC_Scope, 44, /*->131446*/ // 5 children in Scope
/*131402*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*131404*/        OPC_MoveParent,
/*131405*/        OPC_EmitInteger, MVT::i16, 15, 
/*131408*/        OPC_EmitInteger, MVT::i1, 1, 
/*131411*/        OPC_EmitInteger, MVT::i1, 0, 
/*131414*/        OPC_EmitInteger, MVT::i1, 0, 
/*131417*/        OPC_EmitInteger, MVT::i1, 0, 
/*131420*/        OPC_EmitInteger, MVT::i1, 0, 
/*131423*/        OPC_EmitInteger, MVT::i1, 0, 
/*131426*/        OPC_EmitInteger, MVT::i1, 0, 
/*131429*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131446*/      /*Scope*/ 44, /*->131491*/
/*131447*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131449*/        OPC_MoveParent,
/*131450*/        OPC_EmitInteger, MVT::i16, 15, 
/*131453*/        OPC_EmitInteger, MVT::i1, 0, 
/*131456*/        OPC_EmitInteger, MVT::i1, 0, 
/*131459*/        OPC_EmitInteger, MVT::i1, 0, 
/*131462*/        OPC_EmitInteger, MVT::i1, 0, 
/*131465*/        OPC_EmitInteger, MVT::i1, 0, 
/*131468*/        OPC_EmitInteger, MVT::i1, 0, 
/*131471*/        OPC_EmitInteger, MVT::i1, 1, 
/*131474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131491*/      /*Scope*/ 44, /*->131536*/
/*131492*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131494*/        OPC_MoveParent,
/*131495*/        OPC_EmitInteger, MVT::i16, 15, 
/*131498*/        OPC_EmitInteger, MVT::i1, 0, 
/*131501*/        OPC_EmitInteger, MVT::i1, 0, 
/*131504*/        OPC_EmitInteger, MVT::i1, 0, 
/*131507*/        OPC_EmitInteger, MVT::i1, 0, 
/*131510*/        OPC_EmitInteger, MVT::i1, 0, 
/*131513*/        OPC_EmitInteger, MVT::i1, 0, 
/*131516*/        OPC_EmitInteger, MVT::i1, 0, 
/*131519*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131536*/      /*Scope*/ 44, /*->131581*/
/*131537*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131539*/        OPC_MoveParent,
/*131540*/        OPC_EmitInteger, MVT::i16, 15, 
/*131543*/        OPC_EmitInteger, MVT::i1, 0, 
/*131546*/        OPC_EmitInteger, MVT::i1, 0, 
/*131549*/        OPC_EmitInteger, MVT::i1, 0, 
/*131552*/        OPC_EmitInteger, MVT::i1, 0, 
/*131555*/        OPC_EmitInteger, MVT::i1, 0, 
/*131558*/        OPC_EmitInteger, MVT::i1, 0, 
/*131561*/        OPC_EmitInteger, MVT::i1, 1, 
/*131564*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131581*/      /*Scope*/ 42, /*->131624*/
/*131582*/        OPC_MoveParent,
/*131583*/        OPC_EmitInteger, MVT::i16, 15, 
/*131586*/        OPC_EmitInteger, MVT::i1, 0, 
/*131589*/        OPC_EmitInteger, MVT::i1, 0, 
/*131592*/        OPC_EmitInteger, MVT::i1, 0, 
/*131595*/        OPC_EmitInteger, MVT::i1, 0, 
/*131598*/        OPC_EmitInteger, MVT::i1, 0, 
/*131601*/        OPC_EmitInteger, MVT::i1, 0, 
/*131604*/        OPC_EmitInteger, MVT::i1, 0, 
/*131607*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131624*/      0, /*End of Scope*/
/*131625*/    /*Scope*/ 105|128,1/*233*/, /*->131860*/
/*131627*/      OPC_CheckChild0Type, MVT::v8i32,
/*131629*/      OPC_RecordChild1, // #1 = $rsrc
/*131630*/      OPC_RecordChild2, // #2 = $sampler
/*131631*/      OPC_MoveChild3,
/*131632*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131635*/      OPC_Scope, 44, /*->131681*/ // 5 children in Scope
/*131637*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*131639*/        OPC_MoveParent,
/*131640*/        OPC_EmitInteger, MVT::i16, 15, 
/*131643*/        OPC_EmitInteger, MVT::i1, 1, 
/*131646*/        OPC_EmitInteger, MVT::i1, 0, 
/*131649*/        OPC_EmitInteger, MVT::i1, 0, 
/*131652*/        OPC_EmitInteger, MVT::i1, 0, 
/*131655*/        OPC_EmitInteger, MVT::i1, 0, 
/*131658*/        OPC_EmitInteger, MVT::i1, 0, 
/*131661*/        OPC_EmitInteger, MVT::i1, 0, 
/*131664*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131681*/      /*Scope*/ 44, /*->131726*/
/*131682*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131684*/        OPC_MoveParent,
/*131685*/        OPC_EmitInteger, MVT::i16, 15, 
/*131688*/        OPC_EmitInteger, MVT::i1, 0, 
/*131691*/        OPC_EmitInteger, MVT::i1, 0, 
/*131694*/        OPC_EmitInteger, MVT::i1, 0, 
/*131697*/        OPC_EmitInteger, MVT::i1, 0, 
/*131700*/        OPC_EmitInteger, MVT::i1, 0, 
/*131703*/        OPC_EmitInteger, MVT::i1, 0, 
/*131706*/        OPC_EmitInteger, MVT::i1, 1, 
/*131709*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131726*/      /*Scope*/ 44, /*->131771*/
/*131727*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131729*/        OPC_MoveParent,
/*131730*/        OPC_EmitInteger, MVT::i16, 15, 
/*131733*/        OPC_EmitInteger, MVT::i1, 0, 
/*131736*/        OPC_EmitInteger, MVT::i1, 0, 
/*131739*/        OPC_EmitInteger, MVT::i1, 0, 
/*131742*/        OPC_EmitInteger, MVT::i1, 0, 
/*131745*/        OPC_EmitInteger, MVT::i1, 0, 
/*131748*/        OPC_EmitInteger, MVT::i1, 0, 
/*131751*/        OPC_EmitInteger, MVT::i1, 0, 
/*131754*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131771*/      /*Scope*/ 44, /*->131816*/
/*131772*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*131774*/        OPC_MoveParent,
/*131775*/        OPC_EmitInteger, MVT::i16, 15, 
/*131778*/        OPC_EmitInteger, MVT::i1, 0, 
/*131781*/        OPC_EmitInteger, MVT::i1, 0, 
/*131784*/        OPC_EmitInteger, MVT::i1, 0, 
/*131787*/        OPC_EmitInteger, MVT::i1, 0, 
/*131790*/        OPC_EmitInteger, MVT::i1, 0, 
/*131793*/        OPC_EmitInteger, MVT::i1, 0, 
/*131796*/        OPC_EmitInteger, MVT::i1, 1, 
/*131799*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131816*/      /*Scope*/ 42, /*->131859*/
/*131817*/        OPC_MoveParent,
/*131818*/        OPC_EmitInteger, MVT::i16, 15, 
/*131821*/        OPC_EmitInteger, MVT::i1, 0, 
/*131824*/        OPC_EmitInteger, MVT::i1, 0, 
/*131827*/        OPC_EmitInteger, MVT::i1, 0, 
/*131830*/        OPC_EmitInteger, MVT::i1, 0, 
/*131833*/        OPC_EmitInteger, MVT::i1, 0, 
/*131836*/        OPC_EmitInteger, MVT::i1, 0, 
/*131839*/        OPC_EmitInteger, MVT::i1, 0, 
/*131842*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131859*/      0, /*End of Scope*/
/*131860*/    /*Scope*/ 105|128,1/*233*/, /*->132095*/
/*131862*/      OPC_CheckChild0Type, MVT::v16i32,
/*131864*/      OPC_RecordChild1, // #1 = $rsrc
/*131865*/      OPC_RecordChild2, // #2 = $sampler
/*131866*/      OPC_MoveChild3,
/*131867*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*131870*/      OPC_Scope, 44, /*->131916*/ // 5 children in Scope
/*131872*/        OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*131874*/        OPC_MoveParent,
/*131875*/        OPC_EmitInteger, MVT::i16, 15, 
/*131878*/        OPC_EmitInteger, MVT::i1, 1, 
/*131881*/        OPC_EmitInteger, MVT::i1, 0, 
/*131884*/        OPC_EmitInteger, MVT::i1, 0, 
/*131887*/        OPC_EmitInteger, MVT::i1, 0, 
/*131890*/        OPC_EmitInteger, MVT::i1, 0, 
/*131893*/        OPC_EmitInteger, MVT::i1, 0, 
/*131896*/        OPC_EmitInteger, MVT::i1, 0, 
/*131899*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*131916*/      /*Scope*/ 44, /*->131961*/
/*131917*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*131919*/        OPC_MoveParent,
/*131920*/        OPC_EmitInteger, MVT::i16, 15, 
/*131923*/        OPC_EmitInteger, MVT::i1, 0, 
/*131926*/        OPC_EmitInteger, MVT::i1, 0, 
/*131929*/        OPC_EmitInteger, MVT::i1, 0, 
/*131932*/        OPC_EmitInteger, MVT::i1, 0, 
/*131935*/        OPC_EmitInteger, MVT::i1, 0, 
/*131938*/        OPC_EmitInteger, MVT::i1, 0, 
/*131941*/        OPC_EmitInteger, MVT::i1, 1, 
/*131944*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*131961*/      /*Scope*/ 44, /*->132006*/
/*131962*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*131964*/        OPC_MoveParent,
/*131965*/        OPC_EmitInteger, MVT::i16, 15, 
/*131968*/        OPC_EmitInteger, MVT::i1, 0, 
/*131971*/        OPC_EmitInteger, MVT::i1, 0, 
/*131974*/        OPC_EmitInteger, MVT::i1, 0, 
/*131977*/        OPC_EmitInteger, MVT::i1, 0, 
/*131980*/        OPC_EmitInteger, MVT::i1, 0, 
/*131983*/        OPC_EmitInteger, MVT::i1, 0, 
/*131986*/        OPC_EmitInteger, MVT::i1, 0, 
/*131989*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132006*/      /*Scope*/ 44, /*->132051*/
/*132007*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132009*/        OPC_MoveParent,
/*132010*/        OPC_EmitInteger, MVT::i16, 15, 
/*132013*/        OPC_EmitInteger, MVT::i1, 0, 
/*132016*/        OPC_EmitInteger, MVT::i1, 0, 
/*132019*/        OPC_EmitInteger, MVT::i1, 0, 
/*132022*/        OPC_EmitInteger, MVT::i1, 0, 
/*132025*/        OPC_EmitInteger, MVT::i1, 0, 
/*132028*/        OPC_EmitInteger, MVT::i1, 0, 
/*132031*/        OPC_EmitInteger, MVT::i1, 1, 
/*132034*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132051*/      /*Scope*/ 42, /*->132094*/
/*132052*/        OPC_MoveParent,
/*132053*/        OPC_EmitInteger, MVT::i16, 15, 
/*132056*/        OPC_EmitInteger, MVT::i1, 0, 
/*132059*/        OPC_EmitInteger, MVT::i1, 0, 
/*132062*/        OPC_EmitInteger, MVT::i1, 0, 
/*132065*/        OPC_EmitInteger, MVT::i1, 0, 
/*132068*/        OPC_EmitInteger, MVT::i1, 0, 
/*132071*/        OPC_EmitInteger, MVT::i1, 0, 
/*132074*/        OPC_EmitInteger, MVT::i1, 0, 
/*132077*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132094*/      0, /*End of Scope*/
/*132095*/    /*Scope*/ 50, /*->132146*/
/*132096*/      OPC_CheckChild0Type, MVT::i32,
/*132098*/      OPC_RecordChild1, // #1 = $rsrc
/*132099*/      OPC_RecordChild2, // #2 = $sampler
/*132100*/      OPC_MoveChild3,
/*132101*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132104*/      OPC_MoveParent,
/*132105*/      OPC_EmitInteger, MVT::i16, 15, 
/*132108*/      OPC_EmitInteger, MVT::i1, 0, 
/*132111*/      OPC_EmitInteger, MVT::i1, 0, 
/*132114*/      OPC_EmitInteger, MVT::i1, 0, 
/*132117*/      OPC_EmitInteger, MVT::i1, 0, 
/*132120*/      OPC_EmitInteger, MVT::i1, 0, 
/*132123*/      OPC_EmitInteger, MVT::i1, 0, 
/*132126*/      OPC_EmitInteger, MVT::i1, 0, 
/*132129*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132146*/    0, /*End of Scope*/
/*132147*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->132914
/*132151*/    OPC_RecordChild0, // #0 = $addr
/*132152*/    OPC_Scope, 60|128,1/*188*/, /*->132343*/ // 4 children in Scope
/*132155*/      OPC_CheckChild0Type, MVT::v2i32,
/*132157*/      OPC_RecordChild1, // #1 = $rsrc
/*132158*/      OPC_RecordChild2, // #2 = $sampler
/*132159*/      OPC_MoveChild3,
/*132160*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132163*/      OPC_Scope, 44, /*->132209*/ // 4 children in Scope
/*132165*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132167*/        OPC_MoveParent,
/*132168*/        OPC_EmitInteger, MVT::i16, 15, 
/*132171*/        OPC_EmitInteger, MVT::i1, 0, 
/*132174*/        OPC_EmitInteger, MVT::i1, 0, 
/*132177*/        OPC_EmitInteger, MVT::i1, 0, 
/*132180*/        OPC_EmitInteger, MVT::i1, 0, 
/*132183*/        OPC_EmitInteger, MVT::i1, 0, 
/*132186*/        OPC_EmitInteger, MVT::i1, 0, 
/*132189*/        OPC_EmitInteger, MVT::i1, 1, 
/*132192*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132209*/      /*Scope*/ 44, /*->132254*/
/*132210*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132212*/        OPC_MoveParent,
/*132213*/        OPC_EmitInteger, MVT::i16, 15, 
/*132216*/        OPC_EmitInteger, MVT::i1, 0, 
/*132219*/        OPC_EmitInteger, MVT::i1, 0, 
/*132222*/        OPC_EmitInteger, MVT::i1, 0, 
/*132225*/        OPC_EmitInteger, MVT::i1, 0, 
/*132228*/        OPC_EmitInteger, MVT::i1, 0, 
/*132231*/        OPC_EmitInteger, MVT::i1, 0, 
/*132234*/        OPC_EmitInteger, MVT::i1, 0, 
/*132237*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132254*/      /*Scope*/ 44, /*->132299*/
/*132255*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132257*/        OPC_MoveParent,
/*132258*/        OPC_EmitInteger, MVT::i16, 15, 
/*132261*/        OPC_EmitInteger, MVT::i1, 0, 
/*132264*/        OPC_EmitInteger, MVT::i1, 0, 
/*132267*/        OPC_EmitInteger, MVT::i1, 0, 
/*132270*/        OPC_EmitInteger, MVT::i1, 0, 
/*132273*/        OPC_EmitInteger, MVT::i1, 0, 
/*132276*/        OPC_EmitInteger, MVT::i1, 0, 
/*132279*/        OPC_EmitInteger, MVT::i1, 1, 
/*132282*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132299*/      /*Scope*/ 42, /*->132342*/
/*132300*/        OPC_MoveParent,
/*132301*/        OPC_EmitInteger, MVT::i16, 15, 
/*132304*/        OPC_EmitInteger, MVT::i1, 0, 
/*132307*/        OPC_EmitInteger, MVT::i1, 0, 
/*132310*/        OPC_EmitInteger, MVT::i1, 0, 
/*132313*/        OPC_EmitInteger, MVT::i1, 0, 
/*132316*/        OPC_EmitInteger, MVT::i1, 0, 
/*132319*/        OPC_EmitInteger, MVT::i1, 0, 
/*132322*/        OPC_EmitInteger, MVT::i1, 0, 
/*132325*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132342*/      0, /*End of Scope*/
/*132343*/    /*Scope*/ 60|128,1/*188*/, /*->132533*/
/*132345*/      OPC_CheckChild0Type, MVT::v4i32,
/*132347*/      OPC_RecordChild1, // #1 = $rsrc
/*132348*/      OPC_RecordChild2, // #2 = $sampler
/*132349*/      OPC_MoveChild3,
/*132350*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132353*/      OPC_Scope, 44, /*->132399*/ // 4 children in Scope
/*132355*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132357*/        OPC_MoveParent,
/*132358*/        OPC_EmitInteger, MVT::i16, 15, 
/*132361*/        OPC_EmitInteger, MVT::i1, 0, 
/*132364*/        OPC_EmitInteger, MVT::i1, 0, 
/*132367*/        OPC_EmitInteger, MVT::i1, 0, 
/*132370*/        OPC_EmitInteger, MVT::i1, 0, 
/*132373*/        OPC_EmitInteger, MVT::i1, 0, 
/*132376*/        OPC_EmitInteger, MVT::i1, 0, 
/*132379*/        OPC_EmitInteger, MVT::i1, 1, 
/*132382*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132399*/      /*Scope*/ 44, /*->132444*/
/*132400*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132402*/        OPC_MoveParent,
/*132403*/        OPC_EmitInteger, MVT::i16, 15, 
/*132406*/        OPC_EmitInteger, MVT::i1, 0, 
/*132409*/        OPC_EmitInteger, MVT::i1, 0, 
/*132412*/        OPC_EmitInteger, MVT::i1, 0, 
/*132415*/        OPC_EmitInteger, MVT::i1, 0, 
/*132418*/        OPC_EmitInteger, MVT::i1, 0, 
/*132421*/        OPC_EmitInteger, MVT::i1, 0, 
/*132424*/        OPC_EmitInteger, MVT::i1, 0, 
/*132427*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132444*/      /*Scope*/ 44, /*->132489*/
/*132445*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132447*/        OPC_MoveParent,
/*132448*/        OPC_EmitInteger, MVT::i16, 15, 
/*132451*/        OPC_EmitInteger, MVT::i1, 0, 
/*132454*/        OPC_EmitInteger, MVT::i1, 0, 
/*132457*/        OPC_EmitInteger, MVT::i1, 0, 
/*132460*/        OPC_EmitInteger, MVT::i1, 0, 
/*132463*/        OPC_EmitInteger, MVT::i1, 0, 
/*132466*/        OPC_EmitInteger, MVT::i1, 0, 
/*132469*/        OPC_EmitInteger, MVT::i1, 1, 
/*132472*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132489*/      /*Scope*/ 42, /*->132532*/
/*132490*/        OPC_MoveParent,
/*132491*/        OPC_EmitInteger, MVT::i16, 15, 
/*132494*/        OPC_EmitInteger, MVT::i1, 0, 
/*132497*/        OPC_EmitInteger, MVT::i1, 0, 
/*132500*/        OPC_EmitInteger, MVT::i1, 0, 
/*132503*/        OPC_EmitInteger, MVT::i1, 0, 
/*132506*/        OPC_EmitInteger, MVT::i1, 0, 
/*132509*/        OPC_EmitInteger, MVT::i1, 0, 
/*132512*/        OPC_EmitInteger, MVT::i1, 0, 
/*132515*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132532*/      0, /*End of Scope*/
/*132533*/    /*Scope*/ 60|128,1/*188*/, /*->132723*/
/*132535*/      OPC_CheckChild0Type, MVT::v8i32,
/*132537*/      OPC_RecordChild1, // #1 = $rsrc
/*132538*/      OPC_RecordChild2, // #2 = $sampler
/*132539*/      OPC_MoveChild3,
/*132540*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132543*/      OPC_Scope, 44, /*->132589*/ // 4 children in Scope
/*132545*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132547*/        OPC_MoveParent,
/*132548*/        OPC_EmitInteger, MVT::i16, 15, 
/*132551*/        OPC_EmitInteger, MVT::i1, 0, 
/*132554*/        OPC_EmitInteger, MVT::i1, 0, 
/*132557*/        OPC_EmitInteger, MVT::i1, 0, 
/*132560*/        OPC_EmitInteger, MVT::i1, 0, 
/*132563*/        OPC_EmitInteger, MVT::i1, 0, 
/*132566*/        OPC_EmitInteger, MVT::i1, 0, 
/*132569*/        OPC_EmitInteger, MVT::i1, 1, 
/*132572*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132589*/      /*Scope*/ 44, /*->132634*/
/*132590*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132592*/        OPC_MoveParent,
/*132593*/        OPC_EmitInteger, MVT::i16, 15, 
/*132596*/        OPC_EmitInteger, MVT::i1, 0, 
/*132599*/        OPC_EmitInteger, MVT::i1, 0, 
/*132602*/        OPC_EmitInteger, MVT::i1, 0, 
/*132605*/        OPC_EmitInteger, MVT::i1, 0, 
/*132608*/        OPC_EmitInteger, MVT::i1, 0, 
/*132611*/        OPC_EmitInteger, MVT::i1, 0, 
/*132614*/        OPC_EmitInteger, MVT::i1, 0, 
/*132617*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132634*/      /*Scope*/ 44, /*->132679*/
/*132635*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132637*/        OPC_MoveParent,
/*132638*/        OPC_EmitInteger, MVT::i16, 15, 
/*132641*/        OPC_EmitInteger, MVT::i1, 0, 
/*132644*/        OPC_EmitInteger, MVT::i1, 0, 
/*132647*/        OPC_EmitInteger, MVT::i1, 0, 
/*132650*/        OPC_EmitInteger, MVT::i1, 0, 
/*132653*/        OPC_EmitInteger, MVT::i1, 0, 
/*132656*/        OPC_EmitInteger, MVT::i1, 0, 
/*132659*/        OPC_EmitInteger, MVT::i1, 1, 
/*132662*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132679*/      /*Scope*/ 42, /*->132722*/
/*132680*/        OPC_MoveParent,
/*132681*/        OPC_EmitInteger, MVT::i16, 15, 
/*132684*/        OPC_EmitInteger, MVT::i1, 0, 
/*132687*/        OPC_EmitInteger, MVT::i1, 0, 
/*132690*/        OPC_EmitInteger, MVT::i1, 0, 
/*132693*/        OPC_EmitInteger, MVT::i1, 0, 
/*132696*/        OPC_EmitInteger, MVT::i1, 0, 
/*132699*/        OPC_EmitInteger, MVT::i1, 0, 
/*132702*/        OPC_EmitInteger, MVT::i1, 0, 
/*132705*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132722*/      0, /*End of Scope*/
/*132723*/    /*Scope*/ 60|128,1/*188*/, /*->132913*/
/*132725*/      OPC_CheckChild0Type, MVT::v16i32,
/*132727*/      OPC_RecordChild1, // #1 = $rsrc
/*132728*/      OPC_RecordChild2, // #2 = $sampler
/*132729*/      OPC_MoveChild3,
/*132730*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132733*/      OPC_Scope, 44, /*->132779*/ // 4 children in Scope
/*132735*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132737*/        OPC_MoveParent,
/*132738*/        OPC_EmitInteger, MVT::i16, 15, 
/*132741*/        OPC_EmitInteger, MVT::i1, 0, 
/*132744*/        OPC_EmitInteger, MVT::i1, 0, 
/*132747*/        OPC_EmitInteger, MVT::i1, 0, 
/*132750*/        OPC_EmitInteger, MVT::i1, 0, 
/*132753*/        OPC_EmitInteger, MVT::i1, 0, 
/*132756*/        OPC_EmitInteger, MVT::i1, 0, 
/*132759*/        OPC_EmitInteger, MVT::i1, 1, 
/*132762*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132779*/      /*Scope*/ 44, /*->132824*/
/*132780*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132782*/        OPC_MoveParent,
/*132783*/        OPC_EmitInteger, MVT::i16, 15, 
/*132786*/        OPC_EmitInteger, MVT::i1, 0, 
/*132789*/        OPC_EmitInteger, MVT::i1, 0, 
/*132792*/        OPC_EmitInteger, MVT::i1, 0, 
/*132795*/        OPC_EmitInteger, MVT::i1, 0, 
/*132798*/        OPC_EmitInteger, MVT::i1, 0, 
/*132801*/        OPC_EmitInteger, MVT::i1, 0, 
/*132804*/        OPC_EmitInteger, MVT::i1, 0, 
/*132807*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132824*/      /*Scope*/ 44, /*->132869*/
/*132825*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*132827*/        OPC_MoveParent,
/*132828*/        OPC_EmitInteger, MVT::i16, 15, 
/*132831*/        OPC_EmitInteger, MVT::i1, 0, 
/*132834*/        OPC_EmitInteger, MVT::i1, 0, 
/*132837*/        OPC_EmitInteger, MVT::i1, 0, 
/*132840*/        OPC_EmitInteger, MVT::i1, 0, 
/*132843*/        OPC_EmitInteger, MVT::i1, 0, 
/*132846*/        OPC_EmitInteger, MVT::i1, 0, 
/*132849*/        OPC_EmitInteger, MVT::i1, 1, 
/*132852*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132869*/      /*Scope*/ 42, /*->132912*/
/*132870*/        OPC_MoveParent,
/*132871*/        OPC_EmitInteger, MVT::i16, 15, 
/*132874*/        OPC_EmitInteger, MVT::i1, 0, 
/*132877*/        OPC_EmitInteger, MVT::i1, 0, 
/*132880*/        OPC_EmitInteger, MVT::i1, 0, 
/*132883*/        OPC_EmitInteger, MVT::i1, 0, 
/*132886*/        OPC_EmitInteger, MVT::i1, 0, 
/*132889*/        OPC_EmitInteger, MVT::i1, 0, 
/*132892*/        OPC_EmitInteger, MVT::i1, 0, 
/*132895*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*132912*/      0, /*End of Scope*/
/*132913*/    0, /*End of Scope*/
/*132914*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->133681
/*132918*/    OPC_RecordChild0, // #0 = $addr
/*132919*/    OPC_Scope, 60|128,1/*188*/, /*->133110*/ // 4 children in Scope
/*132922*/      OPC_CheckChild0Type, MVT::v2i32,
/*132924*/      OPC_RecordChild1, // #1 = $rsrc
/*132925*/      OPC_RecordChild2, // #2 = $sampler
/*132926*/      OPC_MoveChild3,
/*132927*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*132930*/      OPC_Scope, 44, /*->132976*/ // 4 children in Scope
/*132932*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*132934*/        OPC_MoveParent,
/*132935*/        OPC_EmitInteger, MVT::i16, 15, 
/*132938*/        OPC_EmitInteger, MVT::i1, 0, 
/*132941*/        OPC_EmitInteger, MVT::i1, 0, 
/*132944*/        OPC_EmitInteger, MVT::i1, 0, 
/*132947*/        OPC_EmitInteger, MVT::i1, 0, 
/*132950*/        OPC_EmitInteger, MVT::i1, 0, 
/*132953*/        OPC_EmitInteger, MVT::i1, 0, 
/*132956*/        OPC_EmitInteger, MVT::i1, 1, 
/*132959*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*132976*/      /*Scope*/ 44, /*->133021*/
/*132977*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*132979*/        OPC_MoveParent,
/*132980*/        OPC_EmitInteger, MVT::i16, 15, 
/*132983*/        OPC_EmitInteger, MVT::i1, 0, 
/*132986*/        OPC_EmitInteger, MVT::i1, 0, 
/*132989*/        OPC_EmitInteger, MVT::i1, 0, 
/*132992*/        OPC_EmitInteger, MVT::i1, 0, 
/*132995*/        OPC_EmitInteger, MVT::i1, 0, 
/*132998*/        OPC_EmitInteger, MVT::i1, 0, 
/*133001*/        OPC_EmitInteger, MVT::i1, 0, 
/*133004*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133021*/      /*Scope*/ 44, /*->133066*/
/*133022*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133024*/        OPC_MoveParent,
/*133025*/        OPC_EmitInteger, MVT::i16, 15, 
/*133028*/        OPC_EmitInteger, MVT::i1, 0, 
/*133031*/        OPC_EmitInteger, MVT::i1, 0, 
/*133034*/        OPC_EmitInteger, MVT::i1, 0, 
/*133037*/        OPC_EmitInteger, MVT::i1, 0, 
/*133040*/        OPC_EmitInteger, MVT::i1, 0, 
/*133043*/        OPC_EmitInteger, MVT::i1, 0, 
/*133046*/        OPC_EmitInteger, MVT::i1, 1, 
/*133049*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133066*/      /*Scope*/ 42, /*->133109*/
/*133067*/        OPC_MoveParent,
/*133068*/        OPC_EmitInteger, MVT::i16, 15, 
/*133071*/        OPC_EmitInteger, MVT::i1, 0, 
/*133074*/        OPC_EmitInteger, MVT::i1, 0, 
/*133077*/        OPC_EmitInteger, MVT::i1, 0, 
/*133080*/        OPC_EmitInteger, MVT::i1, 0, 
/*133083*/        OPC_EmitInteger, MVT::i1, 0, 
/*133086*/        OPC_EmitInteger, MVT::i1, 0, 
/*133089*/        OPC_EmitInteger, MVT::i1, 0, 
/*133092*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133109*/      0, /*End of Scope*/
/*133110*/    /*Scope*/ 60|128,1/*188*/, /*->133300*/
/*133112*/      OPC_CheckChild0Type, MVT::v4i32,
/*133114*/      OPC_RecordChild1, // #1 = $rsrc
/*133115*/      OPC_RecordChild2, // #2 = $sampler
/*133116*/      OPC_MoveChild3,
/*133117*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133120*/      OPC_Scope, 44, /*->133166*/ // 4 children in Scope
/*133122*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133124*/        OPC_MoveParent,
/*133125*/        OPC_EmitInteger, MVT::i16, 15, 
/*133128*/        OPC_EmitInteger, MVT::i1, 0, 
/*133131*/        OPC_EmitInteger, MVT::i1, 0, 
/*133134*/        OPC_EmitInteger, MVT::i1, 0, 
/*133137*/        OPC_EmitInteger, MVT::i1, 0, 
/*133140*/        OPC_EmitInteger, MVT::i1, 0, 
/*133143*/        OPC_EmitInteger, MVT::i1, 0, 
/*133146*/        OPC_EmitInteger, MVT::i1, 1, 
/*133149*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133166*/      /*Scope*/ 44, /*->133211*/
/*133167*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133169*/        OPC_MoveParent,
/*133170*/        OPC_EmitInteger, MVT::i16, 15, 
/*133173*/        OPC_EmitInteger, MVT::i1, 0, 
/*133176*/        OPC_EmitInteger, MVT::i1, 0, 
/*133179*/        OPC_EmitInteger, MVT::i1, 0, 
/*133182*/        OPC_EmitInteger, MVT::i1, 0, 
/*133185*/        OPC_EmitInteger, MVT::i1, 0, 
/*133188*/        OPC_EmitInteger, MVT::i1, 0, 
/*133191*/        OPC_EmitInteger, MVT::i1, 0, 
/*133194*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133211*/      /*Scope*/ 44, /*->133256*/
/*133212*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133214*/        OPC_MoveParent,
/*133215*/        OPC_EmitInteger, MVT::i16, 15, 
/*133218*/        OPC_EmitInteger, MVT::i1, 0, 
/*133221*/        OPC_EmitInteger, MVT::i1, 0, 
/*133224*/        OPC_EmitInteger, MVT::i1, 0, 
/*133227*/        OPC_EmitInteger, MVT::i1, 0, 
/*133230*/        OPC_EmitInteger, MVT::i1, 0, 
/*133233*/        OPC_EmitInteger, MVT::i1, 0, 
/*133236*/        OPC_EmitInteger, MVT::i1, 1, 
/*133239*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133256*/      /*Scope*/ 42, /*->133299*/
/*133257*/        OPC_MoveParent,
/*133258*/        OPC_EmitInteger, MVT::i16, 15, 
/*133261*/        OPC_EmitInteger, MVT::i1, 0, 
/*133264*/        OPC_EmitInteger, MVT::i1, 0, 
/*133267*/        OPC_EmitInteger, MVT::i1, 0, 
/*133270*/        OPC_EmitInteger, MVT::i1, 0, 
/*133273*/        OPC_EmitInteger, MVT::i1, 0, 
/*133276*/        OPC_EmitInteger, MVT::i1, 0, 
/*133279*/        OPC_EmitInteger, MVT::i1, 0, 
/*133282*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133299*/      0, /*End of Scope*/
/*133300*/    /*Scope*/ 60|128,1/*188*/, /*->133490*/
/*133302*/      OPC_CheckChild0Type, MVT::v8i32,
/*133304*/      OPC_RecordChild1, // #1 = $rsrc
/*133305*/      OPC_RecordChild2, // #2 = $sampler
/*133306*/      OPC_MoveChild3,
/*133307*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133310*/      OPC_Scope, 44, /*->133356*/ // 4 children in Scope
/*133312*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133314*/        OPC_MoveParent,
/*133315*/        OPC_EmitInteger, MVT::i16, 15, 
/*133318*/        OPC_EmitInteger, MVT::i1, 0, 
/*133321*/        OPC_EmitInteger, MVT::i1, 0, 
/*133324*/        OPC_EmitInteger, MVT::i1, 0, 
/*133327*/        OPC_EmitInteger, MVT::i1, 0, 
/*133330*/        OPC_EmitInteger, MVT::i1, 0, 
/*133333*/        OPC_EmitInteger, MVT::i1, 0, 
/*133336*/        OPC_EmitInteger, MVT::i1, 1, 
/*133339*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133356*/      /*Scope*/ 44, /*->133401*/
/*133357*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133359*/        OPC_MoveParent,
/*133360*/        OPC_EmitInteger, MVT::i16, 15, 
/*133363*/        OPC_EmitInteger, MVT::i1, 0, 
/*133366*/        OPC_EmitInteger, MVT::i1, 0, 
/*133369*/        OPC_EmitInteger, MVT::i1, 0, 
/*133372*/        OPC_EmitInteger, MVT::i1, 0, 
/*133375*/        OPC_EmitInteger, MVT::i1, 0, 
/*133378*/        OPC_EmitInteger, MVT::i1, 0, 
/*133381*/        OPC_EmitInteger, MVT::i1, 0, 
/*133384*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133401*/      /*Scope*/ 44, /*->133446*/
/*133402*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133404*/        OPC_MoveParent,
/*133405*/        OPC_EmitInteger, MVT::i16, 15, 
/*133408*/        OPC_EmitInteger, MVT::i1, 0, 
/*133411*/        OPC_EmitInteger, MVT::i1, 0, 
/*133414*/        OPC_EmitInteger, MVT::i1, 0, 
/*133417*/        OPC_EmitInteger, MVT::i1, 0, 
/*133420*/        OPC_EmitInteger, MVT::i1, 0, 
/*133423*/        OPC_EmitInteger, MVT::i1, 0, 
/*133426*/        OPC_EmitInteger, MVT::i1, 1, 
/*133429*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133446*/      /*Scope*/ 42, /*->133489*/
/*133447*/        OPC_MoveParent,
/*133448*/        OPC_EmitInteger, MVT::i16, 15, 
/*133451*/        OPC_EmitInteger, MVT::i1, 0, 
/*133454*/        OPC_EmitInteger, MVT::i1, 0, 
/*133457*/        OPC_EmitInteger, MVT::i1, 0, 
/*133460*/        OPC_EmitInteger, MVT::i1, 0, 
/*133463*/        OPC_EmitInteger, MVT::i1, 0, 
/*133466*/        OPC_EmitInteger, MVT::i1, 0, 
/*133469*/        OPC_EmitInteger, MVT::i1, 0, 
/*133472*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133489*/      0, /*End of Scope*/
/*133490*/    /*Scope*/ 60|128,1/*188*/, /*->133680*/
/*133492*/      OPC_CheckChild0Type, MVT::v16i32,
/*133494*/      OPC_RecordChild1, // #1 = $rsrc
/*133495*/      OPC_RecordChild2, // #2 = $sampler
/*133496*/      OPC_MoveChild3,
/*133497*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133500*/      OPC_Scope, 44, /*->133546*/ // 4 children in Scope
/*133502*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133504*/        OPC_MoveParent,
/*133505*/        OPC_EmitInteger, MVT::i16, 15, 
/*133508*/        OPC_EmitInteger, MVT::i1, 0, 
/*133511*/        OPC_EmitInteger, MVT::i1, 0, 
/*133514*/        OPC_EmitInteger, MVT::i1, 0, 
/*133517*/        OPC_EmitInteger, MVT::i1, 0, 
/*133520*/        OPC_EmitInteger, MVT::i1, 0, 
/*133523*/        OPC_EmitInteger, MVT::i1, 0, 
/*133526*/        OPC_EmitInteger, MVT::i1, 1, 
/*133529*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133546*/      /*Scope*/ 44, /*->133591*/
/*133547*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133549*/        OPC_MoveParent,
/*133550*/        OPC_EmitInteger, MVT::i16, 15, 
/*133553*/        OPC_EmitInteger, MVT::i1, 0, 
/*133556*/        OPC_EmitInteger, MVT::i1, 0, 
/*133559*/        OPC_EmitInteger, MVT::i1, 0, 
/*133562*/        OPC_EmitInteger, MVT::i1, 0, 
/*133565*/        OPC_EmitInteger, MVT::i1, 0, 
/*133568*/        OPC_EmitInteger, MVT::i1, 0, 
/*133571*/        OPC_EmitInteger, MVT::i1, 0, 
/*133574*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133591*/      /*Scope*/ 44, /*->133636*/
/*133592*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133594*/        OPC_MoveParent,
/*133595*/        OPC_EmitInteger, MVT::i16, 15, 
/*133598*/        OPC_EmitInteger, MVT::i1, 0, 
/*133601*/        OPC_EmitInteger, MVT::i1, 0, 
/*133604*/        OPC_EmitInteger, MVT::i1, 0, 
/*133607*/        OPC_EmitInteger, MVT::i1, 0, 
/*133610*/        OPC_EmitInteger, MVT::i1, 0, 
/*133613*/        OPC_EmitInteger, MVT::i1, 0, 
/*133616*/        OPC_EmitInteger, MVT::i1, 1, 
/*133619*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133636*/      /*Scope*/ 42, /*->133679*/
/*133637*/        OPC_MoveParent,
/*133638*/        OPC_EmitInteger, MVT::i16, 15, 
/*133641*/        OPC_EmitInteger, MVT::i1, 0, 
/*133644*/        OPC_EmitInteger, MVT::i1, 0, 
/*133647*/        OPC_EmitInteger, MVT::i1, 0, 
/*133650*/        OPC_EmitInteger, MVT::i1, 0, 
/*133653*/        OPC_EmitInteger, MVT::i1, 0, 
/*133656*/        OPC_EmitInteger, MVT::i1, 0, 
/*133659*/        OPC_EmitInteger, MVT::i1, 0, 
/*133662*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133679*/      0, /*End of Scope*/
/*133680*/    0, /*End of Scope*/
/*133681*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->134448
/*133685*/    OPC_RecordChild0, // #0 = $addr
/*133686*/    OPC_Scope, 60|128,1/*188*/, /*->133877*/ // 4 children in Scope
/*133689*/      OPC_CheckChild0Type, MVT::v2i32,
/*133691*/      OPC_RecordChild1, // #1 = $rsrc
/*133692*/      OPC_RecordChild2, // #2 = $sampler
/*133693*/      OPC_MoveChild3,
/*133694*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133697*/      OPC_Scope, 44, /*->133743*/ // 4 children in Scope
/*133699*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133701*/        OPC_MoveParent,
/*133702*/        OPC_EmitInteger, MVT::i16, 15, 
/*133705*/        OPC_EmitInteger, MVT::i1, 0, 
/*133708*/        OPC_EmitInteger, MVT::i1, 0, 
/*133711*/        OPC_EmitInteger, MVT::i1, 0, 
/*133714*/        OPC_EmitInteger, MVT::i1, 0, 
/*133717*/        OPC_EmitInteger, MVT::i1, 0, 
/*133720*/        OPC_EmitInteger, MVT::i1, 0, 
/*133723*/        OPC_EmitInteger, MVT::i1, 1, 
/*133726*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133743*/      /*Scope*/ 44, /*->133788*/
/*133744*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133746*/        OPC_MoveParent,
/*133747*/        OPC_EmitInteger, MVT::i16, 15, 
/*133750*/        OPC_EmitInteger, MVT::i1, 0, 
/*133753*/        OPC_EmitInteger, MVT::i1, 0, 
/*133756*/        OPC_EmitInteger, MVT::i1, 0, 
/*133759*/        OPC_EmitInteger, MVT::i1, 0, 
/*133762*/        OPC_EmitInteger, MVT::i1, 0, 
/*133765*/        OPC_EmitInteger, MVT::i1, 0, 
/*133768*/        OPC_EmitInteger, MVT::i1, 0, 
/*133771*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133788*/      /*Scope*/ 44, /*->133833*/
/*133789*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133791*/        OPC_MoveParent,
/*133792*/        OPC_EmitInteger, MVT::i16, 15, 
/*133795*/        OPC_EmitInteger, MVT::i1, 0, 
/*133798*/        OPC_EmitInteger, MVT::i1, 0, 
/*133801*/        OPC_EmitInteger, MVT::i1, 0, 
/*133804*/        OPC_EmitInteger, MVT::i1, 0, 
/*133807*/        OPC_EmitInteger, MVT::i1, 0, 
/*133810*/        OPC_EmitInteger, MVT::i1, 0, 
/*133813*/        OPC_EmitInteger, MVT::i1, 1, 
/*133816*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133833*/      /*Scope*/ 42, /*->133876*/
/*133834*/        OPC_MoveParent,
/*133835*/        OPC_EmitInteger, MVT::i16, 15, 
/*133838*/        OPC_EmitInteger, MVT::i1, 0, 
/*133841*/        OPC_EmitInteger, MVT::i1, 0, 
/*133844*/        OPC_EmitInteger, MVT::i1, 0, 
/*133847*/        OPC_EmitInteger, MVT::i1, 0, 
/*133850*/        OPC_EmitInteger, MVT::i1, 0, 
/*133853*/        OPC_EmitInteger, MVT::i1, 0, 
/*133856*/        OPC_EmitInteger, MVT::i1, 0, 
/*133859*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133876*/      0, /*End of Scope*/
/*133877*/    /*Scope*/ 60|128,1/*188*/, /*->134067*/
/*133879*/      OPC_CheckChild0Type, MVT::v4i32,
/*133881*/      OPC_RecordChild1, // #1 = $rsrc
/*133882*/      OPC_RecordChild2, // #2 = $sampler
/*133883*/      OPC_MoveChild3,
/*133884*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133887*/      OPC_Scope, 44, /*->133933*/ // 4 children in Scope
/*133889*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*133891*/        OPC_MoveParent,
/*133892*/        OPC_EmitInteger, MVT::i16, 15, 
/*133895*/        OPC_EmitInteger, MVT::i1, 0, 
/*133898*/        OPC_EmitInteger, MVT::i1, 0, 
/*133901*/        OPC_EmitInteger, MVT::i1, 0, 
/*133904*/        OPC_EmitInteger, MVT::i1, 0, 
/*133907*/        OPC_EmitInteger, MVT::i1, 0, 
/*133910*/        OPC_EmitInteger, MVT::i1, 0, 
/*133913*/        OPC_EmitInteger, MVT::i1, 1, 
/*133916*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*133933*/      /*Scope*/ 44, /*->133978*/
/*133934*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*133936*/        OPC_MoveParent,
/*133937*/        OPC_EmitInteger, MVT::i16, 15, 
/*133940*/        OPC_EmitInteger, MVT::i1, 0, 
/*133943*/        OPC_EmitInteger, MVT::i1, 0, 
/*133946*/        OPC_EmitInteger, MVT::i1, 0, 
/*133949*/        OPC_EmitInteger, MVT::i1, 0, 
/*133952*/        OPC_EmitInteger, MVT::i1, 0, 
/*133955*/        OPC_EmitInteger, MVT::i1, 0, 
/*133958*/        OPC_EmitInteger, MVT::i1, 0, 
/*133961*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*133978*/      /*Scope*/ 44, /*->134023*/
/*133979*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*133981*/        OPC_MoveParent,
/*133982*/        OPC_EmitInteger, MVT::i16, 15, 
/*133985*/        OPC_EmitInteger, MVT::i1, 0, 
/*133988*/        OPC_EmitInteger, MVT::i1, 0, 
/*133991*/        OPC_EmitInteger, MVT::i1, 0, 
/*133994*/        OPC_EmitInteger, MVT::i1, 0, 
/*133997*/        OPC_EmitInteger, MVT::i1, 0, 
/*134000*/        OPC_EmitInteger, MVT::i1, 0, 
/*134003*/        OPC_EmitInteger, MVT::i1, 1, 
/*134006*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*134023*/      /*Scope*/ 42, /*->134066*/
/*134024*/        OPC_MoveParent,
/*134025*/        OPC_EmitInteger, MVT::i16, 15, 
/*134028*/        OPC_EmitInteger, MVT::i1, 0, 
/*134031*/        OPC_EmitInteger, MVT::i1, 0, 
/*134034*/        OPC_EmitInteger, MVT::i1, 0, 
/*134037*/        OPC_EmitInteger, MVT::i1, 0, 
/*134040*/        OPC_EmitInteger, MVT::i1, 0, 
/*134043*/        OPC_EmitInteger, MVT::i1, 0, 
/*134046*/        OPC_EmitInteger, MVT::i1, 0, 
/*134049*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*134066*/      0, /*End of Scope*/
/*134067*/    /*Scope*/ 60|128,1/*188*/, /*->134257*/
/*134069*/      OPC_CheckChild0Type, MVT::v8i32,
/*134071*/      OPC_RecordChild1, // #1 = $rsrc
/*134072*/      OPC_RecordChild2, // #2 = $sampler
/*134073*/      OPC_MoveChild3,
/*134074*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134077*/      OPC_Scope, 44, /*->134123*/ // 4 children in Scope
/*134079*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*134081*/        OPC_MoveParent,
/*134082*/        OPC_EmitInteger, MVT::i16, 15, 
/*134085*/        OPC_EmitInteger, MVT::i1, 0, 
/*134088*/        OPC_EmitInteger, MVT::i1, 0, 
/*134091*/        OPC_EmitInteger, MVT::i1, 0, 
/*134094*/        OPC_EmitInteger, MVT::i1, 0, 
/*134097*/        OPC_EmitInteger, MVT::i1, 0, 
/*134100*/        OPC_EmitInteger, MVT::i1, 0, 
/*134103*/        OPC_EmitInteger, MVT::i1, 1, 
/*134106*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*134123*/      /*Scope*/ 44, /*->134168*/
/*134124*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*134126*/        OPC_MoveParent,
/*134127*/        OPC_EmitInteger, MVT::i16, 15, 
/*134130*/        OPC_EmitInteger, MVT::i1, 0, 
/*134133*/        OPC_EmitInteger, MVT::i1, 0, 
/*134136*/        OPC_EmitInteger, MVT::i1, 0, 
/*134139*/        OPC_EmitInteger, MVT::i1, 0, 
/*134142*/        OPC_EmitInteger, MVT::i1, 0, 
/*134145*/        OPC_EmitInteger, MVT::i1, 0, 
/*134148*/        OPC_EmitInteger, MVT::i1, 0, 
/*134151*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*134168*/      /*Scope*/ 44, /*->134213*/
/*134169*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*134171*/        OPC_MoveParent,
/*134172*/        OPC_EmitInteger, MVT::i16, 15, 
/*134175*/        OPC_EmitInteger, MVT::i1, 0, 
/*134178*/        OPC_EmitInteger, MVT::i1, 0, 
/*134181*/        OPC_EmitInteger, MVT::i1, 0, 
/*134184*/        OPC_EmitInteger, MVT::i1, 0, 
/*134187*/        OPC_EmitInteger, MVT::i1, 0, 
/*134190*/        OPC_EmitInteger, MVT::i1, 0, 
/*134193*/        OPC_EmitInteger, MVT::i1, 1, 
/*134196*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*134213*/      /*Scope*/ 42, /*->134256*/
/*134214*/        OPC_MoveParent,
/*134215*/        OPC_EmitInteger, MVT::i16, 15, 
/*134218*/        OPC_EmitInteger, MVT::i1, 0, 
/*134221*/        OPC_EmitInteger, MVT::i1, 0, 
/*134224*/        OPC_EmitInteger, MVT::i1, 0, 
/*134227*/        OPC_EmitInteger, MVT::i1, 0, 
/*134230*/        OPC_EmitInteger, MVT::i1, 0, 
/*134233*/        OPC_EmitInteger, MVT::i1, 0, 
/*134236*/        OPC_EmitInteger, MVT::i1, 0, 
/*134239*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*134256*/      0, /*End of Scope*/
/*134257*/    /*Scope*/ 60|128,1/*188*/, /*->134447*/
/*134259*/      OPC_CheckChild0Type, MVT::v16i32,
/*134261*/      OPC_RecordChild1, // #1 = $rsrc
/*134262*/      OPC_RecordChild2, // #2 = $sampler
/*134263*/      OPC_MoveChild3,
/*134264*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134267*/      OPC_Scope, 44, /*->134313*/ // 4 children in Scope
/*134269*/        OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*134271*/        OPC_MoveParent,
/*134272*/        OPC_EmitInteger, MVT::i16, 15, 
/*134275*/        OPC_EmitInteger, MVT::i1, 0, 
/*134278*/        OPC_EmitInteger, MVT::i1, 0, 
/*134281*/        OPC_EmitInteger, MVT::i1, 0, 
/*134284*/        OPC_EmitInteger, MVT::i1, 0, 
/*134287*/        OPC_EmitInteger, MVT::i1, 0, 
/*134290*/        OPC_EmitInteger, MVT::i1, 0, 
/*134293*/        OPC_EmitInteger, MVT::i1, 1, 
/*134296*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*134313*/      /*Scope*/ 44, /*->134358*/
/*134314*/        OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*134316*/        OPC_MoveParent,
/*134317*/        OPC_EmitInteger, MVT::i16, 15, 
/*134320*/        OPC_EmitInteger, MVT::i1, 0, 
/*134323*/        OPC_EmitInteger, MVT::i1, 0, 
/*134326*/        OPC_EmitInteger, MVT::i1, 0, 
/*134329*/        OPC_EmitInteger, MVT::i1, 0, 
/*134332*/        OPC_EmitInteger, MVT::i1, 0, 
/*134335*/        OPC_EmitInteger, MVT::i1, 0, 
/*134338*/        OPC_EmitInteger, MVT::i1, 0, 
/*134341*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*134358*/      /*Scope*/ 44, /*->134403*/
/*134359*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*134361*/        OPC_MoveParent,
/*134362*/        OPC_EmitInteger, MVT::i16, 15, 
/*134365*/        OPC_EmitInteger, MVT::i1, 0, 
/*134368*/        OPC_EmitInteger, MVT::i1, 0, 
/*134371*/        OPC_EmitInteger, MVT::i1, 0, 
/*134374*/        OPC_EmitInteger, MVT::i1, 0, 
/*134377*/        OPC_EmitInteger, MVT::i1, 0, 
/*134380*/        OPC_EmitInteger, MVT::i1, 0, 
/*134383*/        OPC_EmitInteger, MVT::i1, 1, 
/*134386*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*134403*/      /*Scope*/ 42, /*->134446*/
/*134404*/        OPC_MoveParent,
/*134405*/        OPC_EmitInteger, MVT::i16, 15, 
/*134408*/        OPC_EmitInteger, MVT::i1, 0, 
/*134411*/        OPC_EmitInteger, MVT::i1, 0, 
/*134414*/        OPC_EmitInteger, MVT::i1, 0, 
/*134417*/        OPC_EmitInteger, MVT::i1, 0, 
/*134420*/        OPC_EmitInteger, MVT::i1, 0, 
/*134423*/        OPC_EmitInteger, MVT::i1, 0, 
/*134426*/        OPC_EmitInteger, MVT::i1, 0, 
/*134429*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*134446*/      0, /*End of Scope*/
/*134447*/    0, /*End of Scope*/
/*134448*/  /*SwitchOpcode*/ 37, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->134488
/*134451*/    OPC_RecordChild0, // #0 = $tlst
/*134452*/    OPC_RecordChild1, // #1 = $attr_offset
/*134453*/    OPC_MoveChild1,
/*134454*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134457*/    OPC_MoveParent,
/*134458*/    OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*134459*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*134461*/    OPC_EmitInteger, MVT::i32, 0, 
/*134464*/    OPC_EmitConvertToTarget, 1,
/*134466*/    OPC_EmitInteger, MVT::i1, 0, 
/*134469*/    OPC_EmitInteger, MVT::i1, 0, 
/*134472*/    OPC_EmitInteger, MVT::i1, 0, 
/*134475*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*134488*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 134490 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 672
  // #OPC_RecordNode                     = 2210
  // #OPC_RecordChild                    = 4542
  // #OPC_RecordMemRef                   = 23
  // #OPC_CaptureGlueInput               = 29
  // #OPC_MoveChild                      = 2681
  // #OPC_MoveParent                     = 3025
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 165
  // #OPC_CheckPatternPredicate          = 1109
  // #OPC_CheckPredicate                 = 676
  // #OPC_CheckOpcode                    = 684
  // #OPC_SwitchOpcode                   = 5
  // #OPC_CheckType                      = 648
  // #OPC_SwitchType                     = 515
  // #OPC_CheckChildType                 = 1259
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 378
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 684
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6552
  // #OPC_EmitStringInteger              = 380
  // #OPC_EmitRegister                   = 240
  // #OPC_EmitConvertToTarget            = 240
  // #OPC_EmitMergeInputChains           = 1520
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 228
  // #OPC_EmitNodeXForm                  = 8526
  // #OPC_CompleteMatch                  = 43
  // #OPC_MorphNodeTo                    = 2951

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 16: return (TM.Options.UnsafeFPMath);
  case 17: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 18: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 31: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS;
  }
  case 32: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 33: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 34: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 35: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 36: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 37: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 38: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 39: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 40: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 41: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 42: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 43: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 44: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 45: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 46: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 47: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 48: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 49: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 50: { 
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 51: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 52: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 53: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 54: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 55: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 56: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 57: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 58: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 59: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 60: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 61: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 62: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 63: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 64: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 65: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 66: { 
    // Predicate_anonymous_1393
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 67: { 
    // Predicate_anonymous_1403
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 68: { 
    // Predicate_IMM20bit
    auto *N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 69: { 
    // Predicate_anonymous_1395
    // Predicate_anonymous_1398
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 70: { 
    // Predicate_anonymous_1407
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 71: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 72: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 73: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 14:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 15:
    Result.resize(NextRes+3);
    return SelectFlat(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 24:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 25:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

