

================================================================
== Synthesis Summary Report of 'example_acc'
================================================================
+ General Information: 
    * Date:           Sat Feb 22 16:21:36 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        example_acc
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ example_acc       |    II|  6.15|       11|  110.000|         -|       10|     -|    rewind|     -|   -|  74 (~0%)|  166 (~0%)|    -|
    | o VITIS_LOOP_23_1  |     -|  8.00|        9|   90.000|         1|        1|    10|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 5             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+---------+-------+-----------+----------+
| Port    | Mode  | Direction | Bitwidth |
+---------+-------+-----------+----------+
| data_in | ap_hs | in        | 1        |
+---------+-------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| data_in  | in        | directio<ap_uint<1> >& |
| return   | out       | float                  |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+----------------+----------+-------------------------------------+
| Argument | HW Interface   | HW Type  | HW Info                             |
+----------+----------------+----------+-------------------------------------+
| data_in  | data_in_ap_vld | port     |                                     |
| data_in  | data_in        | port     |                                     |
| data_in  | data_in_ap_ack | port     |                                     |
| return   | s_axi_control  | register | name=ap_return offset=0x10 range=32 |
+----------+----------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-------+--------+---------+
| Name                 | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+----------------------+-----+--------+-----------+-------+--------+---------+
| + example_acc        | 0   |        |           |       |        |         |
|   rx_fu_68_p2        |     |        | rx        | add   | fabric | 0       |
|   icmp_ln23_fu_74_p2 |     |        | icmp_ln23 | seteq | auto   | 0       |
+----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + example_acc     |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+-------------------------------------------------+
| Type      | Options                     | Location                                        |
+-----------+-----------------------------+-------------------------------------------------+
| interface | ap_hs port=data_in          | ../example_acc.cpp:19 in example_acc, data_in   |
| interface | mode=ap_ctrl_hs port=return | ../example_acc.cpp:20 in example_acc, return    |
| interface | mode=s_axilite port=return  | ../example_acc.cpp:21 in example_acc, return    |
| interface | ap_hs port=data_in          | ../receive_data.cpp:12 in receive_data, data_in |
+-----------+-----------------------------+-------------------------------------------------+


