// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/20/2023 18:09:01"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_protocol_top (
	clk,
	rst_n,
	v_sync,
	h_sync,
	vga_r,
	disp_vld,
	vga_g,
	vga_b,
	vga_clk);
input 	clk;
input 	rst_n;
output 	v_sync;
output 	h_sync;
output 	[7:0] vga_r;
output 	disp_vld;
output 	[7:0] vga_g;
output 	[7:0] vga_b;
output 	vga_clk;

// Design Ports Information
// v_sync	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_vld	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_protocol_top_v.sdo");
// synopsys translate_on

wire \v_sync~output_o ;
wire \h_sync~output_o ;
wire \vga_r[0]~output_o ;
wire \vga_r[1]~output_o ;
wire \vga_r[2]~output_o ;
wire \vga_r[3]~output_o ;
wire \vga_r[4]~output_o ;
wire \vga_r[5]~output_o ;
wire \vga_r[6]~output_o ;
wire \vga_r[7]~output_o ;
wire \disp_vld~output_o ;
wire \vga_g[0]~output_o ;
wire \vga_g[1]~output_o ;
wire \vga_g[2]~output_o ;
wire \vga_g[3]~output_o ;
wire \vga_g[4]~output_o ;
wire \vga_g[5]~output_o ;
wire \vga_g[6]~output_o ;
wire \vga_g[7]~output_o ;
wire \vga_b[0]~output_o ;
wire \vga_b[1]~output_o ;
wire \vga_b[2]~output_o ;
wire \vga_b[3]~output_o ;
wire \vga_b[4]~output_o ;
wire \vga_b[5]~output_o ;
wire \vga_b[6]~output_o ;
wire \vga_b[7]~output_o ;
wire \vga_clk~output_o ;
wire \clk~input_o ;
wire \u_counter25M|clk_25M~0_combout ;
wire \u_counter25M|clk_25M~feeder_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \u_counter25M|clk_25M~q ;
wire \u_counter25M|clk_25M~clkctrl_outclk ;
wire \u_vga_contro|Add0~0_combout ;
wire \u_vga_contro|Add0~1 ;
wire \u_vga_contro|Add0~2_combout ;
wire \u_vga_contro|Add0~3 ;
wire \u_vga_contro|Add0~4_combout ;
wire \u_vga_contro|Add0~5 ;
wire \u_vga_contro|Add0~6_combout ;
wire \u_vga_contro|Add0~7 ;
wire \u_vga_contro|Add0~8_combout ;
wire \u_vga_contro|Equal0~0_combout ;
wire \u_vga_contro|Add0~9 ;
wire \u_vga_contro|Add0~10_combout ;
wire \u_vga_contro|cnt_h~0_combout ;
wire \u_vga_contro|Add0~11 ;
wire \u_vga_contro|Add0~12_combout ;
wire \u_vga_contro|Add0~13 ;
wire \u_vga_contro|Add0~14_combout ;
wire \u_vga_contro|Add0~15 ;
wire \u_vga_contro|Add0~16_combout ;
wire \u_vga_contro|cnt_h~2_combout ;
wire \u_vga_contro|Add0~17 ;
wire \u_vga_contro|Add0~18_combout ;
wire \u_vga_contro|cnt_h~1_combout ;
wire \u_vga_contro|Equal0~3_combout ;
wire \u_vga_contro|Add0~19 ;
wire \u_vga_contro|Add0~20_combout ;
wire \u_vga_contro|Add0~21 ;
wire \u_vga_contro|Add0~22_combout ;
wire \u_vga_contro|Equal0~2_combout ;
wire \u_vga_contro|Equal0~4_combout ;
wire \u_vga_contro|Add1~0_combout ;
wire \u_vga_contro|cnt_v~3_combout ;
wire \u_vga_contro|Add1~1 ;
wire \u_vga_contro|Add1~2_combout ;
wire \u_vga_contro|Add1~3 ;
wire \u_vga_contro|Add1~4_combout ;
wire \u_vga_contro|cnt_v~2_combout ;
wire \u_vga_contro|Add1~9 ;
wire \u_vga_contro|Add1~10_combout ;
wire \u_vga_contro|Add1~11 ;
wire \u_vga_contro|Add1~12_combout ;
wire \u_vga_contro|Add1~13 ;
wire \u_vga_contro|Add1~14_combout ;
wire \u_vga_contro|Add1~15 ;
wire \u_vga_contro|Add1~16_combout ;
wire \u_vga_contro|Add1~17 ;
wire \u_vga_contro|Add1~18_combout ;
wire \u_vga_contro|cnt_v~0_combout ;
wire \u_vga_contro|end_cnt_v~3_combout ;
wire \u_vga_contro|Add1~5 ;
wire \u_vga_contro|Add1~6_combout ;
wire \u_vga_contro|cnt_v~1_combout ;
wire \u_vga_contro|Add1~7 ;
wire \u_vga_contro|Add1~8_combout ;
wire \u_vga_contro|end_cnt_v~0_combout ;
wire \u_vga_contro|end_cnt_v~1_combout ;
wire \u_vga_contro|Add1~19 ;
wire \u_vga_contro|Add1~20_combout ;
wire \u_vga_contro|Add1~21 ;
wire \u_vga_contro|Add1~22_combout ;
wire \u_vga_contro|end_cnt_v~2_combout ;
wire \u_vga_contro|LessThan3~0_combout ;
wire \u_vga_contro|Equal0~1_combout ;
wire \u_vga_contro|h_sync~0_combout ;
wire \u_vga_contro|h_sync~1_combout ;
wire \u_vga_contro|h_sync~2_combout ;
wire \u_vga_contro|always2~0_combout ;
wire \u_vga_contro|h_sync~3_combout ;
wire \u_vga_contro|always2~1_combout ;
wire \u_vga_contro|always2~2_combout ;
wire \u_vga_contro|always2~3_combout ;
wire \u_vga_contro|always2~4_combout ;
wire \u_vga_contro|h_addr[0]~12 ;
wire \u_vga_contro|h_addr[1]~14 ;
wire \u_vga_contro|h_addr[2]~16 ;
wire \u_vga_contro|h_addr[3]~18 ;
wire \u_vga_contro|h_addr[4]~20 ;
wire \u_vga_contro|h_addr[5]~22 ;
wire \u_vga_contro|h_addr[6]~23_combout ;
wire \u_vga_contro|h_addr[6]~24 ;
wire \u_vga_contro|h_addr[7]~25_combout ;
wire \u_vga_contro|h_addr[4]~19_combout ;
wire \u_vga_contro|h_addr[5]~21_combout ;
wire \u_data_generate|LessThan0~1_combout ;
wire \u_vga_contro|h_addr[0]~11_combout ;
wire \u_vga_contro|h_addr[2]~15_combout ;
wire \u_vga_contro|h_addr[1]~13_combout ;
wire \u_vga_contro|h_addr[3]~17_combout ;
wire \u_data_generate|LessThan0~0_combout ;
wire \u_data_generate|LessThan0~2_combout ;
wire \u_vga_contro|v_addr[0]~12 ;
wire \u_vga_contro|v_addr[1]~14 ;
wire \u_vga_contro|v_addr[2]~16 ;
wire \u_vga_contro|v_addr[3]~18 ;
wire \u_vga_contro|v_addr[4]~20 ;
wire \u_vga_contro|v_addr[5]~22 ;
wire \u_vga_contro|v_addr[6]~24 ;
wire \u_vga_contro|v_addr[7]~26 ;
wire \u_vga_contro|v_addr[8]~27_combout ;
wire \u_vga_contro|always4~0_combout ;
wire \u_vga_contro|always4~1_combout ;
wire \u_vga_contro|LessThan6~0_combout ;
wire \u_vga_contro|always4~2_combout ;
wire \u_vga_contro|always4~3_combout ;
wire \u_vga_contro|h_addr[7]~26 ;
wire \u_vga_contro|h_addr[8]~28 ;
wire \u_vga_contro|h_addr[9]~30 ;
wire \u_vga_contro|h_addr[10]~31_combout ;
wire \u_vga_contro|h_addr[9]~29_combout ;
wire \u_vga_contro|h_addr[8]~27_combout ;
wire \u_data_generate|pic_area~0_combout ;
wire \u_vga_contro|v_addr[8]~28 ;
wire \u_vga_contro|v_addr[9]~29_combout ;
wire \u_vga_contro|v_addr[9]~30 ;
wire \u_vga_contro|v_addr[10]~31_combout ;
wire \u_data_generate|pic_area~1_combout ;
wire \u_vga_contro|v_addr[6]~23_combout ;
wire \u_vga_contro|v_addr[7]~25_combout ;
wire \u_vga_contro|v_addr[4]~19_combout ;
wire \u_vga_contro|v_addr[5]~21_combout ;
wire \u_data_generate|Mult0|mult_core|_~0_combout ;
wire \u_vga_contro|v_addr[2]~15_combout ;
wire \u_vga_contro|v_addr[0]~11_combout ;
wire \u_vga_contro|v_addr[1]~13_combout ;
wire \u_vga_contro|v_addr[3]~17_combout ;
wire \u_data_generate|LessThan1~0_combout ;
wire \u_data_generate|LessThan1~1_combout ;
wire \u_data_generate|pic_area~combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][7]~8_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][6]~9_combout ;
wire \u_data_generate|Add0~1 ;
wire \u_data_generate|Add0~3 ;
wire \u_data_generate|Add0~5 ;
wire \u_data_generate|Add0~7 ;
wire \u_data_generate|Add0~8_combout ;
wire \u_data_generate|address_sig[7]~13_combout ;
wire \u_data_generate|Add0~2_combout ;
wire \u_data_generate|address_sig[4]~10_combout ;
wire \u_data_generate|Add0~4_combout ;
wire \u_data_generate|address_sig[5]~11_combout ;
wire \u_data_generate|Add0~6_combout ;
wire \u_data_generate|address_sig[6]~12_combout ;
wire \u_data_generate|Equal0~3_combout ;
wire \u_data_generate|address_sig[14]~21_combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][7]~2_combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][11]~3_combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][10]~5_combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][6]~4_combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][9]~6_combout ;
wire \u_data_generate|Mult0|mult_core|romout[0][8]~7_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \u_data_generate|Add0~9 ;
wire \u_data_generate|Add0~11 ;
wire \u_data_generate|Add0~13 ;
wire \u_data_generate|Add0~15 ;
wire \u_data_generate|Add0~16_combout ;
wire \u_data_generate|address_sig[11]~17_combout ;
wire \u_data_generate|Add0~10_combout ;
wire \u_data_generate|address_sig[8]~14_combout ;
wire \u_data_generate|Add0~12_combout ;
wire \u_data_generate|address_sig[9]~15_combout ;
wire \u_data_generate|Add0~14_combout ;
wire \u_data_generate|address_sig[10]~16_combout ;
wire \u_data_generate|Equal0~1_combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][8]~1_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \u_data_generate|Add0~17 ;
wire \u_data_generate|Add0~18_combout ;
wire \u_data_generate|address_sig[12]~18_combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][10]~10_combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][9]~0_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \u_data_generate|Add0~19 ;
wire \u_data_generate|Add0~21 ;
wire \u_data_generate|Add0~22_combout ;
wire \u_data_generate|address_sig[14]~5_combout ;
wire \u_data_generate|Equal0~0_combout ;
wire \u_data_generate|Mult0|mult_core|romout[2][7]~combout ;
wire \u_data_generate|Mult0|mult_core|romout[1][11]~11_combout ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \u_data_generate|Add0~23 ;
wire \u_data_generate|Add0~24_combout ;
wire \u_data_generate|address_sig[15]~19_combout ;
wire \u_data_generate|Equal0~2_combout ;
wire \u_data_generate|Equal0~5_combout ;
wire \u_data_generate|address_sig[1]~7_combout ;
wire \u_data_generate|Add0~0_combout ;
wire \u_data_generate|address_sig[3]~9_combout ;
wire \u_data_generate|address_sig[2]~8_combout ;
wire \u_data_generate|address_sig[0]~6_combout ;
wire \u_data_generate|Equal0~4_combout ;
wire \u_data_generate|address_sig[9]~20_combout ;
wire \u_data_generate|Add0~20_combout ;
wire \u_data_generate|address_sig[13]~4_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a88 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ;
wire \u_data_generate|data_display~0_combout ;
wire \u_vga_contro|vga_r~0_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a89 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ;
wire \u_data_generate|data_display~1_combout ;
wire \u_vga_contro|vga_r~1_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a90 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ;
wire \u_data_generate|data_display~2_combout ;
wire \u_vga_contro|vga_r~2_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a91 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ;
wire \u_data_generate|data_display~3_combout ;
wire \u_vga_contro|vga_r~3_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a92 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ;
wire \u_data_generate|data_display~4_combout ;
wire \u_vga_contro|vga_r~4_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a93 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ;
wire \u_data_generate|data_display~5_combout ;
wire \u_vga_contro|vga_r~5_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a94 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ;
wire \u_data_generate|data_display~6_combout ;
wire \u_vga_contro|vga_r~6_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a95 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ;
wire \u_data_generate|data_display~7_combout ;
wire \u_vga_contro|vga_r~7_combout ;
wire \u_vga_contro|always4~4_combout ;
wire \u_vga_contro|disp_vld~feeder_combout ;
wire \u_vga_contro|disp_vld~q ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a80 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ;
wire \u_data_generate|data_display~8_combout ;
wire \u_vga_contro|vga_g[0]~0_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a81 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ;
wire \u_data_generate|data_display~9_combout ;
wire \u_vga_contro|vga_g[1]~1_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a82 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ;
wire \u_data_generate|data_display~10_combout ;
wire \u_vga_contro|vga_g[2]~2_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a83 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ;
wire \u_data_generate|data_display~11_combout ;
wire \u_vga_contro|vga_g[3]~3_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a84 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ;
wire \u_data_generate|data_display~12_combout ;
wire \u_vga_contro|vga_g[4]~4_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a85 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ;
wire \u_data_generate|data_display~13_combout ;
wire \u_vga_contro|vga_g[5]~5_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a86 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ;
wire \u_data_generate|data_display~14_combout ;
wire \u_vga_contro|vga_g[6]~6_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a87 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ;
wire \u_data_generate|data_display~15_combout ;
wire \u_vga_contro|vga_g[7]~7_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33_combout ;
wire \u_data_generate|data_display~16_combout ;
wire \u_vga_contro|vga_b[0]~0_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a73 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ;
wire \u_data_generate|data_display~17_combout ;
wire \u_vga_contro|vga_b[1]~1_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ;
wire \u_data_generate|data_display~18_combout ;
wire \u_vga_contro|vga_b[2]~2_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout ;
wire \u_data_generate|data_display~19_combout ;
wire \u_vga_contro|vga_b[3]~3_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a76 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41_combout ;
wire \u_data_generate|data_display~20_combout ;
wire \u_vga_contro|vga_b[4]~4_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a77 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ;
wire \u_data_generate|data_display~21_combout ;
wire \u_vga_contro|vga_b[5]~5_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a78 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45_combout ;
wire \u_data_generate|data_display~22_combout ;
wire \u_vga_contro|vga_b[6]~6_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a79 ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ;
wire \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ;
wire \u_data_generate|data_display~23_combout ;
wire \u_vga_contro|vga_b[7]~7_combout ;
wire [10:0] \u_vga_contro|v_addr ;
wire [23:0] \u_data_generate|data_display ;
wire [10:0] \u_vga_contro|h_addr ;
wire [11:0] \u_vga_contro|cnt_v ;
wire [11:0] \u_vga_contro|cnt_h ;
wire [7:0] \u_vga_contro|vga_r ;
wire [1:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \u_vga_contro|vga_g ;
wire [7:0] \u_vga_contro|vga_b ;
wire [15:0] \u_data_generate|address_sig ;

wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [17:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a73  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a80  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [2];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a81  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [3];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a82  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [4];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a83  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [5];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a84  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [6];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a85  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [7];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a86  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [8];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a87  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [9];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a88  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [10];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a89  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [11];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a90  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [12];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a91  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [13];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a92  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [14];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a93  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [15];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a94  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [16];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a95  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [17];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a75  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a76  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [2];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a77  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [3];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a78  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [4];
assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a79  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [5];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \v_sync~output (
	.i(!\u_vga_contro|LessThan3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \h_sync~output (
	.i(!\u_vga_contro|h_sync~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \vga_r[0]~output (
	.i(\u_vga_contro|vga_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \vga_r[1]~output (
	.i(\u_vga_contro|vga_r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \vga_r[2]~output (
	.i(\u_vga_contro|vga_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \vga_r[3]~output (
	.i(\u_vga_contro|vga_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \vga_r[4]~output (
	.i(\u_vga_contro|vga_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \vga_r[5]~output (
	.i(\u_vga_contro|vga_r [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \vga_r[6]~output (
	.i(\u_vga_contro|vga_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \vga_r[7]~output (
	.i(\u_vga_contro|vga_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_r[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \disp_vld~output (
	.i(\u_vga_contro|disp_vld~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_vld~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_vld~output .bus_hold = "false";
defparam \disp_vld~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \vga_g[0]~output (
	.i(\u_vga_contro|vga_g [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \vga_g[1]~output (
	.i(\u_vga_contro|vga_g [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \vga_g[2]~output (
	.i(\u_vga_contro|vga_g [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \vga_g[3]~output (
	.i(\u_vga_contro|vga_g [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \vga_g[4]~output (
	.i(\u_vga_contro|vga_g [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \vga_g[5]~output (
	.i(\u_vga_contro|vga_g [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \vga_g[6]~output (
	.i(\u_vga_contro|vga_g [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \vga_g[7]~output (
	.i(\u_vga_contro|vga_g [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_g[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \vga_b[0]~output (
	.i(\u_vga_contro|vga_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \vga_b[1]~output (
	.i(\u_vga_contro|vga_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \vga_b[2]~output (
	.i(\u_vga_contro|vga_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \vga_b[3]~output (
	.i(\u_vga_contro|vga_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \vga_b[4]~output (
	.i(\u_vga_contro|vga_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \vga_b[5]~output (
	.i(\u_vga_contro|vga_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \vga_b[6]~output (
	.i(\u_vga_contro|vga_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \vga_b[7]~output (
	.i(\u_vga_contro|vga_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \vga_clk~output (
	.i(!\u_counter25M|clk_25M~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneive_lcell_comb \u_counter25M|clk_25M~0 (
// Equation(s):
// \u_counter25M|clk_25M~0_combout  = !\u_counter25M|clk_25M~q 

	.dataa(\u_counter25M|clk_25M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_counter25M|clk_25M~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_counter25M|clk_25M~0 .lut_mask = 16'h5555;
defparam \u_counter25M|clk_25M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \u_counter25M|clk_25M~feeder (
// Equation(s):
// \u_counter25M|clk_25M~feeder_combout  = \u_counter25M|clk_25M~0_combout 

	.dataa(\u_counter25M|clk_25M~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_counter25M|clk_25M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_counter25M|clk_25M~feeder .lut_mask = 16'hAAAA;
defparam \u_counter25M|clk_25M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X59_Y1_N25
dffeas \u_counter25M|clk_25M (
	.clk(\clk~input_o ),
	.d(\u_counter25M|clk_25M~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_counter25M|clk_25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_counter25M|clk_25M .is_wysiwyg = "true";
defparam \u_counter25M|clk_25M .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \u_counter25M|clk_25M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_counter25M|clk_25M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_counter25M|clk_25M~clkctrl_outclk ));
// synopsys translate_off
defparam \u_counter25M|clk_25M~clkctrl .clock_type = "global clock";
defparam \u_counter25M|clk_25M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \u_vga_contro|Add0~0 (
// Equation(s):
// \u_vga_contro|Add0~0_combout  = \u_vga_contro|cnt_h [0] $ (VCC)
// \u_vga_contro|Add0~1  = CARRY(\u_vga_contro|cnt_h [0])

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_contro|Add0~0_combout ),
	.cout(\u_vga_contro|Add0~1 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~0 .lut_mask = 16'h33CC;
defparam \u_vga_contro|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \u_vga_contro|cnt_h[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[0] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \u_vga_contro|Add0~2 (
// Equation(s):
// \u_vga_contro|Add0~2_combout  = (\u_vga_contro|cnt_h [1] & (!\u_vga_contro|Add0~1 )) # (!\u_vga_contro|cnt_h [1] & ((\u_vga_contro|Add0~1 ) # (GND)))
// \u_vga_contro|Add0~3  = CARRY((!\u_vga_contro|Add0~1 ) # (!\u_vga_contro|cnt_h [1]))

	.dataa(\u_vga_contro|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~1 ),
	.combout(\u_vga_contro|Add0~2_combout ),
	.cout(\u_vga_contro|Add0~3 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~2 .lut_mask = 16'h5A5F;
defparam \u_vga_contro|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \u_vga_contro|cnt_h[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[1] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \u_vga_contro|Add0~4 (
// Equation(s):
// \u_vga_contro|Add0~4_combout  = (\u_vga_contro|cnt_h [2] & (\u_vga_contro|Add0~3  $ (GND))) # (!\u_vga_contro|cnt_h [2] & (!\u_vga_contro|Add0~3  & VCC))
// \u_vga_contro|Add0~5  = CARRY((\u_vga_contro|cnt_h [2] & !\u_vga_contro|Add0~3 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~3 ),
	.combout(\u_vga_contro|Add0~4_combout ),
	.cout(\u_vga_contro|Add0~5 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~4 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \u_vga_contro|cnt_h[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[2] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \u_vga_contro|Add0~6 (
// Equation(s):
// \u_vga_contro|Add0~6_combout  = (\u_vga_contro|cnt_h [3] & (!\u_vga_contro|Add0~5 )) # (!\u_vga_contro|cnt_h [3] & ((\u_vga_contro|Add0~5 ) # (GND)))
// \u_vga_contro|Add0~7  = CARRY((!\u_vga_contro|Add0~5 ) # (!\u_vga_contro|cnt_h [3]))

	.dataa(\u_vga_contro|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~5 ),
	.combout(\u_vga_contro|Add0~6_combout ),
	.cout(\u_vga_contro|Add0~7 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_vga_contro|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N11
dffeas \u_vga_contro|cnt_h[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[3] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \u_vga_contro|Add0~8 (
// Equation(s):
// \u_vga_contro|Add0~8_combout  = (\u_vga_contro|cnt_h [4] & (\u_vga_contro|Add0~7  $ (GND))) # (!\u_vga_contro|cnt_h [4] & (!\u_vga_contro|Add0~7  & VCC))
// \u_vga_contro|Add0~9  = CARRY((\u_vga_contro|cnt_h [4] & !\u_vga_contro|Add0~7 ))

	.dataa(\u_vga_contro|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~7 ),
	.combout(\u_vga_contro|Add0~8_combout ),
	.cout(\u_vga_contro|Add0~9 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~8 .lut_mask = 16'hA50A;
defparam \u_vga_contro|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \u_vga_contro|cnt_h[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[4] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \u_vga_contro|Equal0~0 (
// Equation(s):
// \u_vga_contro|Equal0~0_combout  = (\u_vga_contro|cnt_h [1] & (\u_vga_contro|cnt_h [2] & (\u_vga_contro|cnt_h [0] & \u_vga_contro|cnt_h [3])))

	.dataa(\u_vga_contro|cnt_h [1]),
	.datab(\u_vga_contro|cnt_h [2]),
	.datac(\u_vga_contro|cnt_h [0]),
	.datad(\u_vga_contro|cnt_h [3]),
	.cin(gnd),
	.combout(\u_vga_contro|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Equal0~0 .lut_mask = 16'h8000;
defparam \u_vga_contro|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \u_vga_contro|Add0~10 (
// Equation(s):
// \u_vga_contro|Add0~10_combout  = (\u_vga_contro|cnt_h [5] & (!\u_vga_contro|Add0~9 )) # (!\u_vga_contro|cnt_h [5] & ((\u_vga_contro|Add0~9 ) # (GND)))
// \u_vga_contro|Add0~11  = CARRY((!\u_vga_contro|Add0~9 ) # (!\u_vga_contro|cnt_h [5]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~9 ),
	.combout(\u_vga_contro|Add0~10_combout ),
	.cout(\u_vga_contro|Add0~11 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~10 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \u_vga_contro|cnt_h~0 (
// Equation(s):
// \u_vga_contro|cnt_h~0_combout  = (\u_vga_contro|Add0~10_combout  & !\u_vga_contro|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|Add0~10_combout ),
	.datad(\u_vga_contro|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_h~0 .lut_mask = 16'h00F0;
defparam \u_vga_contro|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \u_vga_contro|cnt_h[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[5] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \u_vga_contro|Add0~12 (
// Equation(s):
// \u_vga_contro|Add0~12_combout  = (\u_vga_contro|cnt_h [6] & (\u_vga_contro|Add0~11  $ (GND))) # (!\u_vga_contro|cnt_h [6] & (!\u_vga_contro|Add0~11  & VCC))
// \u_vga_contro|Add0~13  = CARRY((\u_vga_contro|cnt_h [6] & !\u_vga_contro|Add0~11 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~11 ),
	.combout(\u_vga_contro|Add0~12_combout ),
	.cout(\u_vga_contro|Add0~13 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~12 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \u_vga_contro|cnt_h[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[6] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \u_vga_contro|Add0~14 (
// Equation(s):
// \u_vga_contro|Add0~14_combout  = (\u_vga_contro|cnt_h [7] & (!\u_vga_contro|Add0~13 )) # (!\u_vga_contro|cnt_h [7] & ((\u_vga_contro|Add0~13 ) # (GND)))
// \u_vga_contro|Add0~15  = CARRY((!\u_vga_contro|Add0~13 ) # (!\u_vga_contro|cnt_h [7]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~13 ),
	.combout(\u_vga_contro|Add0~14_combout ),
	.cout(\u_vga_contro|Add0~15 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~14 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \u_vga_contro|cnt_h[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[7] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \u_vga_contro|Add0~16 (
// Equation(s):
// \u_vga_contro|Add0~16_combout  = (\u_vga_contro|cnt_h [8] & (\u_vga_contro|Add0~15  $ (GND))) # (!\u_vga_contro|cnt_h [8] & (!\u_vga_contro|Add0~15  & VCC))
// \u_vga_contro|Add0~17  = CARRY((\u_vga_contro|cnt_h [8] & !\u_vga_contro|Add0~15 ))

	.dataa(\u_vga_contro|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~15 ),
	.combout(\u_vga_contro|Add0~16_combout ),
	.cout(\u_vga_contro|Add0~17 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~16 .lut_mask = 16'hA50A;
defparam \u_vga_contro|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \u_vga_contro|cnt_h~2 (
// Equation(s):
// \u_vga_contro|cnt_h~2_combout  = (!\u_vga_contro|Equal0~4_combout  & \u_vga_contro|Add0~16_combout )

	.dataa(gnd),
	.datab(\u_vga_contro|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u_vga_contro|Add0~16_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_h~2 .lut_mask = 16'h3300;
defparam \u_vga_contro|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N3
dffeas \u_vga_contro|cnt_h[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[8] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \u_vga_contro|Add0~18 (
// Equation(s):
// \u_vga_contro|Add0~18_combout  = (\u_vga_contro|cnt_h [9] & (!\u_vga_contro|Add0~17 )) # (!\u_vga_contro|cnt_h [9] & ((\u_vga_contro|Add0~17 ) # (GND)))
// \u_vga_contro|Add0~19  = CARRY((!\u_vga_contro|Add0~17 ) # (!\u_vga_contro|cnt_h [9]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~17 ),
	.combout(\u_vga_contro|Add0~18_combout ),
	.cout(\u_vga_contro|Add0~19 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~18 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \u_vga_contro|cnt_h~1 (
// Equation(s):
// \u_vga_contro|cnt_h~1_combout  = (!\u_vga_contro|Equal0~4_combout  & \u_vga_contro|Add0~18_combout )

	.dataa(gnd),
	.datab(\u_vga_contro|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u_vga_contro|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_h~1 .lut_mask = 16'h3300;
defparam \u_vga_contro|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \u_vga_contro|cnt_h[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[9] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \u_vga_contro|Equal0~3 (
// Equation(s):
// \u_vga_contro|Equal0~3_combout  = (!\u_vga_contro|cnt_h [7] & (\u_vga_contro|cnt_h [9] & \u_vga_contro|cnt_h [8]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [7]),
	.datac(\u_vga_contro|cnt_h [9]),
	.datad(\u_vga_contro|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_contro|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Equal0~3 .lut_mask = 16'h3000;
defparam \u_vga_contro|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \u_vga_contro|Add0~20 (
// Equation(s):
// \u_vga_contro|Add0~20_combout  = (\u_vga_contro|cnt_h [10] & (\u_vga_contro|Add0~19  $ (GND))) # (!\u_vga_contro|cnt_h [10] & (!\u_vga_contro|Add0~19  & VCC))
// \u_vga_contro|Add0~21  = CARRY((\u_vga_contro|cnt_h [10] & !\u_vga_contro|Add0~19 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add0~19 ),
	.combout(\u_vga_contro|Add0~20_combout ),
	.cout(\u_vga_contro|Add0~21 ));
// synopsys translate_off
defparam \u_vga_contro|Add0~20 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \u_vga_contro|cnt_h[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[10] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \u_vga_contro|Add0~22 (
// Equation(s):
// \u_vga_contro|Add0~22_combout  = \u_vga_contro|cnt_h [11] $ (\u_vga_contro|Add0~21 )

	.dataa(\u_vga_contro|cnt_h [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_vga_contro|Add0~21 ),
	.combout(\u_vga_contro|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Add0~22 .lut_mask = 16'h5A5A;
defparam \u_vga_contro|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \u_vga_contro|cnt_h[11] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_h[11] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_h[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \u_vga_contro|Equal0~2 (
// Equation(s):
// \u_vga_contro|Equal0~2_combout  = (!\u_vga_contro|cnt_h [6] & (!\u_vga_contro|cnt_h [10] & (!\u_vga_contro|cnt_h [5] & !\u_vga_contro|cnt_h [11])))

	.dataa(\u_vga_contro|cnt_h [6]),
	.datab(\u_vga_contro|cnt_h [10]),
	.datac(\u_vga_contro|cnt_h [5]),
	.datad(\u_vga_contro|cnt_h [11]),
	.cin(gnd),
	.combout(\u_vga_contro|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Equal0~2 .lut_mask = 16'h0001;
defparam \u_vga_contro|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \u_vga_contro|Equal0~4 (
// Equation(s):
// \u_vga_contro|Equal0~4_combout  = (\u_vga_contro|cnt_h [4] & (\u_vga_contro|Equal0~0_combout  & (\u_vga_contro|Equal0~3_combout  & \u_vga_contro|Equal0~2_combout )))

	.dataa(\u_vga_contro|cnt_h [4]),
	.datab(\u_vga_contro|Equal0~0_combout ),
	.datac(\u_vga_contro|Equal0~3_combout ),
	.datad(\u_vga_contro|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Equal0~4 .lut_mask = 16'h8000;
defparam \u_vga_contro|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \u_vga_contro|Add1~0 (
// Equation(s):
// \u_vga_contro|Add1~0_combout  = \u_vga_contro|cnt_v [0] $ (VCC)
// \u_vga_contro|Add1~1  = CARRY(\u_vga_contro|cnt_v [0])

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_contro|Add1~0_combout ),
	.cout(\u_vga_contro|Add1~1 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~0 .lut_mask = 16'h33CC;
defparam \u_vga_contro|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \u_vga_contro|cnt_v~3 (
// Equation(s):
// \u_vga_contro|cnt_v~3_combout  = (\u_vga_contro|Add1~0_combout  & (((!\u_vga_contro|Equal0~4_combout ) # (!\u_vga_contro|end_cnt_v~3_combout )) # (!\u_vga_contro|end_cnt_v~2_combout )))

	.dataa(\u_vga_contro|end_cnt_v~2_combout ),
	.datab(\u_vga_contro|end_cnt_v~3_combout ),
	.datac(\u_vga_contro|Equal0~4_combout ),
	.datad(\u_vga_contro|Add1~0_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_v~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_v~3 .lut_mask = 16'h7F00;
defparam \u_vga_contro|cnt_v~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \u_vga_contro|cnt_v[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_v~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[0] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \u_vga_contro|Add1~2 (
// Equation(s):
// \u_vga_contro|Add1~2_combout  = (\u_vga_contro|cnt_v [1] & (!\u_vga_contro|Add1~1 )) # (!\u_vga_contro|cnt_v [1] & ((\u_vga_contro|Add1~1 ) # (GND)))
// \u_vga_contro|Add1~3  = CARRY((!\u_vga_contro|Add1~1 ) # (!\u_vga_contro|cnt_v [1]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~1 ),
	.combout(\u_vga_contro|Add1~2_combout ),
	.cout(\u_vga_contro|Add1~3 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~2 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \u_vga_contro|cnt_v[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[1] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \u_vga_contro|Add1~4 (
// Equation(s):
// \u_vga_contro|Add1~4_combout  = (\u_vga_contro|cnt_v [2] & (\u_vga_contro|Add1~3  $ (GND))) # (!\u_vga_contro|cnt_v [2] & (!\u_vga_contro|Add1~3  & VCC))
// \u_vga_contro|Add1~5  = CARRY((\u_vga_contro|cnt_v [2] & !\u_vga_contro|Add1~3 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~3 ),
	.combout(\u_vga_contro|Add1~4_combout ),
	.cout(\u_vga_contro|Add1~5 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~4 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \u_vga_contro|cnt_v~2 (
// Equation(s):
// \u_vga_contro|cnt_v~2_combout  = (\u_vga_contro|Add1~4_combout  & (((!\u_vga_contro|end_cnt_v~2_combout ) # (!\u_vga_contro|Equal0~4_combout )) # (!\u_vga_contro|end_cnt_v~3_combout )))

	.dataa(\u_vga_contro|end_cnt_v~3_combout ),
	.datab(\u_vga_contro|Equal0~4_combout ),
	.datac(\u_vga_contro|Add1~4_combout ),
	.datad(\u_vga_contro|end_cnt_v~2_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_v~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_v~2 .lut_mask = 16'h70F0;
defparam \u_vga_contro|cnt_v~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \u_vga_contro|cnt_v[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_v~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[2] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \u_vga_contro|Add1~8 (
// Equation(s):
// \u_vga_contro|Add1~8_combout  = (\u_vga_contro|cnt_v [4] & (\u_vga_contro|Add1~7  $ (GND))) # (!\u_vga_contro|cnt_v [4] & (!\u_vga_contro|Add1~7  & VCC))
// \u_vga_contro|Add1~9  = CARRY((\u_vga_contro|cnt_v [4] & !\u_vga_contro|Add1~7 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~7 ),
	.combout(\u_vga_contro|Add1~8_combout ),
	.cout(\u_vga_contro|Add1~9 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~8 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \u_vga_contro|Add1~10 (
// Equation(s):
// \u_vga_contro|Add1~10_combout  = (\u_vga_contro|cnt_v [5] & (!\u_vga_contro|Add1~9 )) # (!\u_vga_contro|cnt_v [5] & ((\u_vga_contro|Add1~9 ) # (GND)))
// \u_vga_contro|Add1~11  = CARRY((!\u_vga_contro|Add1~9 ) # (!\u_vga_contro|cnt_v [5]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~9 ),
	.combout(\u_vga_contro|Add1~10_combout ),
	.cout(\u_vga_contro|Add1~11 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~10 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N17
dffeas \u_vga_contro|cnt_v[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[5] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \u_vga_contro|Add1~12 (
// Equation(s):
// \u_vga_contro|Add1~12_combout  = (\u_vga_contro|cnt_v [6] & (\u_vga_contro|Add1~11  $ (GND))) # (!\u_vga_contro|cnt_v [6] & (!\u_vga_contro|Add1~11  & VCC))
// \u_vga_contro|Add1~13  = CARRY((\u_vga_contro|cnt_v [6] & !\u_vga_contro|Add1~11 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~11 ),
	.combout(\u_vga_contro|Add1~12_combout ),
	.cout(\u_vga_contro|Add1~13 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~12 .lut_mask = 16'hC30C;
defparam \u_vga_contro|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N19
dffeas \u_vga_contro|cnt_v[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[6] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \u_vga_contro|Add1~14 (
// Equation(s):
// \u_vga_contro|Add1~14_combout  = (\u_vga_contro|cnt_v [7] & (!\u_vga_contro|Add1~13 )) # (!\u_vga_contro|cnt_v [7] & ((\u_vga_contro|Add1~13 ) # (GND)))
// \u_vga_contro|Add1~15  = CARRY((!\u_vga_contro|Add1~13 ) # (!\u_vga_contro|cnt_v [7]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~13 ),
	.combout(\u_vga_contro|Add1~14_combout ),
	.cout(\u_vga_contro|Add1~15 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~14 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \u_vga_contro|cnt_v[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[7] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \u_vga_contro|Add1~16 (
// Equation(s):
// \u_vga_contro|Add1~16_combout  = (\u_vga_contro|cnt_v [8] & (\u_vga_contro|Add1~15  $ (GND))) # (!\u_vga_contro|cnt_v [8] & (!\u_vga_contro|Add1~15  & VCC))
// \u_vga_contro|Add1~17  = CARRY((\u_vga_contro|cnt_v [8] & !\u_vga_contro|Add1~15 ))

	.dataa(\u_vga_contro|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~15 ),
	.combout(\u_vga_contro|Add1~16_combout ),
	.cout(\u_vga_contro|Add1~17 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~16 .lut_mask = 16'hA50A;
defparam \u_vga_contro|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \u_vga_contro|cnt_v[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[8] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \u_vga_contro|Add1~18 (
// Equation(s):
// \u_vga_contro|Add1~18_combout  = (\u_vga_contro|cnt_v [9] & (!\u_vga_contro|Add1~17 )) # (!\u_vga_contro|cnt_v [9] & ((\u_vga_contro|Add1~17 ) # (GND)))
// \u_vga_contro|Add1~19  = CARRY((!\u_vga_contro|Add1~17 ) # (!\u_vga_contro|cnt_v [9]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~17 ),
	.combout(\u_vga_contro|Add1~18_combout ),
	.cout(\u_vga_contro|Add1~19 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~18 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \u_vga_contro|cnt_v~0 (
// Equation(s):
// \u_vga_contro|cnt_v~0_combout  = (\u_vga_contro|Add1~18_combout  & (((!\u_vga_contro|Equal0~4_combout ) # (!\u_vga_contro|end_cnt_v~3_combout )) # (!\u_vga_contro|end_cnt_v~2_combout )))

	.dataa(\u_vga_contro|end_cnt_v~2_combout ),
	.datab(\u_vga_contro|end_cnt_v~3_combout ),
	.datac(\u_vga_contro|Equal0~4_combout ),
	.datad(\u_vga_contro|Add1~18_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_v~0 .lut_mask = 16'h7F00;
defparam \u_vga_contro|cnt_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \u_vga_contro|cnt_v[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_v~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[9] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \u_vga_contro|end_cnt_v~3 (
// Equation(s):
// \u_vga_contro|end_cnt_v~3_combout  = (!\u_vga_contro|cnt_v [0] & (\u_vga_contro|cnt_v [2] & (\u_vga_contro|cnt_v [9] & \u_vga_contro|cnt_v [3])))

	.dataa(\u_vga_contro|cnt_v [0]),
	.datab(\u_vga_contro|cnt_v [2]),
	.datac(\u_vga_contro|cnt_v [9]),
	.datad(\u_vga_contro|cnt_v [3]),
	.cin(gnd),
	.combout(\u_vga_contro|end_cnt_v~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|end_cnt_v~3 .lut_mask = 16'h4000;
defparam \u_vga_contro|end_cnt_v~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \u_vga_contro|Add1~6 (
// Equation(s):
// \u_vga_contro|Add1~6_combout  = (\u_vga_contro|cnt_v [3] & (!\u_vga_contro|Add1~5 )) # (!\u_vga_contro|cnt_v [3] & ((\u_vga_contro|Add1~5 ) # (GND)))
// \u_vga_contro|Add1~7  = CARRY((!\u_vga_contro|Add1~5 ) # (!\u_vga_contro|cnt_v [3]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~5 ),
	.combout(\u_vga_contro|Add1~6_combout ),
	.cout(\u_vga_contro|Add1~7 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~6 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \u_vga_contro|cnt_v~1 (
// Equation(s):
// \u_vga_contro|cnt_v~1_combout  = (\u_vga_contro|Add1~6_combout  & (((!\u_vga_contro|end_cnt_v~2_combout ) # (!\u_vga_contro|Equal0~4_combout )) # (!\u_vga_contro|end_cnt_v~3_combout )))

	.dataa(\u_vga_contro|end_cnt_v~3_combout ),
	.datab(\u_vga_contro|Equal0~4_combout ),
	.datac(\u_vga_contro|Add1~6_combout ),
	.datad(\u_vga_contro|end_cnt_v~2_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|cnt_v~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|cnt_v~1 .lut_mask = 16'h70F0;
defparam \u_vga_contro|cnt_v~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \u_vga_contro|cnt_v[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|cnt_v~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[3] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \u_vga_contro|cnt_v[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[4] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \u_vga_contro|end_cnt_v~0 (
// Equation(s):
// \u_vga_contro|end_cnt_v~0_combout  = (!\u_vga_contro|cnt_v [8] & (!\u_vga_contro|cnt_v [5] & (!\u_vga_contro|cnt_v [7] & !\u_vga_contro|cnt_v [6])))

	.dataa(\u_vga_contro|cnt_v [8]),
	.datab(\u_vga_contro|cnt_v [5]),
	.datac(\u_vga_contro|cnt_v [7]),
	.datad(\u_vga_contro|cnt_v [6]),
	.cin(gnd),
	.combout(\u_vga_contro|end_cnt_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|end_cnt_v~0 .lut_mask = 16'h0001;
defparam \u_vga_contro|end_cnt_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \u_vga_contro|end_cnt_v~1 (
// Equation(s):
// \u_vga_contro|end_cnt_v~1_combout  = (!\u_vga_contro|cnt_v [4] & \u_vga_contro|end_cnt_v~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|cnt_v [4]),
	.datad(\u_vga_contro|end_cnt_v~0_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|end_cnt_v~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|end_cnt_v~1 .lut_mask = 16'h0F00;
defparam \u_vga_contro|end_cnt_v~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \u_vga_contro|Add1~20 (
// Equation(s):
// \u_vga_contro|Add1~20_combout  = (\u_vga_contro|cnt_v [10] & (\u_vga_contro|Add1~19  $ (GND))) # (!\u_vga_contro|cnt_v [10] & (!\u_vga_contro|Add1~19  & VCC))
// \u_vga_contro|Add1~21  = CARRY((\u_vga_contro|cnt_v [10] & !\u_vga_contro|Add1~19 ))

	.dataa(\u_vga_contro|cnt_v [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|Add1~19 ),
	.combout(\u_vga_contro|Add1~20_combout ),
	.cout(\u_vga_contro|Add1~21 ));
// synopsys translate_off
defparam \u_vga_contro|Add1~20 .lut_mask = 16'hA50A;
defparam \u_vga_contro|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \u_vga_contro|cnt_v[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[10] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \u_vga_contro|Add1~22 (
// Equation(s):
// \u_vga_contro|Add1~22_combout  = \u_vga_contro|Add1~21  $ (\u_vga_contro|cnt_v [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_contro|cnt_v [11]),
	.cin(\u_vga_contro|Add1~21 ),
	.combout(\u_vga_contro|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Add1~22 .lut_mask = 16'h0FF0;
defparam \u_vga_contro|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \u_vga_contro|cnt_v[11] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|Add1~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|cnt_v [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|cnt_v[11] .is_wysiwyg = "true";
defparam \u_vga_contro|cnt_v[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \u_vga_contro|end_cnt_v~2 (
// Equation(s):
// \u_vga_contro|end_cnt_v~2_combout  = (\u_vga_contro|end_cnt_v~1_combout  & (!\u_vga_contro|cnt_v [10] & (!\u_vga_contro|cnt_v [1] & !\u_vga_contro|cnt_v [11])))

	.dataa(\u_vga_contro|end_cnt_v~1_combout ),
	.datab(\u_vga_contro|cnt_v [10]),
	.datac(\u_vga_contro|cnt_v [1]),
	.datad(\u_vga_contro|cnt_v [11]),
	.cin(gnd),
	.combout(\u_vga_contro|end_cnt_v~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|end_cnt_v~2 .lut_mask = 16'h0002;
defparam \u_vga_contro|end_cnt_v~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \u_vga_contro|LessThan3~0 (
// Equation(s):
// \u_vga_contro|LessThan3~0_combout  = ((\u_vga_contro|cnt_v [2]) # ((\u_vga_contro|cnt_v [9]) # (\u_vga_contro|cnt_v [3]))) # (!\u_vga_contro|end_cnt_v~2_combout )

	.dataa(\u_vga_contro|end_cnt_v~2_combout ),
	.datab(\u_vga_contro|cnt_v [2]),
	.datac(\u_vga_contro|cnt_v [9]),
	.datad(\u_vga_contro|cnt_v [3]),
	.cin(gnd),
	.combout(\u_vga_contro|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|LessThan3~0 .lut_mask = 16'hFFFD;
defparam \u_vga_contro|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \u_vga_contro|Equal0~1 (
// Equation(s):
// \u_vga_contro|Equal0~1_combout  = (!\u_vga_contro|cnt_h [11] & !\u_vga_contro|cnt_h [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|cnt_h [11]),
	.datad(\u_vga_contro|cnt_h [10]),
	.cin(gnd),
	.combout(\u_vga_contro|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|Equal0~1 .lut_mask = 16'h000F;
defparam \u_vga_contro|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \u_vga_contro|h_sync~0 (
// Equation(s):
// \u_vga_contro|h_sync~0_combout  = (\u_vga_contro|cnt_h [6] & ((\u_vga_contro|cnt_h [5]) # ((\u_vga_contro|Equal0~0_combout  & \u_vga_contro|cnt_h [4]))))

	.dataa(\u_vga_contro|cnt_h [5]),
	.datab(\u_vga_contro|Equal0~0_combout ),
	.datac(\u_vga_contro|cnt_h [6]),
	.datad(\u_vga_contro|cnt_h [4]),
	.cin(gnd),
	.combout(\u_vga_contro|h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|h_sync~0 .lut_mask = 16'hE0A0;
defparam \u_vga_contro|h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \u_vga_contro|h_sync~1 (
// Equation(s):
// \u_vga_contro|h_sync~1_combout  = (!\u_vga_contro|cnt_h [3] & (!\u_vga_contro|cnt_h [5] & (!\u_vga_contro|cnt_h [4] & !\u_vga_contro|cnt_h [6])))

	.dataa(\u_vga_contro|cnt_h [3]),
	.datab(\u_vga_contro|cnt_h [5]),
	.datac(\u_vga_contro|cnt_h [4]),
	.datad(\u_vga_contro|cnt_h [6]),
	.cin(gnd),
	.combout(\u_vga_contro|h_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|h_sync~1 .lut_mask = 16'h0001;
defparam \u_vga_contro|h_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \u_vga_contro|h_sync~2 (
// Equation(s):
// \u_vga_contro|h_sync~2_combout  = (!\u_vga_contro|cnt_h [1] & (\u_vga_contro|h_sync~1_combout  & (!\u_vga_contro|cnt_h [2] & !\u_vga_contro|cnt_h [0])))

	.dataa(\u_vga_contro|cnt_h [1]),
	.datab(\u_vga_contro|h_sync~1_combout ),
	.datac(\u_vga_contro|cnt_h [2]),
	.datad(\u_vga_contro|cnt_h [0]),
	.cin(gnd),
	.combout(\u_vga_contro|h_sync~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|h_sync~2 .lut_mask = 16'h0004;
defparam \u_vga_contro|h_sync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \u_vga_contro|always2~0 (
// Equation(s):
// \u_vga_contro|always2~0_combout  = (!\u_vga_contro|cnt_h [7] & (!\u_vga_contro|cnt_h [9] & !\u_vga_contro|cnt_h [8]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [7]),
	.datac(\u_vga_contro|cnt_h [9]),
	.datad(\u_vga_contro|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_contro|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always2~0 .lut_mask = 16'h0003;
defparam \u_vga_contro|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \u_vga_contro|h_sync~3 (
// Equation(s):
// \u_vga_contro|h_sync~3_combout  = ((\u_vga_contro|h_sync~0_combout ) # ((\u_vga_contro|h_sync~2_combout ) # (!\u_vga_contro|always2~0_combout ))) # (!\u_vga_contro|Equal0~1_combout )

	.dataa(\u_vga_contro|Equal0~1_combout ),
	.datab(\u_vga_contro|h_sync~0_combout ),
	.datac(\u_vga_contro|h_sync~2_combout ),
	.datad(\u_vga_contro|always2~0_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|h_sync~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|h_sync~3 .lut_mask = 16'hFDFF;
defparam \u_vga_contro|h_sync~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \u_vga_contro|always2~1 (
// Equation(s):
// \u_vga_contro|always2~1_combout  = (\u_vga_contro|cnt_h [4] & (\u_vga_contro|cnt_h [7] & (\u_vga_contro|cnt_h [6] & \u_vga_contro|cnt_h [5])))

	.dataa(\u_vga_contro|cnt_h [4]),
	.datab(\u_vga_contro|cnt_h [7]),
	.datac(\u_vga_contro|cnt_h [6]),
	.datad(\u_vga_contro|cnt_h [5]),
	.cin(gnd),
	.combout(\u_vga_contro|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always2~1 .lut_mask = 16'h8000;
defparam \u_vga_contro|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \u_vga_contro|always2~2 (
// Equation(s):
// \u_vga_contro|always2~2_combout  = (\u_vga_contro|cnt_h [9] & ((\u_vga_contro|cnt_h [8]) # (\u_vga_contro|always2~1_combout )))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [8]),
	.datac(\u_vga_contro|cnt_h [9]),
	.datad(\u_vga_contro|always2~1_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always2~2 .lut_mask = 16'hF0C0;
defparam \u_vga_contro|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \u_vga_contro|always2~3 (
// Equation(s):
// \u_vga_contro|always2~3_combout  = (((!\u_vga_contro|cnt_h [4] & !\u_vga_contro|Equal0~0_combout )) # (!\u_vga_contro|cnt_h [5])) # (!\u_vga_contro|cnt_h [6])

	.dataa(\u_vga_contro|cnt_h [4]),
	.datab(\u_vga_contro|cnt_h [6]),
	.datac(\u_vga_contro|Equal0~0_combout ),
	.datad(\u_vga_contro|cnt_h [5]),
	.cin(gnd),
	.combout(\u_vga_contro|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always2~3 .lut_mask = 16'h37FF;
defparam \u_vga_contro|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \u_vga_contro|always2~4 (
// Equation(s):
// \u_vga_contro|always2~4_combout  = (\u_vga_contro|always2~2_combout ) # (((\u_vga_contro|always2~0_combout  & \u_vga_contro|always2~3_combout )) # (!\u_vga_contro|Equal0~1_combout ))

	.dataa(\u_vga_contro|always2~0_combout ),
	.datab(\u_vga_contro|always2~2_combout ),
	.datac(\u_vga_contro|Equal0~1_combout ),
	.datad(\u_vga_contro|always2~3_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always2~4 .lut_mask = 16'hEFCF;
defparam \u_vga_contro|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \u_vga_contro|h_addr[0]~11 (
// Equation(s):
// \u_vga_contro|h_addr[0]~11_combout  = \u_vga_contro|cnt_h [0] $ (VCC)
// \u_vga_contro|h_addr[0]~12  = CARRY(\u_vga_contro|cnt_h [0])

	.dataa(\u_vga_contro|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_contro|h_addr[0]~11_combout ),
	.cout(\u_vga_contro|h_addr[0]~12 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[0]~11 .lut_mask = 16'h55AA;
defparam \u_vga_contro|h_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \u_vga_contro|h_addr[1]~13 (
// Equation(s):
// \u_vga_contro|h_addr[1]~13_combout  = (\u_vga_contro|cnt_h [1] & (!\u_vga_contro|h_addr[0]~12 )) # (!\u_vga_contro|cnt_h [1] & ((\u_vga_contro|h_addr[0]~12 ) # (GND)))
// \u_vga_contro|h_addr[1]~14  = CARRY((!\u_vga_contro|h_addr[0]~12 ) # (!\u_vga_contro|cnt_h [1]))

	.dataa(\u_vga_contro|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[0]~12 ),
	.combout(\u_vga_contro|h_addr[1]~13_combout ),
	.cout(\u_vga_contro|h_addr[1]~14 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[1]~13 .lut_mask = 16'h5A5F;
defparam \u_vga_contro|h_addr[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \u_vga_contro|h_addr[2]~15 (
// Equation(s):
// \u_vga_contro|h_addr[2]~15_combout  = (\u_vga_contro|cnt_h [2] & (\u_vga_contro|h_addr[1]~14  $ (GND))) # (!\u_vga_contro|cnt_h [2] & (!\u_vga_contro|h_addr[1]~14  & VCC))
// \u_vga_contro|h_addr[2]~16  = CARRY((\u_vga_contro|cnt_h [2] & !\u_vga_contro|h_addr[1]~14 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[1]~14 ),
	.combout(\u_vga_contro|h_addr[2]~15_combout ),
	.cout(\u_vga_contro|h_addr[2]~16 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[2]~15 .lut_mask = 16'hC30C;
defparam \u_vga_contro|h_addr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \u_vga_contro|h_addr[3]~17 (
// Equation(s):
// \u_vga_contro|h_addr[3]~17_combout  = (\u_vga_contro|cnt_h [3] & (!\u_vga_contro|h_addr[2]~16 )) # (!\u_vga_contro|cnt_h [3] & ((\u_vga_contro|h_addr[2]~16 ) # (GND)))
// \u_vga_contro|h_addr[3]~18  = CARRY((!\u_vga_contro|h_addr[2]~16 ) # (!\u_vga_contro|cnt_h [3]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[2]~16 ),
	.combout(\u_vga_contro|h_addr[3]~17_combout ),
	.cout(\u_vga_contro|h_addr[3]~18 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[3]~17 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|h_addr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \u_vga_contro|h_addr[4]~19 (
// Equation(s):
// \u_vga_contro|h_addr[4]~19_combout  = (\u_vga_contro|cnt_h [4] & ((GND) # (!\u_vga_contro|h_addr[3]~18 ))) # (!\u_vga_contro|cnt_h [4] & (\u_vga_contro|h_addr[3]~18  $ (GND)))
// \u_vga_contro|h_addr[4]~20  = CARRY((\u_vga_contro|cnt_h [4]) # (!\u_vga_contro|h_addr[3]~18 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[3]~18 ),
	.combout(\u_vga_contro|h_addr[4]~19_combout ),
	.cout(\u_vga_contro|h_addr[4]~20 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[4]~19 .lut_mask = 16'h3CCF;
defparam \u_vga_contro|h_addr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \u_vga_contro|h_addr[5]~21 (
// Equation(s):
// \u_vga_contro|h_addr[5]~21_combout  = (\u_vga_contro|cnt_h [5] & (!\u_vga_contro|h_addr[4]~20 )) # (!\u_vga_contro|cnt_h [5] & ((\u_vga_contro|h_addr[4]~20 ) # (GND)))
// \u_vga_contro|h_addr[5]~22  = CARRY((!\u_vga_contro|h_addr[4]~20 ) # (!\u_vga_contro|cnt_h [5]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[4]~20 ),
	.combout(\u_vga_contro|h_addr[5]~21_combout ),
	.cout(\u_vga_contro|h_addr[5]~22 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[5]~21 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|h_addr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \u_vga_contro|h_addr[6]~23 (
// Equation(s):
// \u_vga_contro|h_addr[6]~23_combout  = (\u_vga_contro|cnt_h [6] & (\u_vga_contro|h_addr[5]~22  $ (GND))) # (!\u_vga_contro|cnt_h [6] & (!\u_vga_contro|h_addr[5]~22  & VCC))
// \u_vga_contro|h_addr[6]~24  = CARRY((\u_vga_contro|cnt_h [6] & !\u_vga_contro|h_addr[5]~22 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[5]~22 ),
	.combout(\u_vga_contro|h_addr[6]~23_combout ),
	.cout(\u_vga_contro|h_addr[6]~24 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[6]~23 .lut_mask = 16'hC30C;
defparam \u_vga_contro|h_addr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \u_vga_contro|h_addr[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[6] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \u_vga_contro|h_addr[7]~25 (
// Equation(s):
// \u_vga_contro|h_addr[7]~25_combout  = (\u_vga_contro|cnt_h [7] & (\u_vga_contro|h_addr[6]~24  & VCC)) # (!\u_vga_contro|cnt_h [7] & (!\u_vga_contro|h_addr[6]~24 ))
// \u_vga_contro|h_addr[7]~26  = CARRY((!\u_vga_contro|cnt_h [7] & !\u_vga_contro|h_addr[6]~24 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[6]~24 ),
	.combout(\u_vga_contro|h_addr[7]~25_combout ),
	.cout(\u_vga_contro|h_addr[7]~26 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[7]~25 .lut_mask = 16'hC303;
defparam \u_vga_contro|h_addr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \u_vga_contro|h_addr[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[7] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \u_vga_contro|h_addr[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[4] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \u_vga_contro|h_addr[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[5] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \u_data_generate|LessThan0~1 (
// Equation(s):
// \u_data_generate|LessThan0~1_combout  = (\u_vga_contro|h_addr [4]) # (\u_vga_contro|h_addr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|h_addr [4]),
	.datad(\u_vga_contro|h_addr [5]),
	.cin(gnd),
	.combout(\u_data_generate|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|LessThan0~1 .lut_mask = 16'hFFF0;
defparam \u_data_generate|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \u_vga_contro|h_addr[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[0] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \u_vga_contro|h_addr[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[2] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \u_vga_contro|h_addr[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[1] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \u_vga_contro|h_addr[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[3] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \u_data_generate|LessThan0~0 (
// Equation(s):
// \u_data_generate|LessThan0~0_combout  = (\u_vga_contro|h_addr [3] & ((\u_vga_contro|h_addr [0]) # ((\u_vga_contro|h_addr [2]) # (\u_vga_contro|h_addr [1]))))

	.dataa(\u_vga_contro|h_addr [0]),
	.datab(\u_vga_contro|h_addr [2]),
	.datac(\u_vga_contro|h_addr [1]),
	.datad(\u_vga_contro|h_addr [3]),
	.cin(gnd),
	.combout(\u_data_generate|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|LessThan0~0 .lut_mask = 16'hFE00;
defparam \u_data_generate|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \u_data_generate|LessThan0~2 (
// Equation(s):
// \u_data_generate|LessThan0~2_combout  = (\u_vga_contro|h_addr [6] & (\u_vga_contro|h_addr [7] & ((\u_data_generate|LessThan0~1_combout ) # (\u_data_generate|LessThan0~0_combout ))))

	.dataa(\u_vga_contro|h_addr [6]),
	.datab(\u_vga_contro|h_addr [7]),
	.datac(\u_data_generate|LessThan0~1_combout ),
	.datad(\u_data_generate|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_data_generate|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|LessThan0~2 .lut_mask = 16'h8880;
defparam \u_data_generate|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \u_vga_contro|v_addr[0]~11 (
// Equation(s):
// \u_vga_contro|v_addr[0]~11_combout  = \u_vga_contro|cnt_v [0] $ (VCC)
// \u_vga_contro|v_addr[0]~12  = CARRY(\u_vga_contro|cnt_v [0])

	.dataa(\u_vga_contro|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_contro|v_addr[0]~11_combout ),
	.cout(\u_vga_contro|v_addr[0]~12 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[0]~11 .lut_mask = 16'h55AA;
defparam \u_vga_contro|v_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \u_vga_contro|v_addr[1]~13 (
// Equation(s):
// \u_vga_contro|v_addr[1]~13_combout  = (\u_vga_contro|cnt_v [1] & (!\u_vga_contro|v_addr[0]~12 )) # (!\u_vga_contro|cnt_v [1] & ((\u_vga_contro|v_addr[0]~12 ) # (GND)))
// \u_vga_contro|v_addr[1]~14  = CARRY((!\u_vga_contro|v_addr[0]~12 ) # (!\u_vga_contro|cnt_v [1]))

	.dataa(\u_vga_contro|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[0]~12 ),
	.combout(\u_vga_contro|v_addr[1]~13_combout ),
	.cout(\u_vga_contro|v_addr[1]~14 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[1]~13 .lut_mask = 16'h5A5F;
defparam \u_vga_contro|v_addr[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \u_vga_contro|v_addr[2]~15 (
// Equation(s):
// \u_vga_contro|v_addr[2]~15_combout  = (\u_vga_contro|cnt_v [2] & ((GND) # (!\u_vga_contro|v_addr[1]~14 ))) # (!\u_vga_contro|cnt_v [2] & (\u_vga_contro|v_addr[1]~14  $ (GND)))
// \u_vga_contro|v_addr[2]~16  = CARRY((\u_vga_contro|cnt_v [2]) # (!\u_vga_contro|v_addr[1]~14 ))

	.dataa(\u_vga_contro|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[1]~14 ),
	.combout(\u_vga_contro|v_addr[2]~15_combout ),
	.cout(\u_vga_contro|v_addr[2]~16 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[2]~15 .lut_mask = 16'h5AAF;
defparam \u_vga_contro|v_addr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \u_vga_contro|v_addr[3]~17 (
// Equation(s):
// \u_vga_contro|v_addr[3]~17_combout  = (\u_vga_contro|cnt_v [3] & (!\u_vga_contro|v_addr[2]~16 )) # (!\u_vga_contro|cnt_v [3] & ((\u_vga_contro|v_addr[2]~16 ) # (GND)))
// \u_vga_contro|v_addr[3]~18  = CARRY((!\u_vga_contro|v_addr[2]~16 ) # (!\u_vga_contro|cnt_v [3]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[2]~16 ),
	.combout(\u_vga_contro|v_addr[3]~17_combout ),
	.cout(\u_vga_contro|v_addr[3]~18 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[3]~17 .lut_mask = 16'h3C3F;
defparam \u_vga_contro|v_addr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \u_vga_contro|v_addr[4]~19 (
// Equation(s):
// \u_vga_contro|v_addr[4]~19_combout  = (\u_vga_contro|cnt_v [4] & ((GND) # (!\u_vga_contro|v_addr[3]~18 ))) # (!\u_vga_contro|cnt_v [4] & (\u_vga_contro|v_addr[3]~18  $ (GND)))
// \u_vga_contro|v_addr[4]~20  = CARRY((\u_vga_contro|cnt_v [4]) # (!\u_vga_contro|v_addr[3]~18 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[3]~18 ),
	.combout(\u_vga_contro|v_addr[4]~19_combout ),
	.cout(\u_vga_contro|v_addr[4]~20 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[4]~19 .lut_mask = 16'h3CCF;
defparam \u_vga_contro|v_addr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \u_vga_contro|v_addr[5]~21 (
// Equation(s):
// \u_vga_contro|v_addr[5]~21_combout  = (\u_vga_contro|cnt_v [5] & (\u_vga_contro|v_addr[4]~20  & VCC)) # (!\u_vga_contro|cnt_v [5] & (!\u_vga_contro|v_addr[4]~20 ))
// \u_vga_contro|v_addr[5]~22  = CARRY((!\u_vga_contro|cnt_v [5] & !\u_vga_contro|v_addr[4]~20 ))

	.dataa(\u_vga_contro|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[4]~20 ),
	.combout(\u_vga_contro|v_addr[5]~21_combout ),
	.cout(\u_vga_contro|v_addr[5]~22 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[5]~21 .lut_mask = 16'hA505;
defparam \u_vga_contro|v_addr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \u_vga_contro|v_addr[6]~23 (
// Equation(s):
// \u_vga_contro|v_addr[6]~23_combout  = (\u_vga_contro|cnt_v [6] & ((GND) # (!\u_vga_contro|v_addr[5]~22 ))) # (!\u_vga_contro|cnt_v [6] & (\u_vga_contro|v_addr[5]~22  $ (GND)))
// \u_vga_contro|v_addr[6]~24  = CARRY((\u_vga_contro|cnt_v [6]) # (!\u_vga_contro|v_addr[5]~22 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[5]~22 ),
	.combout(\u_vga_contro|v_addr[6]~23_combout ),
	.cout(\u_vga_contro|v_addr[6]~24 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[6]~23 .lut_mask = 16'h3CCF;
defparam \u_vga_contro|v_addr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \u_vga_contro|v_addr[7]~25 (
// Equation(s):
// \u_vga_contro|v_addr[7]~25_combout  = (\u_vga_contro|cnt_v [7] & (\u_vga_contro|v_addr[6]~24  & VCC)) # (!\u_vga_contro|cnt_v [7] & (!\u_vga_contro|v_addr[6]~24 ))
// \u_vga_contro|v_addr[7]~26  = CARRY((!\u_vga_contro|cnt_v [7] & !\u_vga_contro|v_addr[6]~24 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[6]~24 ),
	.combout(\u_vga_contro|v_addr[7]~25_combout ),
	.cout(\u_vga_contro|v_addr[7]~26 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[7]~25 .lut_mask = 16'hC303;
defparam \u_vga_contro|v_addr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \u_vga_contro|v_addr[8]~27 (
// Equation(s):
// \u_vga_contro|v_addr[8]~27_combout  = (\u_vga_contro|cnt_v [8] & ((GND) # (!\u_vga_contro|v_addr[7]~26 ))) # (!\u_vga_contro|cnt_v [8] & (\u_vga_contro|v_addr[7]~26  $ (GND)))
// \u_vga_contro|v_addr[8]~28  = CARRY((\u_vga_contro|cnt_v [8]) # (!\u_vga_contro|v_addr[7]~26 ))

	.dataa(\u_vga_contro|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[7]~26 ),
	.combout(\u_vga_contro|v_addr[8]~27_combout ),
	.cout(\u_vga_contro|v_addr[8]~28 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[8]~27 .lut_mask = 16'h5AAF;
defparam \u_vga_contro|v_addr[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \u_vga_contro|always4~0 (
// Equation(s):
// \u_vga_contro|always4~0_combout  = (\u_vga_contro|cnt_v [8] & ((\u_vga_contro|cnt_v [4]) # ((\u_vga_contro|cnt_v [3] & \u_vga_contro|cnt_v [2]))))

	.dataa(\u_vga_contro|cnt_v [3]),
	.datab(\u_vga_contro|cnt_v [2]),
	.datac(\u_vga_contro|cnt_v [4]),
	.datad(\u_vga_contro|cnt_v [8]),
	.cin(gnd),
	.combout(\u_vga_contro|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always4~0 .lut_mask = 16'hF800;
defparam \u_vga_contro|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \u_vga_contro|always4~1 (
// Equation(s):
// \u_vga_contro|always4~1_combout  = (\u_vga_contro|cnt_v [5] & (\u_vga_contro|cnt_v [6] & (\u_vga_contro|cnt_v [7] & \u_vga_contro|always4~0_combout )))

	.dataa(\u_vga_contro|cnt_v [5]),
	.datab(\u_vga_contro|cnt_v [6]),
	.datac(\u_vga_contro|cnt_v [7]),
	.datad(\u_vga_contro|always4~0_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always4~1 .lut_mask = 16'h8000;
defparam \u_vga_contro|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \u_vga_contro|LessThan6~0 (
// Equation(s):
// \u_vga_contro|LessThan6~0_combout  = ((!\u_vga_contro|cnt_v [2] & ((!\u_vga_contro|cnt_v [1]) # (!\u_vga_contro|cnt_v [0])))) # (!\u_vga_contro|cnt_v [3])

	.dataa(\u_vga_contro|cnt_v [0]),
	.datab(\u_vga_contro|cnt_v [2]),
	.datac(\u_vga_contro|cnt_v [1]),
	.datad(\u_vga_contro|cnt_v [3]),
	.cin(gnd),
	.combout(\u_vga_contro|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|LessThan6~0 .lut_mask = 16'h13FF;
defparam \u_vga_contro|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \u_vga_contro|always4~2 (
// Equation(s):
// \u_vga_contro|always4~2_combout  = (\u_vga_contro|cnt_v [11]) # ((\u_vga_contro|cnt_v [10]) # (\u_vga_contro|cnt_v [9]))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_v [11]),
	.datac(\u_vga_contro|cnt_v [10]),
	.datad(\u_vga_contro|cnt_v [9]),
	.cin(gnd),
	.combout(\u_vga_contro|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always4~2 .lut_mask = 16'hFFFC;
defparam \u_vga_contro|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \u_vga_contro|always4~3 (
// Equation(s):
// \u_vga_contro|always4~3_combout  = (\u_vga_contro|always4~1_combout ) # ((\u_vga_contro|always4~2_combout ) # ((\u_vga_contro|LessThan6~0_combout  & \u_vga_contro|end_cnt_v~1_combout )))

	.dataa(\u_vga_contro|always4~1_combout ),
	.datab(\u_vga_contro|LessThan6~0_combout ),
	.datac(\u_vga_contro|always4~2_combout ),
	.datad(\u_vga_contro|end_cnt_v~1_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|always4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always4~3 .lut_mask = 16'hFEFA;
defparam \u_vga_contro|always4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \u_vga_contro|v_addr[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[8]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[8] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \u_vga_contro|h_addr[8]~27 (
// Equation(s):
// \u_vga_contro|h_addr[8]~27_combout  = (\u_vga_contro|cnt_h [8] & ((GND) # (!\u_vga_contro|h_addr[7]~26 ))) # (!\u_vga_contro|cnt_h [8] & (\u_vga_contro|h_addr[7]~26  $ (GND)))
// \u_vga_contro|h_addr[8]~28  = CARRY((\u_vga_contro|cnt_h [8]) # (!\u_vga_contro|h_addr[7]~26 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[7]~26 ),
	.combout(\u_vga_contro|h_addr[8]~27_combout ),
	.cout(\u_vga_contro|h_addr[8]~28 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[8]~27 .lut_mask = 16'h3CCF;
defparam \u_vga_contro|h_addr[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \u_vga_contro|h_addr[9]~29 (
// Equation(s):
// \u_vga_contro|h_addr[9]~29_combout  = (\u_vga_contro|cnt_h [9] & (\u_vga_contro|h_addr[8]~28  & VCC)) # (!\u_vga_contro|cnt_h [9] & (!\u_vga_contro|h_addr[8]~28 ))
// \u_vga_contro|h_addr[9]~30  = CARRY((!\u_vga_contro|cnt_h [9] & !\u_vga_contro|h_addr[8]~28 ))

	.dataa(gnd),
	.datab(\u_vga_contro|cnt_h [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|h_addr[8]~28 ),
	.combout(\u_vga_contro|h_addr[9]~29_combout ),
	.cout(\u_vga_contro|h_addr[9]~30 ));
// synopsys translate_off
defparam \u_vga_contro|h_addr[9]~29 .lut_mask = 16'hC303;
defparam \u_vga_contro|h_addr[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \u_vga_contro|h_addr[10]~31 (
// Equation(s):
// \u_vga_contro|h_addr[10]~31_combout  = \u_vga_contro|h_addr[9]~30  $ (\u_vga_contro|cnt_h [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_contro|cnt_h [10]),
	.cin(\u_vga_contro|h_addr[9]~30 ),
	.combout(\u_vga_contro|h_addr[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|h_addr[10]~31 .lut_mask = 16'h0FF0;
defparam \u_vga_contro|h_addr[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \u_vga_contro|h_addr[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[10]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[10] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \u_vga_contro|h_addr[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[9]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[9] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \u_vga_contro|h_addr[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|h_addr[8]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|h_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|h_addr[8] .is_wysiwyg = "true";
defparam \u_vga_contro|h_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \u_data_generate|pic_area~0 (
// Equation(s):
// \u_data_generate|pic_area~0_combout  = (\u_vga_contro|v_addr [8]) # ((\u_vga_contro|h_addr [10]) # ((\u_vga_contro|h_addr [9]) # (\u_vga_contro|h_addr [8])))

	.dataa(\u_vga_contro|v_addr [8]),
	.datab(\u_vga_contro|h_addr [10]),
	.datac(\u_vga_contro|h_addr [9]),
	.datad(\u_vga_contro|h_addr [8]),
	.cin(gnd),
	.combout(\u_data_generate|pic_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|pic_area~0 .lut_mask = 16'hFFFE;
defparam \u_data_generate|pic_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \u_vga_contro|v_addr[9]~29 (
// Equation(s):
// \u_vga_contro|v_addr[9]~29_combout  = (\u_vga_contro|cnt_v [9] & (\u_vga_contro|v_addr[8]~28  & VCC)) # (!\u_vga_contro|cnt_v [9] & (!\u_vga_contro|v_addr[8]~28 ))
// \u_vga_contro|v_addr[9]~30  = CARRY((!\u_vga_contro|cnt_v [9] & !\u_vga_contro|v_addr[8]~28 ))

	.dataa(\u_vga_contro|cnt_v [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_contro|v_addr[8]~28 ),
	.combout(\u_vga_contro|v_addr[9]~29_combout ),
	.cout(\u_vga_contro|v_addr[9]~30 ));
// synopsys translate_off
defparam \u_vga_contro|v_addr[9]~29 .lut_mask = 16'hA505;
defparam \u_vga_contro|v_addr[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \u_vga_contro|v_addr[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[9]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[9] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \u_vga_contro|v_addr[10]~31 (
// Equation(s):
// \u_vga_contro|v_addr[10]~31_combout  = \u_vga_contro|v_addr[9]~30  $ (\u_vga_contro|cnt_v [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_contro|cnt_v [10]),
	.cin(\u_vga_contro|v_addr[9]~30 ),
	.combout(\u_vga_contro|v_addr[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|v_addr[10]~31 .lut_mask = 16'h0FF0;
defparam \u_vga_contro|v_addr[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \u_vga_contro|v_addr[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[10]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[10] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \u_data_generate|pic_area~1 (
// Equation(s):
// \u_data_generate|pic_area~1_combout  = (\u_vga_contro|v_addr [9]) # (\u_vga_contro|v_addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|v_addr [9]),
	.datad(\u_vga_contro|v_addr [10]),
	.cin(gnd),
	.combout(\u_data_generate|pic_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|pic_area~1 .lut_mask = 16'hFFF0;
defparam \u_data_generate|pic_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \u_vga_contro|v_addr[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[6] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \u_vga_contro|v_addr[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[7] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \u_vga_contro|v_addr[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[4] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N15
dffeas \u_vga_contro|v_addr[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[5] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|_~0 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|_~0_combout  = (!\u_vga_contro|v_addr [4] & !\u_vga_contro|v_addr [5])

	.dataa(\u_vga_contro|v_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_contro|v_addr [5]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|_~0 .lut_mask = 16'h0055;
defparam \u_data_generate|Mult0|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \u_vga_contro|v_addr[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[2] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \u_vga_contro|v_addr[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[0] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \u_vga_contro|v_addr[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[1] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \u_vga_contro|v_addr[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|v_addr[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_vga_contro|always4~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|v_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|v_addr[3] .is_wysiwyg = "true";
defparam \u_vga_contro|v_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \u_data_generate|LessThan1~0 (
// Equation(s):
// \u_data_generate|LessThan1~0_combout  = (\u_vga_contro|v_addr [3] & ((\u_vga_contro|v_addr [2]) # ((\u_vga_contro|v_addr [0]) # (\u_vga_contro|v_addr [1]))))

	.dataa(\u_vga_contro|v_addr [2]),
	.datab(\u_vga_contro|v_addr [0]),
	.datac(\u_vga_contro|v_addr [1]),
	.datad(\u_vga_contro|v_addr [3]),
	.cin(gnd),
	.combout(\u_data_generate|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|LessThan1~0 .lut_mask = 16'hFE00;
defparam \u_data_generate|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \u_data_generate|LessThan1~1 (
// Equation(s):
// \u_data_generate|LessThan1~1_combout  = (\u_vga_contro|v_addr [6] & (\u_vga_contro|v_addr [7] & ((\u_data_generate|LessThan1~0_combout ) # (!\u_data_generate|Mult0|mult_core|_~0_combout ))))

	.dataa(\u_vga_contro|v_addr [6]),
	.datab(\u_vga_contro|v_addr [7]),
	.datac(\u_data_generate|Mult0|mult_core|_~0_combout ),
	.datad(\u_data_generate|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_data_generate|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|LessThan1~1 .lut_mask = 16'h8808;
defparam \u_data_generate|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \u_data_generate|pic_area (
// Equation(s):
// \u_data_generate|pic_area~combout  = (\u_data_generate|LessThan0~2_combout ) # ((\u_data_generate|pic_area~0_combout ) # ((\u_data_generate|pic_area~1_combout ) # (\u_data_generate|LessThan1~1_combout )))

	.dataa(\u_data_generate|LessThan0~2_combout ),
	.datab(\u_data_generate|pic_area~0_combout ),
	.datac(\u_data_generate|pic_area~1_combout ),
	.datad(\u_data_generate|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u_data_generate|pic_area~combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|pic_area .lut_mask = 16'hFFFE;
defparam \u_data_generate|pic_area .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][7]~8_combout  = \u_vga_contro|v_addr [1] $ (((\u_vga_contro|v_addr [0] & !\u_vga_contro|v_addr [3])))

	.dataa(\u_vga_contro|v_addr [1]),
	.datab(gnd),
	.datac(\u_vga_contro|v_addr [0]),
	.datad(\u_vga_contro|v_addr [3]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'hAA5A;
defparam \u_data_generate|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\u_data_generate|Mult0|mult_core|romout[0][7]~8_combout  & (\u_vga_contro|v_addr [4] $ (VCC))) # (!\u_data_generate|Mult0|mult_core|romout[0][7]~8_combout  & 
// (\u_vga_contro|v_addr [4] & VCC))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\u_data_generate|Mult0|mult_core|romout[0][7]~8_combout  & \u_vga_contro|v_addr [4]))

	.dataa(\u_data_generate|Mult0|mult_core|romout[0][7]~8_combout ),
	.datab(\u_vga_contro|v_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][6]~9 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  = \u_vga_contro|v_addr [0] $ (\u_vga_contro|v_addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|v_addr [0]),
	.datad(\u_vga_contro|v_addr [3]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][6]~9 .lut_mask = 16'h0FF0;
defparam \u_data_generate|Mult0|mult_core|romout[0][6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \u_data_generate|Add0~0 (
// Equation(s):
// \u_data_generate|Add0~0_combout  = (\u_vga_contro|v_addr [0] & (\u_vga_contro|h_addr [3] $ (VCC))) # (!\u_vga_contro|v_addr [0] & (\u_vga_contro|h_addr [3] & VCC))
// \u_data_generate|Add0~1  = CARRY((\u_vga_contro|v_addr [0] & \u_vga_contro|h_addr [3]))

	.dataa(\u_vga_contro|v_addr [0]),
	.datab(\u_vga_contro|h_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_data_generate|Add0~0_combout ),
	.cout(\u_data_generate|Add0~1 ));
// synopsys translate_off
defparam \u_data_generate|Add0~0 .lut_mask = 16'h6688;
defparam \u_data_generate|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \u_data_generate|Add0~2 (
// Equation(s):
// \u_data_generate|Add0~2_combout  = (\u_vga_contro|h_addr [4] & ((\u_vga_contro|v_addr [1] & (\u_data_generate|Add0~1  & VCC)) # (!\u_vga_contro|v_addr [1] & (!\u_data_generate|Add0~1 )))) # (!\u_vga_contro|h_addr [4] & ((\u_vga_contro|v_addr [1] & 
// (!\u_data_generate|Add0~1 )) # (!\u_vga_contro|v_addr [1] & ((\u_data_generate|Add0~1 ) # (GND)))))
// \u_data_generate|Add0~3  = CARRY((\u_vga_contro|h_addr [4] & (!\u_vga_contro|v_addr [1] & !\u_data_generate|Add0~1 )) # (!\u_vga_contro|h_addr [4] & ((!\u_data_generate|Add0~1 ) # (!\u_vga_contro|v_addr [1]))))

	.dataa(\u_vga_contro|h_addr [4]),
	.datab(\u_vga_contro|v_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~1 ),
	.combout(\u_data_generate|Add0~2_combout ),
	.cout(\u_data_generate|Add0~3 ));
// synopsys translate_off
defparam \u_data_generate|Add0~2 .lut_mask = 16'h9617;
defparam \u_data_generate|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \u_data_generate|Add0~4 (
// Equation(s):
// \u_data_generate|Add0~4_combout  = ((\u_vga_contro|h_addr [5] $ (\u_vga_contro|v_addr [2] $ (!\u_data_generate|Add0~3 )))) # (GND)
// \u_data_generate|Add0~5  = CARRY((\u_vga_contro|h_addr [5] & ((\u_vga_contro|v_addr [2]) # (!\u_data_generate|Add0~3 ))) # (!\u_vga_contro|h_addr [5] & (\u_vga_contro|v_addr [2] & !\u_data_generate|Add0~3 )))

	.dataa(\u_vga_contro|h_addr [5]),
	.datab(\u_vga_contro|v_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~3 ),
	.combout(\u_data_generate|Add0~4_combout ),
	.cout(\u_data_generate|Add0~5 ));
// synopsys translate_off
defparam \u_data_generate|Add0~4 .lut_mask = 16'h698E;
defparam \u_data_generate|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \u_data_generate|Add0~6 (
// Equation(s):
// \u_data_generate|Add0~6_combout  = (\u_vga_contro|h_addr [6] & ((\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  & (\u_data_generate|Add0~5  & VCC)) # (!\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  & (!\u_data_generate|Add0~5 )))) # 
// (!\u_vga_contro|h_addr [6] & ((\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  & (!\u_data_generate|Add0~5 )) # (!\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  & ((\u_data_generate|Add0~5 ) # (GND)))))
// \u_data_generate|Add0~7  = CARRY((\u_vga_contro|h_addr [6] & (!\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout  & !\u_data_generate|Add0~5 )) # (!\u_vga_contro|h_addr [6] & ((!\u_data_generate|Add0~5 ) # 
// (!\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout ))))

	.dataa(\u_vga_contro|h_addr [6]),
	.datab(\u_data_generate|Mult0|mult_core|romout[0][6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~5 ),
	.combout(\u_data_generate|Add0~6_combout ),
	.cout(\u_data_generate|Add0~7 ));
// synopsys translate_off
defparam \u_data_generate|Add0~6 .lut_mask = 16'h9617;
defparam \u_data_generate|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \u_data_generate|Add0~8 (
// Equation(s):
// \u_data_generate|Add0~8_combout  = ((\u_vga_contro|h_addr [7] $ (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\u_data_generate|Add0~7 )))) # (GND)
// \u_data_generate|Add0~9  = CARRY((\u_vga_contro|h_addr [7] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\u_data_generate|Add0~7 ))) # (!\u_vga_contro|h_addr [7] & 
// (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\u_data_generate|Add0~7 )))

	.dataa(\u_vga_contro|h_addr [7]),
	.datab(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~7 ),
	.combout(\u_data_generate|Add0~8_combout ),
	.cout(\u_data_generate|Add0~9 ));
// synopsys translate_off
defparam \u_data_generate|Add0~8 .lut_mask = 16'h698E;
defparam \u_data_generate|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \u_data_generate|address_sig[7]~13 (
// Equation(s):
// \u_data_generate|address_sig[7]~13_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & ((\u_data_generate|address_sig [7]))) # (!\u_data_generate|pic_area~combout  & (\u_data_generate|Add0~8_combout ))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|Add0~8_combout ),
	.datac(\u_data_generate|address_sig [7]),
	.datad(\u_data_generate|pic_area~combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[7]~13 .lut_mask = 16'h5044;
defparam \u_data_generate|address_sig[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \u_data_generate|address_sig[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[7]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[7] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \u_data_generate|address_sig[4]~10 (
// Equation(s):
// \u_data_generate|address_sig[4]~10_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [4])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~2_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [4]),
	.datad(\u_data_generate|Add0~2_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[4]~10 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \u_data_generate|address_sig[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[4]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[4] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \u_data_generate|address_sig[5]~11 (
// Equation(s):
// \u_data_generate|address_sig[5]~11_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [5])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~4_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [5]),
	.datad(\u_data_generate|Add0~4_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[5]~11 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \u_data_generate|address_sig[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[5]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[5] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \u_data_generate|address_sig[6]~12 (
// Equation(s):
// \u_data_generate|address_sig[6]~12_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [6])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~6_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [6]),
	.datad(\u_data_generate|Add0~6_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[6]~12 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \u_data_generate|address_sig[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[6]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[6] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \u_data_generate|Equal0~3 (
// Equation(s):
// \u_data_generate|Equal0~3_combout  = (!\u_data_generate|address_sig [7] & (!\u_data_generate|address_sig [4] & (!\u_data_generate|address_sig [5] & \u_data_generate|address_sig [6])))

	.dataa(\u_data_generate|address_sig [7]),
	.datab(\u_data_generate|address_sig [4]),
	.datac(\u_data_generate|address_sig [5]),
	.datad(\u_data_generate|address_sig [6]),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~3 .lut_mask = 16'h0100;
defparam \u_data_generate|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \u_data_generate|address_sig[14]~21 (
// Equation(s):
// \u_data_generate|address_sig[14]~21_combout  = (\u_data_generate|pic_area~combout ) # ((\u_data_generate|Equal0~4_combout  & (\u_data_generate|Equal0~3_combout  & \u_data_generate|Equal0~2_combout )))

	.dataa(\u_data_generate|Equal0~4_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|Equal0~3_combout ),
	.datad(\u_data_generate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[14]~21 .lut_mask = 16'hECCC;
defparam \u_data_generate|address_sig[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][7]~2 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][7]~2_combout  = \u_vga_contro|v_addr [5] $ (((\u_vga_contro|v_addr [4] & !\u_vga_contro|v_addr [7])))

	.dataa(gnd),
	.datab(\u_vga_contro|v_addr [4]),
	.datac(\u_vga_contro|v_addr [5]),
	.datad(\u_vga_contro|v_addr [7]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][7]~2 .lut_mask = 16'hF03C;
defparam \u_data_generate|Mult0|mult_core|romout[1][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][11]~3 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][11]~3_combout  = (\u_vga_contro|v_addr [3] & ((\u_vga_contro|v_addr [2]) # ((\u_vga_contro|v_addr [0] & \u_vga_contro|v_addr [1]))))

	.dataa(\u_vga_contro|v_addr [3]),
	.datab(\u_vga_contro|v_addr [2]),
	.datac(\u_vga_contro|v_addr [0]),
	.datad(\u_vga_contro|v_addr [1]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][11]~3 .lut_mask = 16'hA888;
defparam \u_data_generate|Mult0|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][10]~5_combout  = (\u_vga_contro|v_addr [3] & (!\u_vga_contro|v_addr [2] & ((!\u_vga_contro|v_addr [1]) # (!\u_vga_contro|v_addr [0])))) # (!\u_vga_contro|v_addr [3] & (((\u_vga_contro|v_addr [2] & 
// \u_vga_contro|v_addr [1]))))

	.dataa(\u_vga_contro|v_addr [3]),
	.datab(\u_vga_contro|v_addr [0]),
	.datac(\u_vga_contro|v_addr [2]),
	.datad(\u_vga_contro|v_addr [1]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'h520A;
defparam \u_data_generate|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  = \u_vga_contro|v_addr [7] $ (\u_vga_contro|v_addr [4])

	.dataa(gnd),
	.datab(\u_vga_contro|v_addr [7]),
	.datac(gnd),
	.datad(\u_vga_contro|v_addr [4]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'h33CC;
defparam \u_data_generate|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][9]~6_combout  = (\u_vga_contro|v_addr [1] & (\u_vga_contro|v_addr [3] $ (((\u_vga_contro|v_addr [0] & !\u_vga_contro|v_addr [2]))))) # (!\u_vga_contro|v_addr [1] & ((\u_vga_contro|v_addr [2] & 
// ((\u_vga_contro|v_addr [0]) # (!\u_vga_contro|v_addr [3]))) # (!\u_vga_contro|v_addr [2] & ((\u_vga_contro|v_addr [3])))))

	.dataa(\u_vga_contro|v_addr [1]),
	.datab(\u_vga_contro|v_addr [0]),
	.datac(\u_vga_contro|v_addr [2]),
	.datad(\u_vga_contro|v_addr [3]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hE758;
defparam \u_data_generate|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  = \u_vga_contro|v_addr [2] $ (((\u_vga_contro|v_addr [0] & (\u_vga_contro|v_addr [3] & !\u_vga_contro|v_addr [1])) # (!\u_vga_contro|v_addr [0] & ((\u_vga_contro|v_addr [1])))))

	.dataa(\u_vga_contro|v_addr [3]),
	.datab(\u_vga_contro|v_addr [0]),
	.datac(\u_vga_contro|v_addr [2]),
	.datad(\u_vga_contro|v_addr [1]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hC378;
defparam \u_data_generate|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\u_vga_contro|v_addr [5] & ((\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  & (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\u_vga_contro|v_addr [5] & ((\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  & 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\u_vga_contro|v_addr [5] & (!\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout  & !\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\u_vga_contro|v_addr [5] & ((!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout ))))

	.dataa(\u_vga_contro|v_addr [5]),
	.datab(\u_data_generate|Mult0|mult_core|romout[0][8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\u_vga_contro|v_addr [6] $ (\u_data_generate|Mult0|mult_core|romout[0][9]~6_combout  $ (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\u_vga_contro|v_addr [6] & ((\u_data_generate|Mult0|mult_core|romout[0][9]~6_combout ) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\u_vga_contro|v_addr [6] & (\u_data_generate|Mult0|mult_core|romout[0][9]~6_combout  & !\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\u_vga_contro|v_addr [6]),
	.datab(\u_data_generate|Mult0|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout  & ((\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  & 
// (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout  & ((\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout  & (!\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout  & 
// !\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout  & ((!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout ))))

	.dataa(\u_data_generate|Mult0|mult_core|romout[0][10]~5_combout ),
	.datab(\u_data_generate|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\u_data_generate|Mult0|mult_core|romout[1][7]~2_combout  $ (\u_data_generate|Mult0|mult_core|romout[0][11]~3_combout  $ 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\u_data_generate|Mult0|mult_core|romout[1][7]~2_combout  & ((\u_data_generate|Mult0|mult_core|romout[0][11]~3_combout ) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\u_data_generate|Mult0|mult_core|romout[1][7]~2_combout  & (\u_data_generate|Mult0|mult_core|romout[0][11]~3_combout  & 
// !\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\u_data_generate|Mult0|mult_core|romout[1][7]~2_combout ),
	.datab(\u_data_generate|Mult0|mult_core|romout[0][11]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\u_vga_contro|v_addr [8] $ (VCC))) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\u_vga_contro|v_addr [8] & VCC))
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \u_vga_contro|v_addr [8]))

	.dataa(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\u_vga_contro|v_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \u_data_generate|Add0~10 (
// Equation(s):
// \u_data_generate|Add0~10_combout  = (\u_vga_contro|h_addr [8] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\u_data_generate|Add0~9  & VCC)) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\u_data_generate|Add0~9 )))) # (!\u_vga_contro|h_addr [8] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\u_data_generate|Add0~9 
// )) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\u_data_generate|Add0~9 ) # (GND)))))
// \u_data_generate|Add0~11  = CARRY((\u_vga_contro|h_addr [8] & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\u_data_generate|Add0~9 )) # (!\u_vga_contro|h_addr [8] & ((!\u_data_generate|Add0~9 ) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\u_vga_contro|h_addr [8]),
	.datab(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~9 ),
	.combout(\u_data_generate|Add0~10_combout ),
	.cout(\u_data_generate|Add0~11 ));
// synopsys translate_off
defparam \u_data_generate|Add0~10 .lut_mask = 16'h9617;
defparam \u_data_generate|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \u_data_generate|Add0~12 (
// Equation(s):
// \u_data_generate|Add0~12_combout  = ((\u_vga_contro|h_addr [9] $ (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (!\u_data_generate|Add0~11 )))) # (GND)
// \u_data_generate|Add0~13  = CARRY((\u_vga_contro|h_addr [9] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ) # (!\u_data_generate|Add0~11 ))) # (!\u_vga_contro|h_addr [9] & 
// (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\u_data_generate|Add0~11 )))

	.dataa(\u_vga_contro|h_addr [9]),
	.datab(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~11 ),
	.combout(\u_data_generate|Add0~12_combout ),
	.cout(\u_data_generate|Add0~13 ));
// synopsys translate_off
defparam \u_data_generate|Add0~12 .lut_mask = 16'h698E;
defparam \u_data_generate|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \u_data_generate|Add0~14 (
// Equation(s):
// \u_data_generate|Add0~14_combout  = (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\u_vga_contro|h_addr [10] & (\u_data_generate|Add0~13  & VCC)) # (!\u_vga_contro|h_addr [10] & (!\u_data_generate|Add0~13 )))) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\u_vga_contro|h_addr [10] & (!\u_data_generate|Add0~13 )) # (!\u_vga_contro|h_addr [10] & ((\u_data_generate|Add0~13 ) # (GND)))))
// \u_data_generate|Add0~15  = CARRY((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\u_vga_contro|h_addr [10] & !\u_data_generate|Add0~13 )) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\u_data_generate|Add0~13 ) # (!\u_vga_contro|h_addr [10]))))

	.dataa(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\u_vga_contro|h_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~13 ),
	.combout(\u_data_generate|Add0~14_combout ),
	.cout(\u_data_generate|Add0~15 ));
// synopsys translate_off
defparam \u_data_generate|Add0~14 .lut_mask = 16'h9617;
defparam \u_data_generate|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \u_data_generate|Add0~16 (
// Equation(s):
// \u_data_generate|Add0~16_combout  = (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\u_data_generate|Add0~15  $ (GND))) # 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\u_data_generate|Add0~15  & VCC))
// \u_data_generate|Add0~17  = CARRY((\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\u_data_generate|Add0~15 ))

	.dataa(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~15 ),
	.combout(\u_data_generate|Add0~16_combout ),
	.cout(\u_data_generate|Add0~17 ));
// synopsys translate_off
defparam \u_data_generate|Add0~16 .lut_mask = 16'hA50A;
defparam \u_data_generate|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \u_data_generate|address_sig[11]~17 (
// Equation(s):
// \u_data_generate|address_sig[11]~17_combout  = (\u_data_generate|address_sig[9]~20_combout  & ((\u_data_generate|address_sig [11]) # ((!\u_data_generate|address_sig[14]~21_combout  & \u_data_generate|Add0~16_combout )))) # 
// (!\u_data_generate|address_sig[9]~20_combout  & (!\u_data_generate|address_sig[14]~21_combout  & ((\u_data_generate|Add0~16_combout ))))

	.dataa(\u_data_generate|address_sig[9]~20_combout ),
	.datab(\u_data_generate|address_sig[14]~21_combout ),
	.datac(\u_data_generate|address_sig [11]),
	.datad(\u_data_generate|Add0~16_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[11]~17 .lut_mask = 16'hB3A0;
defparam \u_data_generate|address_sig[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \u_data_generate|address_sig[11] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[11]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[11] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \u_data_generate|address_sig[8]~14 (
// Equation(s):
// \u_data_generate|address_sig[8]~14_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & ((\u_data_generate|address_sig [8]))) # (!\u_data_generate|pic_area~combout  & (\u_data_generate|Add0~10_combout ))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|Add0~10_combout ),
	.datac(\u_data_generate|address_sig [8]),
	.datad(\u_data_generate|pic_area~combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[8]~14 .lut_mask = 16'h5044;
defparam \u_data_generate|address_sig[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \u_data_generate|address_sig[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[8]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[8] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \u_data_generate|address_sig[9]~15 (
// Equation(s):
// \u_data_generate|address_sig[9]~15_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & ((\u_data_generate|address_sig [9]))) # (!\u_data_generate|pic_area~combout  & (\u_data_generate|Add0~12_combout ))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|Add0~12_combout ),
	.datac(\u_data_generate|address_sig [9]),
	.datad(\u_data_generate|pic_area~combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[9]~15 .lut_mask = 16'h5044;
defparam \u_data_generate|address_sig[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \u_data_generate|address_sig[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[9]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[9] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \u_data_generate|address_sig[10]~16 (
// Equation(s):
// \u_data_generate|address_sig[10]~16_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [10])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~14_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [10]),
	.datad(\u_data_generate|Add0~14_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[10]~16 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \u_data_generate|address_sig[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[10]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[10] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \u_data_generate|Equal0~1 (
// Equation(s):
// \u_data_generate|Equal0~1_combout  = (\u_data_generate|address_sig [11] & (!\u_data_generate|address_sig [8] & (!\u_data_generate|address_sig [9] & \u_data_generate|address_sig [10])))

	.dataa(\u_data_generate|address_sig [11]),
	.datab(\u_data_generate|address_sig [8]),
	.datac(\u_data_generate|address_sig [9]),
	.datad(\u_data_generate|address_sig [10]),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~1 .lut_mask = 16'h0200;
defparam \u_data_generate|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][8]~1 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][8]~1_combout  = \u_vga_contro|v_addr [6] $ (((\u_vga_contro|v_addr [4] & (\u_vga_contro|v_addr [7] & !\u_vga_contro|v_addr [5])) # (!\u_vga_contro|v_addr [4] & ((\u_vga_contro|v_addr [5])))))

	.dataa(\u_vga_contro|v_addr [7]),
	.datab(\u_vga_contro|v_addr [4]),
	.datac(\u_vga_contro|v_addr [5]),
	.datad(\u_vga_contro|v_addr [6]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][8]~1 .lut_mask = 16'hC738;
defparam \u_data_generate|Mult0|mult_core|romout[1][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\u_data_generate|Mult0|mult_core|romout[1][8]~1_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\u_data_generate|Mult0|mult_core|romout[1][8]~1_combout  & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\u_data_generate|Mult0|mult_core|romout[1][8]~1_combout ))

	.dataa(gnd),
	.datab(\u_data_generate|Mult0|mult_core|romout[1][8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\u_vga_contro|v_addr [9] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\u_vga_contro|v_addr [9] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\u_vga_contro|v_addr [9] & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\u_vga_contro|v_addr [9] & ((!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\u_vga_contro|v_addr [9]),
	.datab(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \u_data_generate|Add0~18 (
// Equation(s):
// \u_data_generate|Add0~18_combout  = (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\u_data_generate|Add0~17 )) # (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout 
//  & ((\u_data_generate|Add0~17 ) # (GND)))
// \u_data_generate|Add0~19  = CARRY((!\u_data_generate|Add0~17 ) # (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~17 ),
	.combout(\u_data_generate|Add0~18_combout ),
	.cout(\u_data_generate|Add0~19 ));
// synopsys translate_off
defparam \u_data_generate|Add0~18 .lut_mask = 16'h5A5F;
defparam \u_data_generate|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \u_data_generate|address_sig[12]~18 (
// Equation(s):
// \u_data_generate|address_sig[12]~18_combout  = (\u_data_generate|address_sig[9]~20_combout  & ((\u_data_generate|address_sig [12]) # ((!\u_data_generate|address_sig[14]~21_combout  & \u_data_generate|Add0~18_combout )))) # 
// (!\u_data_generate|address_sig[9]~20_combout  & (!\u_data_generate|address_sig[14]~21_combout  & ((\u_data_generate|Add0~18_combout ))))

	.dataa(\u_data_generate|address_sig[9]~20_combout ),
	.datab(\u_data_generate|address_sig[14]~21_combout ),
	.datac(\u_data_generate|address_sig [12]),
	.datad(\u_data_generate|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[12]~18 .lut_mask = 16'hB3A0;
defparam \u_data_generate|address_sig[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \u_data_generate|address_sig[12] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[12]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[12] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][10]~10 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][10]~10_combout  = (\u_vga_contro|v_addr [7] & (!\u_vga_contro|v_addr [6] & ((!\u_vga_contro|v_addr [5]) # (!\u_vga_contro|v_addr [4])))) # (!\u_vga_contro|v_addr [7] & (((\u_vga_contro|v_addr [6] & 
// \u_vga_contro|v_addr [5]))))

	.dataa(\u_vga_contro|v_addr [4]),
	.datab(\u_vga_contro|v_addr [7]),
	.datac(\u_vga_contro|v_addr [6]),
	.datad(\u_vga_contro|v_addr [5]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][10]~10 .lut_mask = 16'h340C;
defparam \u_data_generate|Mult0|mult_core|romout[1][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][9]~0 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][9]~0_combout  = (\u_vga_contro|v_addr [6] & ((\u_vga_contro|v_addr [7] & ((\u_vga_contro|v_addr [4]) # (\u_vga_contro|v_addr [5]))) # (!\u_vga_contro|v_addr [7] & ((!\u_vga_contro|v_addr [5]))))) # 
// (!\u_vga_contro|v_addr [6] & (\u_vga_contro|v_addr [7] $ (((\u_vga_contro|v_addr [4] & \u_vga_contro|v_addr [5])))))

	.dataa(\u_vga_contro|v_addr [4]),
	.datab(\u_vga_contro|v_addr [7]),
	.datac(\u_vga_contro|v_addr [6]),
	.datad(\u_vga_contro|v_addr [5]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][9]~0 .lut_mask = 16'hC6BC;
defparam \u_data_generate|Mult0|mult_core|romout[1][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\u_data_generate|Mult0|mult_core|romout[1][9]~0_combout  & (\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\u_data_generate|Mult0|mult_core|romout[1][9]~0_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\u_data_generate|Mult0|mult_core|romout[1][9]~0_combout  & !\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\u_data_generate|Mult0|mult_core|romout[1][9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\u_data_generate|Mult0|mult_core|romout[1][10]~10_combout  & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\u_data_generate|Mult0|mult_core|romout[1][10]~10_combout  & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\u_data_generate|Mult0|mult_core|romout[1][10]~10_combout ))

	.dataa(gnd),
	.datab(\u_data_generate|Mult0|mult_core|romout[1][10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\u_vga_contro|v_addr [10] $ 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\u_vga_contro|v_addr [10]) # 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\u_vga_contro|v_addr [10] & 
// !\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\u_vga_contro|v_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\u_vga_contro|v_addr [8] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\u_vga_contro|v_addr [8] & ((\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\u_vga_contro|v_addr [8] & (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\u_vga_contro|v_addr [8] & ((!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\u_vga_contro|v_addr [8]),
	.datab(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \u_data_generate|Add0~20 (
// Equation(s):
// \u_data_generate|Add0~20_combout  = (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\u_data_generate|Add0~19  $ (GND))) # 
// (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\u_data_generate|Add0~19  & VCC))
// \u_data_generate|Add0~21  = CARRY((\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\u_data_generate|Add0~19 ))

	.dataa(gnd),
	.datab(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~19 ),
	.combout(\u_data_generate|Add0~20_combout ),
	.cout(\u_data_generate|Add0~21 ));
// synopsys translate_off
defparam \u_data_generate|Add0~20 .lut_mask = 16'hC30C;
defparam \u_data_generate|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \u_data_generate|Add0~22 (
// Equation(s):
// \u_data_generate|Add0~22_combout  = (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\u_data_generate|Add0~21 )) # (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout 
//  & ((\u_data_generate|Add0~21 ) # (GND)))
// \u_data_generate|Add0~23  = CARRY((!\u_data_generate|Add0~21 ) # (!\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_generate|Add0~21 ),
	.combout(\u_data_generate|Add0~22_combout ),
	.cout(\u_data_generate|Add0~23 ));
// synopsys translate_off
defparam \u_data_generate|Add0~22 .lut_mask = 16'h3C3F;
defparam \u_data_generate|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \u_data_generate|address_sig[14]~5 (
// Equation(s):
// \u_data_generate|address_sig[14]~5_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [14])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~22_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [14]),
	.datad(\u_data_generate|Add0~22_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[14]~5 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \u_data_generate|address_sig[14] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[14]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[14] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \u_data_generate|Equal0~0 (
// Equation(s):
// \u_data_generate|Equal0~0_combout  = (!\u_data_generate|address_sig [13] & !\u_data_generate|address_sig [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|address_sig [13]),
	.datad(\u_data_generate|address_sig [14]),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~0 .lut_mask = 16'h000F;
defparam \u_data_generate|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[2][7] (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[2][7]~combout  = \u_vga_contro|v_addr [9] $ (\u_vga_contro|v_addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|v_addr [9]),
	.datad(\u_vga_contro|v_addr [8]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[2][7] .lut_mask = 16'h0FF0;
defparam \u_data_generate|Mult0|mult_core|romout[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|romout[1][11]~11 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|romout[1][11]~11_combout  = (\u_vga_contro|v_addr [7] & ((\u_vga_contro|v_addr [6]) # ((\u_vga_contro|v_addr [4] & \u_vga_contro|v_addr [5]))))

	.dataa(\u_vga_contro|v_addr [4]),
	.datab(\u_vga_contro|v_addr [7]),
	.datac(\u_vga_contro|v_addr [6]),
	.datad(\u_vga_contro|v_addr [5]),
	.cin(gnd),
	.combout(\u_data_generate|Mult0|mult_core|romout[1][11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|romout[1][11]~11 .lut_mask = 16'hC8C0;
defparam \u_data_generate|Mult0|mult_core|romout[1][11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\u_data_generate|Mult0|mult_core|romout[1][11]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|Mult0|mult_core|romout[1][11]~11_combout ),
	.cin(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \u_data_generate|Mult0|mult_core|romout[2][7]~combout  $ (\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  $ 
// (!\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))

	.dataa(\u_data_generate|Mult0|mult_core|romout[2][7]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cin(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \u_data_generate|Add0~24 (
// Equation(s):
// \u_data_generate|Add0~24_combout  = \u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (!\u_data_generate|Add0~23 )

	.dataa(gnd),
	.datab(\u_data_generate|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_data_generate|Add0~23 ),
	.combout(\u_data_generate|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Add0~24 .lut_mask = 16'hC3C3;
defparam \u_data_generate|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \u_data_generate|address_sig[15]~19 (
// Equation(s):
// \u_data_generate|address_sig[15]~19_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [15])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~24_combout )))))

	.dataa(\u_data_generate|Equal0~5_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|address_sig [15]),
	.datad(\u_data_generate|Add0~24_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[15]~19 .lut_mask = 16'h5140;
defparam \u_data_generate|address_sig[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \u_data_generate|address_sig[15] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[15]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[15] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \u_data_generate|Equal0~2 (
// Equation(s):
// \u_data_generate|Equal0~2_combout  = (\u_data_generate|Equal0~1_combout  & (\u_data_generate|address_sig [12] & (\u_data_generate|Equal0~0_combout  & \u_data_generate|address_sig [15])))

	.dataa(\u_data_generate|Equal0~1_combout ),
	.datab(\u_data_generate|address_sig [12]),
	.datac(\u_data_generate|Equal0~0_combout ),
	.datad(\u_data_generate|address_sig [15]),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~2 .lut_mask = 16'h8000;
defparam \u_data_generate|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \u_data_generate|Equal0~5 (
// Equation(s):
// \u_data_generate|Equal0~5_combout  = (\u_data_generate|Equal0~3_combout  & (\u_data_generate|Equal0~4_combout  & \u_data_generate|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\u_data_generate|Equal0~3_combout ),
	.datac(\u_data_generate|Equal0~4_combout ),
	.datad(\u_data_generate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~5 .lut_mask = 16'hC000;
defparam \u_data_generate|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \u_data_generate|address_sig[1]~7 (
// Equation(s):
// \u_data_generate|address_sig[1]~7_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [1])) # (!\u_data_generate|pic_area~combout  & ((\u_vga_contro|h_addr [1])))))

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(\u_data_generate|Equal0~5_combout ),
	.datac(\u_data_generate|address_sig [1]),
	.datad(\u_vga_contro|h_addr [1]),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[1]~7 .lut_mask = 16'h3120;
defparam \u_data_generate|address_sig[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \u_data_generate|address_sig[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[1] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \u_data_generate|address_sig[3]~9 (
// Equation(s):
// \u_data_generate|address_sig[3]~9_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [3])) # (!\u_data_generate|pic_area~combout  & ((\u_data_generate|Add0~0_combout )))))

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(\u_data_generate|Equal0~5_combout ),
	.datac(\u_data_generate|address_sig [3]),
	.datad(\u_data_generate|Add0~0_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[3]~9 .lut_mask = 16'h3120;
defparam \u_data_generate|address_sig[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \u_data_generate|address_sig[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[3] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \u_data_generate|address_sig[2]~8 (
// Equation(s):
// \u_data_generate|address_sig[2]~8_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & ((\u_data_generate|address_sig [2]))) # (!\u_data_generate|pic_area~combout  & (\u_vga_contro|h_addr [2]))))

	.dataa(\u_vga_contro|h_addr [2]),
	.datab(\u_data_generate|Equal0~5_combout ),
	.datac(\u_data_generate|address_sig [2]),
	.datad(\u_data_generate|pic_area~combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[2]~8 .lut_mask = 16'h3022;
defparam \u_data_generate|address_sig[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \u_data_generate|address_sig[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[2] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \u_data_generate|address_sig[0]~6 (
// Equation(s):
// \u_data_generate|address_sig[0]~6_combout  = (!\u_data_generate|Equal0~5_combout  & ((\u_data_generate|pic_area~combout  & (\u_data_generate|address_sig [0])) # (!\u_data_generate|pic_area~combout  & ((\u_vga_contro|h_addr [0])))))

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(\u_data_generate|Equal0~5_combout ),
	.datac(\u_data_generate|address_sig [0]),
	.datad(\u_vga_contro|h_addr [0]),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[0]~6 .lut_mask = 16'h3120;
defparam \u_data_generate|address_sig[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \u_data_generate|address_sig[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[0] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \u_data_generate|Equal0~4 (
// Equation(s):
// \u_data_generate|Equal0~4_combout  = (!\u_data_generate|address_sig [1] & (!\u_data_generate|address_sig [3] & (!\u_data_generate|address_sig [2] & !\u_data_generate|address_sig [0])))

	.dataa(\u_data_generate|address_sig [1]),
	.datab(\u_data_generate|address_sig [3]),
	.datac(\u_data_generate|address_sig [2]),
	.datad(\u_data_generate|address_sig [0]),
	.cin(gnd),
	.combout(\u_data_generate|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|Equal0~4 .lut_mask = 16'h0001;
defparam \u_data_generate|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \u_data_generate|address_sig[9]~20 (
// Equation(s):
// \u_data_generate|address_sig[9]~20_combout  = (\u_data_generate|pic_area~combout  & (((!\u_data_generate|Equal0~2_combout ) # (!\u_data_generate|Equal0~3_combout )) # (!\u_data_generate|Equal0~4_combout )))

	.dataa(\u_data_generate|Equal0~4_combout ),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(\u_data_generate|Equal0~3_combout ),
	.datad(\u_data_generate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[9]~20 .lut_mask = 16'h4CCC;
defparam \u_data_generate|address_sig[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \u_data_generate|address_sig[13]~4 (
// Equation(s):
// \u_data_generate|address_sig[13]~4_combout  = (\u_data_generate|address_sig[9]~20_combout  & ((\u_data_generate|address_sig [13]) # ((!\u_data_generate|address_sig[14]~21_combout  & \u_data_generate|Add0~20_combout )))) # 
// (!\u_data_generate|address_sig[9]~20_combout  & (!\u_data_generate|address_sig[14]~21_combout  & ((\u_data_generate|Add0~20_combout ))))

	.dataa(\u_data_generate|address_sig[9]~20_combout ),
	.datab(\u_data_generate|address_sig[14]~21_combout ),
	.datac(\u_data_generate|address_sig [13]),
	.datad(\u_data_generate|Add0~20_combout ),
	.cin(gnd),
	.combout(\u_data_generate|address_sig[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|address_sig[13]~4 .lut_mask = 16'hB3A0;
defparam \u_data_generate|address_sig[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \u_data_generate|address_sig[13] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|address_sig[13]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|address_sig [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|address_sig[13] .is_wysiwyg = "true";
defparam \u_data_generate|address_sig[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2_combout  = (\u_data_generate|address_sig [13] & \u_data_generate|address_sig [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|address_sig [13]),
	.datad(\u_data_generate|address_sig [14]),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2 .lut_mask = 16'hF000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],
\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 511;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010C00420010800420010800420010800420010800430010C00430018C00630018C00630018C00630018C00630018C00630018C00630018C00630018C00630010C00430010800420010800430010C00630018C00630018C00600021000840021000850019000430010C00630018C00640021000640021000850019000640021000640019000840021400A50029400A50029400A50029400A50029400A50029400C60031800A50029400C60029400A50031800C60029400A5002;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h9400A50029400A50029400A50029400A50029400C60029800A60029800A50029800A60029800A60029800A50021400850021400850021000840021000840021000840021000840021000840021000840021000840021000840021000840029400C60039C00E70039C00C60029400840021000840029400C60029400630021000A50029400840018C00A50029400840029400630021000630029400840018C00840021000840021400840019000640021400850021000640010C00430018C0064001900064001900064000000000000000000000000000000000000000000005005900343000CC028000620018C001180101008180074002F0020E0042C000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00003E000F8003E00010800420010C00430010800420010800420010800420010800420018C00630018000630018C00630018C00630018C00630018C00630018C00630018C00630010C00430010800420010800430010C00430010C00630018C00600021000840021000850019000430010C00630018000640021000640021400850021000640019000640018000840029400A50029400A50029400A50029400A50029400A50029400C60031800A50029400C60029400A50031800C60029400A50029400A50029400A50031800C60029400A50031800C60029800A50029400A50029400A50029800C60029400A50021000840021000840021000640021000640;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h019000840021000670019C00840021000840021000840019000840021000840029400C60031800E70039C00C60029400A50018C00630029400C60031800630018C00840029400A50018C00A50029400840029400630021000630029400A50018C00840021000840021400840019000640021400850021000600010C00630018000640019000640019000640008400210008400210008400210008400210010800420010800420010800420010800420010800420010800420010800420010800420018C00630018C00630010800420010C00630010800420010800420010800420010800420018C00630018000630018C00630018C00600018C00630018C0063;
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_data_generate|address_sig [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_data_generate|address_sig [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout  = (!\u_data_generate|address_sig [13] & \u_data_generate|address_sig [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|address_sig [13]),
	.datad(\u_data_generate|address_sig [14]),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1 .lut_mask = 16'h0F00;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [0])))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 .lut_mask = 16'hCEC2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout  = (\u_data_generate|address_sig [13] & !\u_data_generate|address_sig [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|address_sig [13]),
	.datad(\u_data_generate|address_sig [14]),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0 .lut_mask = 16'h00F0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a88 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a88 ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 .lut_mask = 16'hBCB0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \u_data_generate|data_display~0 (
// Equation(s):
// \u_data_generate|data_display~0_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )

	.dataa(gnd),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~0 .lut_mask = 16'h0033;
defparam \u_data_generate|data_display~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N5
dffeas \u_data_generate|data_display[16] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[16] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \u_vga_contro|vga_r~0 (
// Equation(s):
// \u_vga_contro|vga_r~0_combout  = (!\u_vga_contro|always2~4_combout  & (!\u_data_generate|data_display [16] & !\u_vga_contro|always4~3_combout ))

	.dataa(\u_vga_contro|always2~4_combout ),
	.datab(gnd),
	.datac(\u_data_generate|data_display [16]),
	.datad(\u_vga_contro|always4~3_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~0 .lut_mask = 16'h0005;
defparam \u_vga_contro|vga_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \u_vga_contro|vga_r[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[0] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a89 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a89 ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 .lut_mask = 16'hBBC0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \u_data_generate|data_display~1 (
// Equation(s):
// \u_data_generate|data_display~1_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~1 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \u_data_generate|data_display[17] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[17] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \u_vga_contro|vga_r~1 (
// Equation(s):
// \u_vga_contro|vga_r~1_combout  = (!\u_vga_contro|always2~4_combout  & (!\u_vga_contro|always4~3_combout  & !\u_data_generate|data_display [17]))

	.dataa(gnd),
	.datab(\u_vga_contro|always2~4_combout ),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_data_generate|data_display [17]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~1 .lut_mask = 16'h0003;
defparam \u_vga_contro|vga_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \u_vga_contro|vga_r[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[1] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  & 
// (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a90 )) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a90 ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 .lut_mask = 16'hEA62;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \u_data_generate|data_display~2 (
// Equation(s):
// \u_data_generate|data_display~2_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~2 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \u_data_generate|data_display[18] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[18] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \u_vga_contro|vga_r~2 (
// Equation(s):
// \u_vga_contro|vga_r~2_combout  = (!\u_vga_contro|always2~4_combout  & (!\u_vga_contro|always4~3_combout  & !\u_data_generate|data_display [18]))

	.dataa(gnd),
	.datab(\u_vga_contro|always2~4_combout ),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_data_generate|data_display [18]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~2 .lut_mask = 16'h0003;
defparam \u_vga_contro|vga_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \u_vga_contro|vga_r[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[2] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 .lut_mask = 16'hD9C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a91 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a91 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \u_data_generate|data_display~3 (
// Equation(s):
// \u_data_generate|data_display~3_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~3 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \u_data_generate|data_display[19] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[19] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \u_vga_contro|vga_r~3 (
// Equation(s):
// \u_vga_contro|vga_r~3_combout  = (!\u_data_generate|data_display [19] & (!\u_vga_contro|always4~3_combout  & !\u_vga_contro|always2~4_combout ))

	.dataa(gnd),
	.datab(\u_data_generate|data_display [19]),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_vga_contro|always2~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~3 .lut_mask = 16'h0003;
defparam \u_vga_contro|vga_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \u_vga_contro|vga_r[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[3] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a92 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a92 ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 .lut_mask = 16'hBBC0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \u_data_generate|data_display~4 (
// Equation(s):
// \u_data_generate|data_display~4_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~4 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \u_data_generate|data_display[20] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[20] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \u_vga_contro|vga_r~4 (
// Equation(s):
// \u_vga_contro|vga_r~4_combout  = (!\u_data_generate|data_display [20] & (!\u_vga_contro|always4~3_combout  & !\u_vga_contro|always2~4_combout ))

	.dataa(\u_data_generate|data_display [20]),
	.datab(gnd),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_vga_contro|always2~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~4 .lut_mask = 16'h0005;
defparam \u_vga_contro|vga_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \u_vga_contro|vga_r[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[4] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a93 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a93 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 .lut_mask = 16'hF388;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \u_data_generate|data_display~5 (
// Equation(s):
// \u_data_generate|data_display~5_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~5 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \u_data_generate|data_display[21] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[21] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \u_vga_contro|vga_r~5 (
// Equation(s):
// \u_vga_contro|vga_r~5_combout  = (!\u_data_generate|data_display [21] & (!\u_vga_contro|always4~3_combout  & !\u_vga_contro|always2~4_combout ))

	.dataa(\u_data_generate|data_display [21]),
	.datab(gnd),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_vga_contro|always2~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~5 .lut_mask = 16'h0005;
defparam \u_vga_contro|vga_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \u_vga_contro|vga_r[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[5] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a94 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a94 ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 .lut_mask = 16'hDDA0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \u_data_generate|data_display~6 (
// Equation(s):
// \u_data_generate|data_display~6_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )

	.dataa(gnd),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~6 .lut_mask = 16'h0033;
defparam \u_data_generate|data_display~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \u_data_generate|data_display[22] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[22] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \u_vga_contro|vga_r~6 (
// Equation(s):
// \u_vga_contro|vga_r~6_combout  = (!\u_vga_contro|always2~4_combout  & (!\u_data_generate|data_display [22] & !\u_vga_contro|always4~3_combout ))

	.dataa(\u_vga_contro|always2~4_combout ),
	.datab(gnd),
	.datac(\u_data_generate|data_display [22]),
	.datad(\u_vga_contro|always4~3_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~6 .lut_mask = 16'h0005;
defparam \u_vga_contro|vga_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \u_vga_contro|vga_r[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[6] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 .lut_mask = 16'hD9C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a95 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a95 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \u_data_generate|data_display~7 (
// Equation(s):
// \u_data_generate|data_display~7_combout  = (!\u_data_generate|pic_area~combout  & !\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~7 .lut_mask = 16'h000F;
defparam \u_data_generate|data_display~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \u_data_generate|data_display[23] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[23] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \u_vga_contro|vga_r~7 (
// Equation(s):
// \u_vga_contro|vga_r~7_combout  = (!\u_data_generate|data_display [23] & (!\u_vga_contro|always4~3_combout  & !\u_vga_contro|always2~4_combout ))

	.dataa(\u_data_generate|data_display [23]),
	.datab(gnd),
	.datac(\u_vga_contro|always4~3_combout ),
	.datad(\u_vga_contro|always2~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|vga_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_r~7 .lut_mask = 16'h0005;
defparam \u_vga_contro|vga_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N15
dffeas \u_vga_contro|vga_r[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_r~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_r[7] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \u_vga_contro|always4~4 (
// Equation(s):
// \u_vga_contro|always4~4_combout  = (!\u_vga_contro|always4~3_combout  & !\u_vga_contro|always2~4_combout )

	.dataa(gnd),
	.datab(\u_vga_contro|always4~3_combout ),
	.datac(gnd),
	.datad(\u_vga_contro|always2~4_combout ),
	.cin(gnd),
	.combout(\u_vga_contro|always4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|always4~4 .lut_mask = 16'h0033;
defparam \u_vga_contro|always4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N4
cycloneive_lcell_comb \u_vga_contro|disp_vld~feeder (
// Equation(s):
// \u_vga_contro|disp_vld~feeder_combout  = \u_vga_contro|always4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_contro|always4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_contro|disp_vld~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|disp_vld~feeder .lut_mask = 16'hF0F0;
defparam \u_vga_contro|disp_vld~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N5
dffeas \u_vga_contro|disp_vld (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|disp_vld~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|disp_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|disp_vld .is_wysiwyg = "true";
defparam \u_vga_contro|disp_vld .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h0FFFE0000000446800403FFFF0F8413E4BA3FFF000000017F8FFFFC0000003531FE0300FFFE7F881FDDAA7F7F0000000E0FFC73F0000000D5905F001F0FF9FF93FF80243FFF0000000FFFFFFFC00000035981FF0003E7877C2F7D0D047FFF0000003FFFFFFE0000000BC8007F8000380CC21FD00304FFFF0000010FFFFFE40000006340003FC0000F1F8C96200305FFFF0000830EFFFFE00000002BE0003F3000070C679E00033D80FF0000810EFFFFE00000028A70003C01000E678757F001FDFFFF0000B88FFFFF0000001A1BE0007000FFFC980758D003F7FFFF00041DF7FFFE8000006AF9E000E000C7831B9FC1C007FFFFFF00041DFFFFF8000000A9C7F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hC0FE0004FE4C6F8412039EB0FFF000098EFFFE0000004A71C7FFC00006C3CE758400038EE07FF20007FFFFFC000001299F030000001D8C17FC000003860FFFF00007FFFFF0000004C5FFF1800000F1983E400802A0000FFFF00013FFFF8000001337FFFE40000F87207980000060040FFFF07011FFFE0000005C5FFFFFB438F8F8C1EA000000403C0FFFF07001FFC000000141FFF3FF61E033070737000000007C1FFFF030009F80000005221FE030FE0F0630014000030000ED1FFFF010001F000000160616000001FF34380200000310018BFFFFF0100803000000563C000000000E01F898000003000B9BFFFFF000000000000150C1F000000FFFFC00A800;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h0002000B9FFFFFF0000000000005221FF000001FE00C008800000200033FFFFFF00000000000174DF0F81C7C3F83F00C0000000240177FFFFFF000000000001437C07C3FFEFC1FF0300310000349B77FFFFFF00000000000489F40FE3FFFF03FC1408000000B1F9C7FFFFFE0000000000322EF40FF3F87D07F86000000000B1F9FFFFFFFF000000000088A0E71FFCF055E7E1800000000BF1FFEFFFFFF60000000002A280079FDE201842060000001C0BF9FFEFFFFFFF00000000028640079F8F9C1CC4180000001C87FFFFFFFFFFFF000000000B1CC7FFFF9F8309E02000000000CFFFFFFFFFFFFF0000000056C0FFFFFFFB8F20F200000000C0FFFFFFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFF000000014938CFFFFFE038180800008003E0FFFFFFFFFFFFFF0000000125080FFFE003F0003001208003E3FFFFFFFFFFFFFF0000000CE9C80F804007E0010000000001FFFFFFFFFFFFFFFE0000000049D011FE24CFC074800021C000FFFFFFFFFFFFFFF9000000020E68D00006840394000271C000FFFFFFFFFFFFFFFD0000002D1C5A40000E44C423000771E0DEFFFFFFFFFEFFFFFF000000A00FA380000E8983808047F1E1DFFFFFFFFFFEFFFEFF0000038ACFB9900020B20A06CF47F9FBFFFFFFFFFFFEFFF840000005384C54980056602A03FF67FFFFFFFFFFFFFFFCFFF0600000143847AB980079FF8187FFFFFFFFFFFFFFFFFFFC1FF160000053084;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000F8FFDFFFFFFFFFFFE0067FFBFDFB7FE3F00000000000100003F9FEFFFFFFFFFFFF80000FFFFDFB7FE3F0000000000010000FF1EEFFFFFFFFFFFE00000FFBFDFB7FE7F0000000000600003FF0EE7FFFFFFFFFF000000FEDEFFBFFDFF00000000000100039F0FFFFFFFFFFFFF0000003EFEFFFFFDFF0000000000010003FE0FFFFFFFFFFFFE0000001F7AFFFFFDFF0000000000002003FE0FFFFFFFFFFFF80000000F2BFFFFFFFF0000000000007023FC1FFFFFFFFFFFE00000000739FFFFFFFF0000000000013037FC3FFFFFFFFFFF8000000003B9DFFFFFFF0000000000000077F83FDFFFFFFFFF0000000001FCDFFFFFFF0000000000000F7FF83F8FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hF7FFC0000000000FEFF7FFFFF000000000000007FFC3F6FFFFB7FF000000000007EFBDFFFFF00000000000000F7FC3FCFFFBAFFE000000000003EFFDBFFFF0000000000000073FCFF9FFFA87FC000000000001B6FEBFFFF0000000000000039FDFF9FF6807F00000000000009ED6BF7F90000000000800039F9FF3FEF0BFE00000000000000ED6937F90000000000000003F9FF1EBE2FF80000000000E000F5253FFF0000000000000003F1FFBE9CBFE00000000003F6007FB5AFFF000000000000000EC1FFFF8E0B80000000001ADE804FB42FFF000000000000000303FE1FBF9F0000000000D401602E8FBFFF0000000000000000C7FFFFBAFE00000000034;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h0007406C0BFFF000000000000E080FFFFFFBFFE000000001A80000C01F43FFF000000000003E009FFFFFFBFFC000000006A00000380FE3FFF000000000101409FFFFFFFBF800000000190000080E03EFFFF00000000010967FFFFFFFFDF000000000551010000581EFFFF00000000018CFF67FFFFFFFE0000000076800000009A3E7FFF00000000018CF876FFFFFFF800000001A8000000106B787FFF000000000163FCFFFFFFFFF80000000C40000000407E007FFF000000000067FFFFFFFFFFC0000000342000060041FF407FFF000000000067FFFFFFFFFF80000000D80007FF00008CC17FFF00000000003FFFFFFFFFFA000000072003FE01FFB007F07FF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hF00000000001BFFFFFFFFC00000001A01F003FFF0180FF0FFFF00000000000BFFFFFFFF40000000EA1F1EF0000F9E3F8AFFFF00000000001BFFFFFFF9000000027187F80000FCFD6184FFFF00000000001FFFFFFFF00000000ACC7800003FF1F0030E7FFF000000060001FFFFFFC00000002A660E03FFFFF102869F2FFF00000004001FFFFFFF80000001A923300FFFFFF1E49FBDAFFF00000000009FFFFFFC00000006817E003FFFFFCEE8FFF51FFF00000000000FFFFFF8000000121C0C007FFFFFF8C1FFB59FFF000000003CFB7FFF000000004C180C00FFFFFF9395FFDCBFFF000000003EF07FFF0000000191200403FFFFC08619FF433FFF000000007F0;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h46E783CC0CE7F3FFFFFFFFFFFFFFFFFFFF91FF3600000AFE0193FF3E78E25FFFFFFFFFFFFFFFFFFFFFFF901E08001009FE09BAF0079F97BFFFFFFFFFFFFFFFFFFFFFFF901C00000017FFF6F6F9CC00F6FFFFFFFFFFFFFFFFFFFFFFFF8000000000187CB965A187FC75FFFFFFFFFFFFFFFFFFD3F7FF8000000000076C1F79638E7DE1FFFFFFFFFFFFFFFFFFC3F7FF000000000000106AF3733C6BEFFFFFFFFFFFFFFFFFFBC3F7FE000000000000729907F3F8D61FFFFFFFFFFFFFFFFFFB8187FC000000000000CCB81BD3E0A77FFFFFFFFFFFFFFFFFFB8007F0000000000000777A1FF3F16DFFFFFFFFFFFFFFFFFFF1C180F0000000000007F83407E3F0E3FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFF008000E0000000000001E005A0E1F1C7FFFFFFFFFFFFFFFFFE000001E0000000000000E00570E1F9E7FFFFFFFFFFFCFFFFFE000000C0000000000000E0010061FD7FFFFFFFF7FFFEF1FFC00000000000000000000060030001FC7FFFFFFFFFFF1C71F2000000000000000000000040000001F3FE7FFFFFFFFC0031E0000000000000000000000000058001F6E47FFFFFFEFC00178000000000000000000000000005C601FDE03FCFF77DD0000380000000180000000000000000010E00FBE07F8FFF7D80000000000000080000000000000000011A076BE07F07FE39800000000000800000000000000000080112046DF07C00F81180000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0001C0000000000000000008000007DBD0700038000000000000008000000000000000000C00031002DC30000F800000000000000000000000000000000800001E02FE1C000F838000000000000000000000000000000000014401FC1E00078380000000000000000000000000000000000000007008000007800000000000000000000000000000000000000000000000038000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000004300000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a80 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a80 ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 .lut_mask = 16'hF838;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \u_data_generate|data_display~8 (
// Equation(s):
// \u_data_generate|data_display~8_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~8 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \u_data_generate|data_display[8] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[8] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \u_vga_contro|vga_g[0]~0 (
// Equation(s):
// \u_vga_contro|vga_g[0]~0_combout  = !\u_data_generate|data_display [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [8]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \u_vga_contro|vga_g[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[0] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000084000000000000000000000000000000000000000000000000C4000000000000000000000000000000000000000000000000C60000000000000000000000000000000000000000000000004620000000000000000000000000000000000000000000000003200000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h08000000000000001000000000000000000000000000000000480000000000000010420000000000000000000000000000045000000000000000100240000000000000000000000000000578000000000000000901400000000000000000000000000097F800000000000000012940000000000000000000000000000F400000000000000001296C000000000000000000000000141D000000000000000000ADAC00000000000000000000000016340000000000000F800004A4000000000000000000000000071F40000000000062300004BC00000000000000000000000004060000000000033FE4001704000000000000000000000000045000000000000D;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFF98013F40000000000000000000000000400000000000067FFFF6000BC000000000000000000000000040000000000019FFFFFD0001C00000000000000000000000004000000000004FFFFFFF4001000000000000000000000000002000000000033FFFFFFF90010000000000000000000000000000000000000DFFFFFFFF6C0180000000000000000000000000000000000067FFFFFFFF92078000000000000000000000000000000000033FFFFFFFFF80FF80000000000000000000000000000000000DFFFFF9FFFE007F800000000000000000000000000000000037FFF800FFFF731E80000000000000000000000000000000009FFC0000004FF81F800;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000000006FE0003FFF007F0070000000000000000000000000000000019E01EFFFFFF81C00300000000000000000000000000000001EE07FFFFFFFC009E0100000000000000000000000000000006307FFFFFFFF001FC008000000000000000000000000000001987F1FFFFFFF0017800500000000000000000000000000000663CCFFFFFFFF1E3E000D00000000000000000000000000001BD81FFFFFFFFCFE70001E0000000000000000000000000000EE603FFFFFFFFFFCE000660000000000000000000000000003BD003FFFFFFFFFF88001340000000000000000000000000004E4003FFFFFFFF7E00007CC00000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hC4F800040E080C00000000000000000000000000000006007E80FFC188FE600000000000000000000000000000000008007E80F007F8EFC00000000000000000000000000000000000007F88F83006FF000000000000000000000000000000000008033919A07801FE000000000000000000000000000000000000E3FF01607187FE0000000000000000000000000000000000000C1A0370C38FF0000000000000000000000000000000000000010807F0071FE000000000000000000000000000000000000000081BD00F3E8000000000000000000000000000000000000000081FF00E7E00000000000000000000000000000000000000000C07E00EFC0000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000003A0E00EF8000000000000000000000000000000000000000000F0E00698000000000000000000000000000000000000000000806002000000000000000000000000000000000000000000010000030000000000000000000000000000000000000000000200000C8000000000000000000000000000000000000000000380000B00000000000000000000000000000000000000000003C60002000000000000000000000000000000000000000000008A00000000000000000000000000000000000000000000000092009400000000000000000000000000000000000000000000E20068000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h000000000000000000000000000202000000000000000000000000000000000000000000000001120000000000000000000000000000000000000000000000012C000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000033B0003FFFFFFF07C00197DC00000000000000000000000000CC60000FFFFFF8078002FDD80800000000000000000000000321FA00000FFFE0090003FFBC0000000000000000000000000C1FE0000001FF8032001F3FB800000000000000000000000070FFF80000007F03E0027FFFB000000000000000000000000187FFFC0000000E07C01BFFFFA000000000000000000000000E51FFFC0000000F3E000FFFFC27F0000000000000000000001B38FFFC0000001FF8027FFFE02000000000000000000000006E31FFF8000000398009FFFFC08000000000000000000000019011FFF00003FFF1800FFFFF800000000000000000000000066070;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h3F000003FFC0003FFFFFE10F000000000000000000003981F800000001C3C009FFFFFFF11F80000000000000000000E61FFC0000000380000FFFFFFFF9F000000000000000000003B9FFFE0000000F87C19FF7FD5FFFF00000000000000000000EC7FFFF8000007F1F86FFFFFF9FFBF00000000000000000003B9FFFFFC00007F83E13FFFFFFBFC3F0000000000000000000CE7FF3FF7E1FCF00F8DFFFFFFFFF83E00000000000000000031C1FE030FFFFFE0FFE7FFFFCFFFF12E000000000000000000EF816000001FF3407FBFFFFFCEFFE7400000000000000000031C0000000000E00076FFFFFFCFFF464000000000000000000CF01F00000000003FF3FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFDFFF4600000000000000000031C1FF00000001FFFFEFFFFFFFDFFFCC000000000000000000EF1F0F80000007FFFF7FFFFFFFDBFE880000000000000000033C7C07C000003FFFFDFFFEFFFFCB648800000000000000000C71FC0FE00000FFFFE7FFFFFFFF4E0638000000000000000011CFFC0FF00782FFFFBFFFFFFFFF4E06000000000000000000473FFF1FFC0FAA1FFEFFFFFFFFF40E001000000000000000019CFFFF9FFE1FE0BFFBFFFFFFE3F40600100000000000000006787FFF9FFF83E4DBEFFFFFFFE3780000000000000000000018E0FFFFFFFF80F01FBFFFFFFFFF30000000000000000000003100FFFFFFFB80FF0CFFFFFFFF3F00000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000C638CFFFFFE007FFF3FFFF7FFC1F000000000000000000000319F80FFFE0000FFFDFFEDF7FFC1C00000000000000000000040E380FFFC0001FFE7FFFFFFFFE00000000000000000000000076301E001C003F897FFFDE3FFF000000000000000000000003FF98E0000183FC67FFFD8E3FFF00000000000000000000001EFF87800001C3FBBCFFF88E1F2100000000000000000000006FFFC000000187FCFF7FB80E1E2000000000000000000000008D3FA000001F8FF3F930B806040000000000000000000000033FBF180000361FCDFC0098000000000000000000000000000C3FBF0C0000F8003E78000000000000000000000000000000300FB;
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 .lut_mask = 16'hBA98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a81 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a81 ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 .lut_mask = 16'hBBC0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \u_data_generate|data_display~9 (
// Equation(s):
// \u_data_generate|data_display~9_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~9 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N13
dffeas \u_data_generate|data_display[9] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[9] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N2
cycloneive_lcell_comb \u_vga_contro|vga_g[1]~1 (
// Equation(s):
// \u_vga_contro|vga_g[1]~1_combout  = !\u_data_generate|data_display [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [9]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[1]~1 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N3
dffeas \u_vga_contro|vga_g[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[1] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000003;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFE000000000000000000000000000000000000000000001FFFFF800000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000003FFFFFFF800000000000000000000000000000000000000000FFFFFFFFE00000000000000000000000000000000000000003FFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFC00000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFE0000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h0000000000000000000000000000001FFFFFC000FFFFFF80000000000000000000000000000000007FFE10000007FFFFC000000000000000000000000000000001FF800000003FFFFFE00000000000000000000000000000001FF800000000FFFFFFF00000000000000000000000000000007F8000000000FFFFFFF8000000000000000000000000000001FC0000000000E1FFFFF0000000000000000000000000000007E0000000000301FFFFE000000000000000000000000000001F80000000000003FFFF8000000000000000000000000000007E00000000000007FFFE000000000000000000000000000003F80000000000001FFFF80000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h3B000003F1F00000000000000000000000000000000001FF807F00000701800000000000000000000000000000000007FF807F0FF8070000000000000000000000000000000000000FFF807F07FFFF00000000000000000000000000000000000007FFC6FE5FFFFE000000000000000000000000000000000000001F00FE9FFFF8000000000000000000000000000000000000000305FC8FFFF0000000000000000000000000000000000000000007F80FFFE0000000000000000000000000000000000000000007E42FFFC0000000000000000000000000000000000000000007E00FFF80000000000000000000000000000000000000000003F81FFF000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000005F1FFF000000000000000000000000000000000000000000000F1FFF000000000000000000000000000000000000000000007F9FFF80000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000001FFFFFF000000000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000039FFFC0000000000000000000000000000000000000000000071FFFC0000000000000000000000000000000000000000000061FFF80000000000000000000000000000000000000000000001FF90000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000001FC000000000000000000000000000000000000000000000000EC000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 .lut_mask = 16'hD9C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h0000000000000FC00000000000003FFFE000000000000000000000000000003F800000000000007FFF000000000000000000000000000000FE00000000000006FFFC000000000000000000000000000003E00000000000000DFFE000000000000000000000000000000F000000000000001FFF80000000000000000000000000000078000000000000003FFC000000000000000000000000000001E000000000000001FFF0000000000000000000000000000007C000000000000007FF8000000000000000000000000000001FC00000000000067FFE0000000000000000000000000000007FE000000000000E7FF0000000000000000000000000000001FF80;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000003FFFC0000000000000000000000000000007FE00000000003C3FFE0000000000000000000000000000001FE000000000007FFFF00000000000000000000000000000007E0000000000007FFFE0000000000000000000000000000001F8000000000000FFFF00000000000000000000000000000007E0000000000007FFFC0000000000000000000000000000003F800C00800000FFFFE0000000000000000000000000000000FFE01FCF000001FFFF80000000000000000000000000000001FFE9FFFFFE00CBFFFC0000000000000000000000000000000FFFFFFFFFFFF1FFFFF00000000000000000000000000000003FFE0FFFFFFFFFFFFFC000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h0000000000000000000000000000FFE00FFFFFFFFFFFFF00000000000000000000000000000001FE0F07FFFFFFFFFFF80000000000000000000000000000000FF83F83FFFFFFFFFFE00000000000000000000000000000003FE03F01FFFFFFFFFF80000000000000000000000000000000FF003F00FFFFFFFFFC00000000000000000000000000000003FC000E003FFFFFFFF000000000000000000000000000000007F00006001FFFFFFFC00000000000000000000000000000001FF800060007FFB3FF000000000000000000000000000000007FF000000007FFFFFC00000000000000000000000000000000FFF000000047FFFFF000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h000000000003FC73000001FFFFFFC00000000000000000000000000000000FE07F0001FFFFFFFE000000000000000000000000000000003F007F0003FFFFFFF800000000000000000000000000000000F800FE00003FFFFFE000000000000000000000000000000000C00070000007FFFF8000000000000000000000000000000000000000000003FFFC0000000000000000000000000000000001000000000007FFF00000000000000000000000000000000007000400000007FFC0000000000000000000000000000000000C000E0000009FFF00000000000000000000000000000000003C000F0000007FFC0000000000000000000000000000000000FF00;
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a82 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a82 ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 .lut_mask = 16'hDAD0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \u_data_generate|data_display~10 (
// Equation(s):
// \u_data_generate|data_display~10_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~10 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N27
dffeas \u_data_generate|data_display[10] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[10] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N24
cycloneive_lcell_comb \u_vga_contro|vga_g[2]~2 (
// Equation(s):
// \u_vga_contro|vga_g[2]~2_combout  = !\u_data_generate|data_display [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [10]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[2]~2 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N25
dffeas \u_vga_contro|vga_g[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[2] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFC3F19D1EFFC687803FC3F9D8DC69FAF8B1FFFF00000000FEFFFFC09D36FFC683003F9E007F4FAFF8F8A1F7FF00000000FEFFFF009DB2FFC683003F9C262767D878F881E3FF000000039BFFFC0017FD4B8000003CE1FF0F12B1A2626709FF00000007F2FFFC609039298000C03CC7FF80D697E0AA670918802000077EFFFC019831392020C0F11FFFE0A363958B420118800000033FDFFC0D1C79C87C33C0C778FFF81C3A359742010080000000988FDC0210F9887E3FC09CF801FEDA0931F76201008000000006CFC812E023D866FFC363F000FF84B91DB36C01008000000007FF88F6E0767977CE0CCFC03FFFC2E995536D11008000000080F08074E154D9F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hF4C3BCF417F8FF13FEBF56D118180800330207F8063CFB2A7DB38643FFFFFCF3DA0BA655A87818000003BFFFF0879C73799B2FFC8FFFFFF0018E2BCC02D827C0000207FCCFE8C7B066D7FA83C37FFFFFF79FF5C0AE287863800000067CCCC46420E79469432CFFFFFFF0100B7A5328F8F38000007037EDE46473ED95F7BCD3FFFFFFF8F63E30DD8CF8E0000008F07FF88FC463EFABE6794FFFFFFFFBE74388065EF85000000CF3FFE80FC083E5C94B71BF0FFFFFF2EA59CCABFA781000002C03FFFF171A07B060E0823E0FFFFFF0A93BEA43E828580000280DFFFFF0CFCFFF0AF8F5FFFF813DD47FD7BD42E17808000020F1FFFFFFF39F8282AFE3EFF1F629D0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h21E405040B783000003101F7F1F7D03922037DCEEFFCF39AB911CC1B594358B000003303F7C1FF606B6BD8243FFFFDCC70B610959EE2EDD83600007393EFEBF6106B40EAB62FFFFFFF55EE4036134D21B12000004233EF698011C3258500C78FFF850AAE03F1287B26A36000000F13E7300983F06FC587C71FFE25727BE1F8FABF6EAF6000000FF767306E93ECB98C6C07FFD79EBFEC6285707FB9AF7000000079E9C33006F071952FC7FFF81FFFC4011F11CBA7CB90C0001FF99980003C08C8375FE1FD8E270F1F8010566F6BC99E08418C7F998000FC008ADBDFC0F412AE087F57FBA058D7C9B000042F7FFC0031E0018C15FFCFF31137A39E3333EB52C1C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h3000067CFFFE4033C00305A8EF0FB2B4350D81B941EC32D98070000008FF87403F801F0B15EF0D09E2621DC4EDB75BE70D80F003000FFFEE407E033F044FFF0FA751228FD1E9BBB600A900F003119FFFFE007807F6F3CFFF03C4D747078E3242E8ECF700900319FF9FF3E07D89FB0FFFF6E62BEE198801CF5BBA1790207E00099FBFFE0E7808860FF7759F0559B3123F027FEC042220780989FFFFF60F7F8938FFFF945819DD71E7F8F989DD2C3160F809899FFFFF07F81241FFFF05F1199D2E0F070FB4249C8100F8099FFFFC304BC01F9FFFF8630CE02D73F8F63A90E4228BA8F801D83FFC10FBC82F7FFFF9B6196B608C0381DE0213B993A86000E00FF80F;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hF3EF987FFFF2D9616C0D8E06117B6DFC8AD20C6000607FE80707F623FFFFF9A7CEF30890098A7E4EA4A65624680067FF1E61BEC1C3F679BFA78F85BF5745D2C9FF96BDC31E8800606F08FFD66E01FFF49F7BE81BF3D561F61DAD6A9E57F89CB1DFF42B9FFE50F3FE700ADE6035E4D87C54D4BA117E2FF89C21FFEF631FF927FFF1875C6FED822374EC62A8DC97827FFC1C09F7CF1271F0CFFFF85D90701ECF77149E58BDBDAF1A580E1C0FF7EF1611F18FFFF0FD59900FC511DF52D7F3A9D5D9DFF09C1FF47707FF067FFF03B79915BE11DE3150C37CF7A12F4004DC17BE20BD6F147FFF0D0D1DFF41D8101D3295A87A237703EDDF87BE200E7C71F77ABB4CCF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h58FB0C3973F0AE0E8DEC04E2571BC7F6717FF8C3F48CC59A17ACC8F02F49D5448BF00C34233715EFF80077F31FFEF06E0FCD4637898398969998EC24555F97B7C7F800138C7FF8C27CACD2F1C4D36E0FC5AE605253DC1B9FFFE7EC000071FFFF74821C3CA1D7B8A0B9B614E0CD1C3C188FFF87EE000187FFFF6C199FCAEA629C3B78F06060EEDDB5E906679FFE003F3FFFFD2476F27BB3D767CFD6D8ABE02E0076173663DFFF607C7FFFF77FF10CEE40376E3F1108092FFD80E303FFE0EFFFE0C3F71CF7CD0E1C88D435E729388117E770018AC3FFF8EFF5FC0FFCEFD38239F3ED24FE87EFCF2607FF200B9AC78478FFEFFF7FF4BCE304E40F97DDBBCCEE73E6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hD7FEB00B96070068FFFC08FFF94DB6A0D9E3C1E24FFE7FC460DF8E9003240780687FE000FFFF01B05C4DD9CCA3A4FC1B7F4FFF0E50175A178008780030FFF5D794C601191C43DFF09665570E0349B75E1F80043000F3FFF9F9B6D035D91201EFEC3F55D7060B1F9C6E5900163801FFFFFE7012BCFAE672808F9308EC362301079FC5CB8606801FFFEFF21C35B648FE0ADD79273C04B002BF1FFE90F99C9681FFFF26EC8FBC493A92EA8A5F797E0461C0BC9FFE91F9980303FFFFFA1F830C852A4734A12CDDF20401C87CEFDF9FE1880203FFFE76CA690FFD745B8B5B53EFD202000CFCED870FC1800003FFF764FE05D31F916166BE489FE3033C0FEDE8061FC2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h400003FFFF0966F5952020897FEB86F8E983420FC9C802BFC6600003FFF7DDF74B14A22F37FDFDEC926CF78A3D880800A386600001FFF581B313190F40DB496D8F6008FFABF9820801A0066010003FF5FBDC24437C1EB8DCFC1F821CF80FF8B01805A000C060000FF4B3F0B38FFF494EA52C00271CF00FF08030C1E0000020E010749B093EA068A7A3B5BC00771E0DEF040073EBD0000000E00334CD0B960005833CD60FF47F1E1DFE0E0CF366D000100CE060B39FDF29EC716C10436FF47D97BFB80E6FF7F5D0007BFC63F7B127B7F508CD74E4383FF679F1FF100FFFFFF5B000F9FC639233CE362248F198FF1367FFD8F0FC031F99FFF9BE00E9FE310040C4;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hCA37F4E1931F33E3FF88E07C03BB19EFF96E00C9EE3113349E7CA0958EA36BFE470F00033E0FF00000606FE1F7F621BBFE34AF52CB7E1947FE400E0007803FF00000606FE3FFC631304F05D3E6B50DEEA67E1000070FC1FE000000607FFFFFC6312A959F681904373D463018000F9FCFF8002C08607FFFFF8319BBA444A0B2639AA160303C00EFFFCFF0003C0820FFFFF80B19876FD39A6B3360BFE800BFFFFFF07F80043C0801FFFFF00A5986846FFEE96D386F4081EFFFFCF07E00047E7803FFFF00085987317F595A5D4406C1C1E78338007F00047FF80FFFFE0008D98F8CCC0FEAF0713F81C7EFC0786010000E3E7F4FFFF80008D990167302EAC8187F83;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hC03F0038000000FF7FFF5FFFF0000C606A9D19E0420730FFEFC0360C00000001FFFFFE1FFFF0000C666F1C16BF13009CFFFFC0F00003000001FFFFFF2FFBF0000C6F670C0A5F933035EFFFFF0800010E003FFFFFFFEFF1F0001E6F4684115FF26BA03FFE0E0000E38E0DFFFFFFFE6FF8C000367606261B99F231800FE80C1803FFCE1FFFCFF7E66FF88000F670006314A187E0194380003503FFE87FFFFFF3C66FFC000FF7780000035D51C11C803008A22FFCFC7FEFF8F9279800001FF778020803C573CDB80070009A7FFCFFFFCFFFF8F79800003FFFF8005A0EC3C9C71F00F801C6473C07C00E0F70FF9800007FFFFC005483AB94F23183FF07EE40380380;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h000E31EE000000FFFFFC021C8EAFC9410F8FFFC7FFC0100000000F6380000003FFFFFC0618C22F179909FFFFF07FC00000000001C30000000FFFFFFC0E61FE033465AD33F1F27C40000000007000000200FFFFFFFCCE7E7CE59057A331C0787C60000000007FE0400600FFFFFFFEC6766E01F838CE37000FF840000000007FE8303C00FFFFFFFEE7E74C0000387E1E0001FC40000000007FE8783001FFFFFFFFFFFD1F0E00000F000000FF8010000000FFEFFC000FFFFFFFFFFFFF1FEF80000E000000F0003FF00001F7EFE0000FFFFFFFFFFFFB3FF3C0000000000000003FF000019FFFE03FFFFFFFFFFFFFF83FF1CC0000000000000000000001BCFFC01FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFC7FF8EC08C0000000F00800000000FDFF803FFFFFFFFFFFFFFEEFFDEC38FC000000001C000FF0000F9C00F3FFFFFFFFFFFFFEFFFFFF0DFF01F000F83FFFFFF00001C00FFFFFFFFFFFFFFFFFFFFFFFCFFF83F001F83FFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC7F00FFC7FFFFFFFCFC8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N6
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a83 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a83 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \u_data_generate|data_display~11 (
// Equation(s):
// \u_data_generate|data_display~11_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~11 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N1
dffeas \u_data_generate|data_display[11] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[11] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N28
cycloneive_lcell_comb \u_vga_contro|vga_g[3]~3 (
// Equation(s):
// \u_vga_contro|vga_g[3]~3_combout  = !\u_data_generate|data_display [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [11]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[3]~3 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N29
dffeas \u_vga_contro|vga_g[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[3] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hF0001F80000197CF20507E01FF7E89525D23FF9FFFFFFFE80700083C00000519CA042070078E77077CA3A7F79FFFFFFF1F0038C1FC09801482F8067FCF0C16CE97FBFC03FF7FFFFFFF0000000FFE00086DAC180BF3C31FFD376D74EE07FF6F7FFFFC0000001F0C0181EA61E009E7C7038B0F094CCE4FFF6FFFFFEF0000013800000625FFE073130FE397963DFC4C5FFFEFFFF7CF100E00F0000038E80001C878EF8FC04CEE47C0D80FEFFFF7EF106E01F0000064067FFFC201EF3751F421E8FCDFFF6FFFF47700000780000101271FB00E3FCECAAA0F77DFB17FFB2FFFBE208390178000063ED400FE381FE115205E8A7DF98C122FFFBE2001807E08811A90F7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h38F803C47DBBA75B20BC585080EFFFF6710000FC03101A2C039CF80FF284363048EFFC48E040EDFFF8000003E0010368AFD126307781E14665E7FD5C7E2FE04FFFF800000F80000D853C3720033F1FFFF449FFBF0FF9EC600FFFEC00007E00002E4C03F4D030709F7F40FB043003C5EC700F8FEE0001F800008B987FC6382D93C7FD0DF38C0040380CF99F8FFE003FC000023229F201464883FFE418D41C00007818C99FCFFF607F800008790F0001D98F91FFDFBFF6D31180E91C001FEFFFE0FC00E32B75FE037FCC33F811C2FFF013100183FC000FEFF7FCF00000A2CBF80FEFEC0E780E1CE9F003000B93F8000FFFFFFF800302064823FF87CC7C03695419;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hE002000B9FF8000FFFFFFF000082FAC037E3C1DE3FFC85679FE00200033FF8000FFFFFFF00002B2A13C3C1C09F93F10B7F80000240176DE8000FFFFFCF000241D8BE0301003FC00427FD90000349B769E0000FFFFF0C00011D688004C10C7FE0070973E0000B1F9C79A0001FFFFE00000673EF4002580C7F802FF7F3C0000B1F9FFB30000F7FE000100FD3F188302FFEBCF1DCC3F84000BF1FFEFF00009F7E0000C91256803602760E81402C81F801C0BF9FFEFE00000FFC000004A424C07E1D030419803001F801C87FFFFFF000000FFC000102138F5FFE16E44142250001FC000CFFFFFFF000000FFC00008AABFC2FFFF0FF0B46AF0000FC3C0FFFFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h000FFC0000279B801CE01F88FFB4B900087C7E0FFFFFFF4000000FFC00084617B7E261EF007E2013120C08363FFFFFFF4000000FFE00029659E01F097FC835C40000080037FFFDFFFE4000001FFFC00286CBD163FF6DE8105C00021C000FFFCFE7FE4000006FFFF00901E7E88FF0EF10C00C00271C000FFFFFCF3E0000002FFFEF813936337FF892AD073C00771E0DEFFBFF8C141000000FFFFCC28C2D91FFFF9FC43C0FF47F1E1DFFF1F30C181000100FFFFF5132379793FA5D50906FF47F9FBFFFF190080810007BFFFFFFFA2A80CC77CE5A07303FF67FFFFFFFF00000083000F9FFFFFFDBDAAF8977FDB2F2187FFFFFFFFFFCE00000003E00E9FFFFF84E60;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h22537C0695C733FFFFFFFFFFFC400000006E00C9FFFFFF00E5D7625A6BD5D7FFFFFFFFFCFFF0000000006FE1F7FFEFF201EBE6CF038E2CFFFFFFFFFFF87FC0000000006FE3FFFFFFE3FCCA469E71F6F61FFFEFFFF8F03E00000000007FFFFFFFFFEFBD10E2788E5A103FFFE7FFF0603000002C08007FFFFFFFFFFF30ECA45109A9AE1FFFC3FF10003000003C0800FFFFFFF7FFFEE7BA329927EA3017FF400000000000043C0801FFFFFFF7BFFF8C723E1B453C60FF7E000000000000047E7803FFFFFFF7BFFF335E18299DE69F3E3E000000000000047FF80FFFFFFFF73FF78CC6601902CC007E380000000000000E3E7F0FFFFFFFF73FF807F6FD1932A2007C;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h3FC00000000000FF7FFF1FFFFFFFF39FFE1FF99FB1F24400103FC00000000001FFFFFE1FFFFFFFF39FFF1FF88FF0F87800003F000003000001FFFFFF3FFFFFFFF39FFF1FF82FF0FE281000000800010E003FFFFFFFFFFFFFFFE19FFF9FF13FF1EFA00000000000E38E0DFFFFFFFFFFFFFFFFC98FFFBFFB3FF1F5800000000003FFCE1FFFFFFFFFFFFFFFFF098FFFFFF1BF8012990000000903FFE87FFFFFFFFFFFFFFFF00887FFFFF979501A9C8030089A2FFFFC7FFFFFFFE7FFFFFFE00887FDF7F97EFB0418007000827FFFFFFFFFFFFFF7FFFFFFC00007FFBDFF5C788C1F00F801C67FFFFFFFFFFF7FFFFFFFFF800003FFB77E2272D63F83FF07EE7FFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFE3FFFFFFFFF000003FDF771BB32912F8FFFC7FFFFFFFFFFFFFF7FFFFFFFFC000003F9F33DFAC8B921FFFFF07FFFFFFFFFFFFFFFFFFFFFF0000003F19201F80C5DA1F3FFF07C7FFFFFFFFFFFFFFFFFFF00000003318F831F6DEF83F1FFF87C7FFFFFFFFFFFFFFFFFFF00000001398F91FFFFFFCFF7FFFFF87FFFFFFFFFFFFFFFFFFF00000001181FB3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE000000000005E0F1FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF0000000000007E0107FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF0000000000007C00C3FFFFFFFFFFFFFFFC00FFFFF9FFFFFC000000000000007C00E33FFFFFFFFFFFFFFFFFFFFFFBCFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000003800713F73FFFFFFF0FF7FFFFFFFFFDFFFFC000000000000001100213C703FFFFFFFFE3FFF00FFFFFFFFF0C00000000000001000000F200FE0FFF07C000000FFFFFFFF0000000000000000000000030007C0FFE07C0000001FFFFFFF000000000000000000000000000380FF003800000003037FF800000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFF0FD1E0039787FC003FFD83F58204831FF00FFFFFFFFFEFFFFC0FD3600397CFFC01FFFFF3F18224821F700FFFFFFFFFEFFFF00FDB200397CFFC01FD9FF1F48A24801E300FFFFFFFF9FFFFC00F7FC847FFFFFC0FE00FF0EAD4850230900FFFFFFFFFEFFFC60F038C67FFFFFC0F8007FCECD4A102309E77FDFFFFFFEFFFC01F830C6FFFFFF01E0001FEF4B6A100201E77FFFFFFFFFDFFC01FC7807FFFFFF07800007F3126A080201FF7FFFFFFF7F8FDC03F0F807FFFFFF1F00000139206E080201FF7FFFFFFFFECFC803E02007FFFFFC7C0000007DA14E4C0401FF7FFFFFFFFFFF8807E07087FFFFF0F00000003E744E6C0411FF7FFFFFFF7FF08007E07007F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hF7FC3F00000000F7224EE04117E7F7FFFFFFFFF8003C0B457FB3F87C0000000C393F19EA0077E7FFFFFFFFFFF0803C03067BAFF0F0000000007D8F79BF20283FFFFDFFFFFFF8C030060EFA83F380000000000A567ABF006C7FFFFFFFFFFFFC6020060E6803CF0000000000016C86BF80FC7FFFFFFFF7FFFC60600C1FF0BF1C000000000001FC869F80EFFFFFFFFFFFFFFFC0600E0AE2FE7000000000118075525C804FFFFFFFFFFFFFFFC0E00429CBFDC000000001C4C038FF59000FFFFFFFFFFFFFFF13E0419860B3C00000000DE9B413BF4BD047FFFFFFFFFFFFFFCFC07EFBF906000000C030C01B0118FAA007FFFFFFFFFFFFFFF38061FBAE0C00000810CC;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hCE0D3A8C0AA00FFFFFFFFFFFF1F7F006D1FAFE100000000603FE3250E742A08FFFFFFFFFFFC1FF6014903A782000000003AFEF781C51EEA009FFFFFFFFEFEBF600149F1B67C0000000C47FFFF4663CEEC00FFFFFFFFFEF6980003CDBFDEF0000000376EFCFFE0606E8D00FFFFFFFFFE73009800FF1FB1800000013C3F7FFFF0984E8D00FFFFFFFFFE7307890036FFB7000000049FFFFFDFB86CB86D00FFFFFFFFFE9C030010F87E85000000151FFF7FEE4E2C00DF46F3FFFFFFFF9800003F707E7800002052FFFE00FEB9FFA85F661F7BE7FFFF9800003FF052C0000087D7FF07FB004004931F64FFFFFFFFFFC00001FFE0018000000BAF83C1FEF0C1C7DA7F7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hCFFFFFFFFFFE40003FFC01F000000603D60E0E673F18486FFF8FFFFFFFFFFF40007FE00BE000001A7C8C0E041C6283EF0BFF0FFFFFFFFFFE4001FCC00FA000004F11BD000FE768A6069FFF0FFFFFFFFFFE0007F800FC2000014C9C870F81F11E602B07FF0FFFFFFF9FFFE0027603F000000C712FF867FFC1D4B75602FF81FFFFFFBFFE0007F707F0000828E26F8F0FFF06F04505A2FF87FFFFFFFFF60000763F000003927430F01FF80466FE12B1FF07FFFFFFFFFF0007E07E00000B6920BF01FF00FA07E865F9FF07FFFFFFFC30480FEFE000001D051F6F0FF809FEB603CE4BDF07FFFFFFFC10F807CF8000006422EB507C007FF4452C7FB3DF9FFFFFFFF80F;
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a84 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a84 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \u_data_generate|data_display~12 (
// Equation(s):
// \u_data_generate|data_display~12_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~12 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N5
dffeas \u_data_generate|data_display[12] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[12] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N22
cycloneive_lcell_comb \u_vga_contro|vga_g[4]~4 (
// Equation(s):
// \u_vga_contro|vga_g[4]~4_combout  = !\u_data_generate|data_display [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [12]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[4]~4 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N23
dffeas \u_vga_contro|vga_g[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[4] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h0000F02E1FFFFFFFFFFFC0027FFBFDFB7CE0000000000000100003F02C9FFFFFFFFFFE00000FFFFDFB7DE080000000000010000FF024DFFFFFFFFFFE00000FFBFDFB7FE1C0000000000600003FF0803FFFFFFFFFF000000FEDEFFBFDCF600000000000100039F0FC7FFFFFFFFFF0000003EFEFFFFDCF60000000000010003FE07CFFFFFFFFFFE0000001F7AFFFFFDFE0000000000002003FE0387FFFFFFFFF80000000F2BFFFFFDFE0000000000007023FC0F07FFFFFFFFE00000000739FFFFFDFE0000000000013037FC1FDFFFFFFFFF8000000003B9DFFFFBFE0000000000000077F81F8FFFFFFFFF0000000001FCDFFFFBEE0000000000000F7FF81F8FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hF7FFC0000000000FEFF7FFBEE000000000000007FFC3F4FFFFB3FF800000000007EFBDFFFF800000000000000F7FC3FCFFFBAFFF000000000003EFFDBFFFD0000000000000073FCFF9FFFA83FC000000000001B6FEBFFF90000000000000039FDFF9FF6803F00000000000009ED6BF7F00000000000800039F9FF3FEF0BFE00000000000000ED69F7F10000000000000003F9FF1EBE2FF80000000000E000F525F7FB0000000000000003F1FFBE9CBFE00000000002F6007FB5AFFF000000000000000EC1FFFF8E0BC0000000003B9E804FB4AFFB000000000000000303FE1FBF9F8000000000D401602E8FBFFF0000000000000000C7FFFFBAFF00000000036;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h0007406C0BFFF000000000000E080FFFFFFBFFE000000001A80000C01F43FF7000000000003E009FFFFFFBFFC00000000EE00000380FEFFFF000000000101409FFFFFFFBF800000000310000080E03EFFFF00000000010967FFFFFFFFDF000000000D51030000581EFFFF00000000018CFF67FFFFFFFE00000000F6C00000009A3EFFFF00000000018CF876FFFFFFF800000003A8000000006B787FFF000000000163FCFFFFFFFFF80000000C40008000003E007FFF000000000067FFFFFFFFFF80000000340000000041FF407FFF000000000067FFFFFFFFFF00000000D80007FF000004C17FFF00000000003FFFFFFFFFFE000000072003FE01F00007F07FF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hF00000000001BFFFFFFFFE00000001A017F00FE0FF007F0FFFF00000000000BFFFFFFFF400000006A0F00FFBFC1E03E8AFFFF00000000001BFFFFFFFF0000000221E3FFFFFE0E726084FFFF00000000001FFFFFFFF00000000ECE7F8FF800F3F7030E7FFF000000060001FFFFFFC00000002A23007E0003F388069F2FFF00000004001FFFFFFF80000001A8B807F0000FE0039FBDAFFF00000000009FFFFFFC00000004DA80FF00007FC006FFF51FFF00000000000FFFFFF8000000136607F0000FFFE08CFFB59FFF000000003CFB7FFF0000000043880EF0007FFFE89BFFDCBFFF000000003EF07FFF000000010C814C003FFFFFC385FF433FFF000000007F0;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h651B83F499E733FFFFFFFFFFFFFFFFFFFF91FF3600000AFEA5471C9E68755FFFFFFFFFFFFFFFFFFFFFFF901E08001009FE211B3FF3FBBB7FFFFFFFFFFFFFFFFFFFFFFF901C00000017FFF6B77E060600FFFFFFFFFFFFFFFFFFFFFFFF8000000000187DA963F8767E61FFFFFFFFFFFFFFFFFFD3F7FF8000000000076C1F27F0F0344FFFFFFFFFFFFFFFFFFFC3F7FF000000000000126ABDF8C041DFFFFFFFFFFFFFFFFFFBC3F7FE0000000000007299C1F8826A7FFFFFFFFFFFFFFFFFFB8187FC000000000000CCB9E7F812C1FFFFFFFFFFFFFFFFFFFB8007F0000000000000733BFFF80E01FFFFFFFFFFFFFFFFFFF1C180F0000000000007F805FFF80DC3FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFF008000E0000000000001E0037FF00D87FFFFFFFFFFFFFFFFFE000001E0000000000000E006FFF006FFFFFFFFFFFFFCFFFFFE000000C0000000000000E0067FF0005FFFFFFFF7FFFEF1FFC000000000000000000000600DFFF0105FFFFFFFFFFF1C71F200000000000000000000004004FFF009FFFFFFFFFFFC0031E00000000000000000000000000E7F800BE6FFFFFFFEFC001780000000000000000000000000033B5001E37FCFF77DD000038000000018000000000000000007B1FB01E7FF8FFF7D8000000000000008000000000000000001A5F81BE0FF07FE3980000000000080000000000000000008014FF365C07C00F81180000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0001C00000000000000000080044F8F6D0700038000000000000008000000000000000000C0006EF46DE00000F800000000000000000000000000000000C0007E5825E0C000F83800000000000000000000000000000000001FE007C0E00078380000000000000000000000000000000000000003008000007800000000000000000000000000000000000000000000000038000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000004300000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h0FFFE00000004450EFC001FFFF7871BE4BA3FFF000000017F8FFFFC0000003517607E00FFF8E70F7FDDAA7F7F0000000E0FFC73E0000000D04F807FFC0FC16C667F80243FFF0000000FFFFFFF000000027CFF80BF3C0FFFC08CD50D047FFF0000003FFFFFFE0000000AB7FE001E7C0FFF839C900304FFFF0000010FFFFFEC0000002A9FFE00C03001FF0790200305FFFF0000830EFFFFF0000000AA800003780007FC7F4200033D80FF0000810EFFFFE000000285000003FFE00F02E02BE001FDFFFF0000B88FFFFF8000000A1C0E04FFFFFFFC77C0588003F7FFFF00041DF7FFFE8000002AFE3FFFFF810010E781D14007FFFFFF00041DFFFFF800000089F00;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hF8F80003818C402412039EB0FFF000098EFFFF0000004A300C7CF80001F8080A8400038EE07FF20007FFFFFC00000138CFCEE630007FFE3606000003860FFFF00007FFFFF0000004C63C0FE00000FFFFE450080200000FFFF00013FFFF8000001300000CF0000F7FFF8180000000040FFFF07011FFFE0000005C38003E38106FFFFE0A000000403C0FFFF07001FFC000000160A00DFF003FFFFFF837000000007C1FFFF030009F800000052200FFFFC67FFFFFE14000031180ED1FFFF010001F000000160601FFFFC3CFFFFE0700000310018BFFFFF0100803000000560C07FFEFE3F1FFF018100003000B9BFFFFF000000000000150701FFF87C3FFFF902800;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h0002000B9FFFFFF0000000000005A3000FE3C1C1FFFF008800000200033FFFFFF00000000000164C103FC1C0807FFE088000000240177FFFFFF00000000000141081FF0100003FF8100210000349B77FFFFFF000000000004A40BFFBC100001FF1408000000B1F9C7FFFFFE000000000032D003FFDC000007FC6000000000B1F9FFFFFFFF0000000000AA40E7FFFE0001C0E1800000000BF1FFEFFFFFF60000000002A167FFFFDF1F0F02060000001C0BF9FFEFFFFFFF0000000002C383FFFFF00FA8E0180000001C87FFFFFFFFFFFF000000000B3F0CFFFF6003E3E02000000000CFFFFFFFFFFFFF0000000046C03FFFFF000FF8E300000003C0FFFFFFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFF0000000149383E3E00077FFC0800008007E0FFFFFFFFFFFFFF000000012588001E010FFFFC300120C003E3FFFFFFFFFFFFFF0000000CE98801F048037FE00000008003FFFFFFFFFFFFFFFE000000084D90183FD2017E04C00021C000FFFFFFFFFFFFFFF9000000020068D700FD73F014C00271C000FFFFFFFFFFFFFFFD0000002D8C5640007899E023C00771E0DEFFFFFFFFFEFFFFFF000000A0CD258000088B8280FF47F1E1DFFFFFFFFFFEFFFEFF0000039BECDF800068B20A06FF47F9FBFFFFFFFFFFFEFFF8400000053AE417B80357606B03FF67FFFFFFFFFFFFFFFCFFF06000001434E54CF80058DF8187FFFFFFFFFFFFFFFFFFFC1FF1600000530E4;
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 .lut_mask = 16'hBA98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a85 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27 .lut_mask = 16'hF858;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \u_data_generate|data_display~13 (
// Equation(s):
// \u_data_generate|data_display~13_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout )

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~13 .lut_mask = 16'hAAFF;
defparam \u_data_generate|data_display~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N5
dffeas \u_data_generate|data_display[13] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[13] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \u_vga_contro|vga_g[5]~5 (
// Equation(s):
// \u_vga_contro|vga_g[5]~5_combout  = !\u_data_generate|data_display [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [13]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[5]~5 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N27
dffeas \u_vga_contro|vga_g[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[5] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hE41C000C9F08CC0000000000000000000000000000000600DAC400E198EB600000000000000000000000000000000008005E800003F8C7800000000000000000000000000000000000007F8801F800FF00000000000000000000000000000000000802391C07F983FE000000000000000000000000000000000000E3FF580FFFC7F00000000000000000000000000000000000000E1A4007FF8FE000000000000000000000000000000000000001080007FFB78000000000000000000000000000000000000000080007EF7E0000000000000000000000000000000000000000080007FF7E00000000000000000000000000000000000000000C0007FEFC0000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000007000FFEF8000000000000000000000000000000000000000001800FFF80000000000000000000000000000000000000000001000FFF00000000000000000000000000000000000000000003000FFF00000000000000000000000000000000000000000002000FFE80000000000000000000000000000000000000000002007FFF0000000000000000000000000000000000000000000700AFFE000000000000000000000000000000000000000000008404FA000000000000000000000000000000000000000000008807F400000000000000000000000000000000000000000000F20C60000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000000000000002050800000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000136000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000084000000000000000000000000000000000000000000000000C4000000000000000000000000000000000000000000000000C60000000000000000000000000000000000000000000000004620000000000000000000000000000000000000000000000003200000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h080000000000000010000000000000000000000000000000004C000000000000001042000000000000000000000000000004500000000000000010024000000000000000000000000000057C000000000000000901400000000000000000000000000097FC00000000000000012940000000000000000000000000000F4000000000000000012960000000000000000000000000141D000000000000000000ADA000000000000000000000000016340000000000001F800004A4000000000000000000000000071F40000000000066300004B400000000000000000000000004060000000000033FE4001704000000000000000000000000045000000000000D;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFF98013F40000000000000000000000000400000000000067FFFF6000BC000000000000000000000000040000000000019FFFFFD000100000000000000000000000000400000000000CFFFFFFF4001000000000000000000000000002000000000033FFFFFFF90010000000000000000000000000000000000000DFFFFFFFF6C0100000000000000000000000000000000000067FFFFFFFF92078000000000000000000000000000000000033FFFFFFFFFC0FF80000000000000000000000000000000000DFFFFFFFFFE007F800000000000000000000000000000000037FFF800FFFFFB1E80000000000000000000000000000000009FFC00000FFFF81F800;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000006FE8000FE000FF8070000000000000000000000000000000019F000FFFFC01FC10300000000000000000000000000000001EE03FFFFFE01FD9F0100000000000000000000000000000002307FFFF8000FF9FC0080000000000000000000000000000019C3FFFE00000FF7F800500000000000000000000000000000673FFFF000001FFFE000D00000000000000000000000000003BCFFFF0000003FFF0001E0000000000000000000000000000EFBFFF00000001FFF0006600000000000000000000000000037EFFEF000000017FC00134000000000000000000000000000DF3FFC000000003FF8007CC00000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h000000000000339FEFC000000087FE0197DC00000000000000000000000000CE7E07E00000718FF802FDD80800000000000000000000000378F807FFC003E93FF803FFBC0000000000000000000000001C0FF80BF3C00003FFF29F3FB8000000000000000000000000647FE001E7C00007FFF67FFFB000000000000000000000000191FFE0000300000FFFFBFFFFA0000000000000000000000006480000000000003FFBCFFFFC27F0000000000000000000001B9000000000000FFFFF3FFFE02000000000000000000000006E0000000000003FFFF9FFFFC08000000000000000000000019000000007EFFEFFFFEFFFFF800000000000000000000000066000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0707FFFFFE7FFFBFFFFFE10F0000000000000000000039C0000307FFFFFFFFFCFFFFFFF11F80000000000000000000E70FC019CFFFFFFFF9F7FFFFFFF9F000000000000000000003B83C001FFFFFFFFFFB9FF7FDFFFFF00000000000000000000EF000030FFFFFFFFFFEFFFFFFFFFBF00000000000000000003BD80001C7FFFFFFFFF3FFFFFFBFC3F0000000000000000000EF200000FFFFFFFFFFDFFFFFFFFF83E00000000000000000031C0000003FFFFFFFFE7FFFFCEE7F12E000000000000000000EF80000003FFFFFFFFBFFFFFCEFFE7400000000000000000031F00000101FFFFFFFEFFFFFFCFFF464000000000000000000CF800000783FFFFFFFBFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFDFFF4600000000000000000039C00001C3E3FFFFFFEFFFFFFFDFFFCC000000000000000000EF010003E3F7FFFFFF3FFFFFFFDBFE880000000000000000033E08000FEFFFFFFFFDFFFEFFFFCB648800000000000000000C78080003EFFFFFFFE7FFFFFFFF4E0638000000000000000011E0000003FFFFFFFFBFFFFFFFFF4E060000000000000000006780000001FFFE3FFEFFFFFFFFF40E001000000000000000019E60000000FFF0FFFBFFFFFFE3F406001000000000000000063C0000000FFFF0DFEFFFFFFFE3780000000000000000000018C00300009FFFF81FBFFFFFFFFF30000000000000000000002100000000FFFFFF1CFFFFFFFC3F00000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000C6380001FFFFFFFFF3FFFF7FF81F000000000000000000000319F80001FFFFFFFFDFFEDF3FFC1C00000000000000000000040E7801F03FFFFFFF7FFFFF7FFC00000000000000000000000872701FC031FFFFF93FFFDE3FFF000000000000000000000003FF98E000030FFFE73FFD8E3FFF00000000000000000000001E7F8F80000787FFBC3FF88E1F2100000000000000000000006F3FC200000787FCFF00B80E1E2000000000000000000000009C1FE000001F8FF3F900B806040000000000000000000000033D1F180000371F8CFC0098000000000000000000000000000C3B1F4F0000D8003E780000000000000000000000000000003009B;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a86 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a86 ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29 .lut_mask = 16'hDAD0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \u_data_generate|data_display~14 (
// Equation(s):
// \u_data_generate|data_display~14_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout )

	.dataa(gnd),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~14 .lut_mask = 16'hCCFF;
defparam \u_data_generate|data_display~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N31
dffeas \u_data_generate|data_display[14] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[14] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \u_vga_contro|vga_g[6]~6 (
// Equation(s):
// \u_vga_contro|vga_g[6]~6_combout  = !\u_data_generate|data_display [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|data_display [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[6]~6 .lut_mask = 16'h0F0F;
defparam \u_vga_contro|vga_g[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N5
dffeas \u_vga_contro|vga_g[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_g[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[6] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000003;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFE000000000000000000000000000000000000000000001FFFFF800000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000003FFFFFFF800000000000000000000000000000000000000000FFFFFFFFE00000000000000000000000000000000000000003FFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFC00000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFE0000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h0000000000000000000000000000001FFFFFF01FFFFFFF80000000000000000000000000000000007FFFF00003FFFFFFC000000000000000000000000000000001FFC000001FFFFFFFE00000000000000000000000000000001FF800007FFFFFFFFFF00000000000000000000000000000007FC0001FFFFFFFFFFFF8000000000000000000000000000001FC0000FFFFFFFFFFFFF0000000000000000000000000000007F0000FFFFFFFFFFFFFE000000000000000000000000000001FC000FFFFFFFFFFFFFF800000000000000000000000000000FF0010FFFFFFFFFFFFFE000000000000000000000000000003FC003FFFFFFFFFFFFFF80000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h1BE0000360F00000000000000000000000000000000001FF003BFF000700800000000000000000000000000000000007FF807FFFFC070000000000000000000000000000000000000FFF807FFFFFFF00000000000000000000000000000000000007FFC6FFFFFFFC000000000000000000000000000000000000001F00FFFFFFF8000000000000000000000000000000000000000105FFFFFFF0000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000003FFFFFF000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000FFFFFF000000000000000000000000000000000000000000007FFFFF00000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000001FFFFFF00000000000000000000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000FFFFFC000000000000000000000000000000000000000000007BFFFC0000000000000000000000000000000000000000000073FFF80000000000000000000000000000000000000000000001FF98000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h0000000000000000000000000001FE000000000000000000000000000000000000000000000001FC000000000000000000000000000000000000000000000000C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0000000000000FE0103FFFFFFFFFFFFFE000000000000000000000000000003F81F81FFFFFFFFFFFFF000000000000000000000000000000FF07F8003FFFFFFFFFFC000000000000000000000000000003F007F40C3FFFFFFFFFE000000000000000000000000000001F801FFE183FFFFFFFFF8000000000000000000000000000007E001FFFFCFFFFFFFFFC000000000000000000000000000001F7FFFFFFFFFFFFFFFFF0000000000000000000000000000007EFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFFFFFFFFFFE0000000000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000001FF03FFFFFFFFFFFFFF80000000000000000000000000000007FC3FFFFFFFFFFFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000007E7FFFFFFFFFFFFFFFC0000000000000000000000000000001FDFFFFFFFFFFFFFFFE0000000000000000000000000000000FFFFFFFFFFFFFFFFFF80000000000000000000000000000001FFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFC000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000001FFEFFFFFFFFFFFFFFC0000000000000000000000000000000FFF7FFFFFFFFFFFFFE00000000000000000000000000000003FFF7FFFFFFFFFFFFF80000000000000000000000000000000FFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFF000000000000000000000000000000007F9FFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFF3FF000000000000000000000000000000007FFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFF000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h000000000003FC7FFFFFFFFFFFFFC00000000000000000000000000000000FE07FFFFFFFFFFFFE000000000000000000000000000000003F007FE0FFFFFFFFF8000000000000000000000000000000007800FE0000FFFFFFE000000000000000000000000000000000C0007000000FFFFF8000000000000000000000000000000000000000000007FFFC0000000000000000000000000000000001000000000007FFF00000000000000000000000000000000006000000000007FFC0000000000000000000000000000000000C000E0000008FFF00000000000000000000000000000000003C000B0000027FFC0000000000000000000000000000000000FF00;
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 .lut_mask = 16'hBA98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a87 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a87 ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31 .lut_mask = 16'hBBC0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \u_data_generate|data_display~15 (
// Equation(s):
// \u_data_generate|data_display~15_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout )

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~15 .lut_mask = 16'hAAFF;
defparam \u_data_generate|data_display~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N19
dffeas \u_data_generate|data_display[15] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[15] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \u_vga_contro|vga_g[7]~7 (
// Equation(s):
// \u_vga_contro|vga_g[7]~7_combout  = !\u_data_generate|data_display [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [15]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_g[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_g[7]~7 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_g[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \u_vga_contro|vga_g[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga_contro|vga_g[7]~7_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_g[7] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hF3EF9870000169182F2C06DFD4A2F4E0DA7B044000607FE80707F627900006444ACFEC64F825D65E21470226080067FF1E6671689E000B10B02089E02E7702C39032BDC33EA800606F08F1868F7C0003440F1C200C2DC9A6C3E77A9E51FE9CB1DFF42B918101FC0C02ED28FCFDC46BC1BB2E2C617E2FFC1C21FFEF631803DFF01003F39FF472D8FB62643190D7827EF75C09F7CF127FF39C02FC30EE8E3437161E89F894E41F1A500F5C0FF7EF161F4F70003EDC1F8814B5DF2C4D83AA2DE5D9DDF81C1FF47707F61CC002F5B4B65FA580251AC5D7B552812F40009C17BE20BD6639C002F33B4D9F43000DFDEDE16576237701C0DF87BE200E71C308CBAEA5F8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hE6EE800E9C00832E8CEC04E2D41BC7F6717FF38F031C87C19E77900004C1C52853E18C34271415EFF80077F67801C116929110000074C978EF0CC82455565C37C7F8001389E008C9C82F60100001C4320D56D957D3DC1B0FFFE7EC000077001F782D20A780101F94BD20355BF91C3C108E7F87EE00018C0F9FE34DCE97DE2CB51653D0357CE2BDB5EB00079FFE003F3803DF23EC8676F4AC34D24B7881E102B8761A1603DFFF607C7801D461FA332E0A586671C66CCCAF1C70E3086FE0EFFFE00FF7F307F39DE18AE122CE9A07F11FE710218AC0FFD8EFF5FC0FF8002B3F0E8E0C1F514F60576607FF200B9AC3DEF8FC4FFEFFF33CC1EAE3F3C9DFFDEA5249C6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hD7FEB00B96078078FFF000FFF0CD51DDB21C0239D802CF2E60DF8E9003240780787C4003FFF203B05F7A2185D4C98537DF5FFF0E50175A17806878007FFFE31A2C7171DECEB6E00DD1E4D70E0349B75E1F80043001FFCFF943A8EECDBF36CC7011DF57D7060B1F9C6E5F82063007FFFFFE1B8D09097E7B66CC4F61F8362301079FC5CF8F46803FFF3FF455766FE57CDF74AA1D33F7B002BF1FFE90FBDC0683FFFFC0C8C01B5EC5682272DB7CD9F461C0BC9FFE91FBDC0303FFFF1C92E2BDE5E38F74114ED5DDCA11C87CEFDF9FEFF80203FFF3330A8893FEE06B1000E317D4E2100CFCED870FCFF80007FFF3CDE7D6A09F067A5C44B9A7C3030C0FEDE8061FCF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hF00007F3FE17DE5EB6E7E19B22277ACCCCFF620FC9C802BFC7E00007FFFD4A652189EDEFBBD4A9F2C01E3FAA3D880800A387E00001FFF676C8CEDBBF804D651AE9501E3FD3F9820801A007E000007FF735E0D355FD3F758F1819821E780FF8B01805A000C060001FF4A6484628004157ED2800271CF00FF08030C1E0000020E0107CBB70E521C018D2DDB800771E0DEF040073EBD0000000E003295EE85DEEEA017FD60CE47F1E1DFE0E0CF366D000100CE060BAA3E30666628D02236FF47D97BFB80E6FF7F5D0007BFC63F7BD424108E7DBA2FBB83FF679F1FF100FFFFFF5B000F9FC63923990D6F4881987752367FFD8F0FC031F99FFF9BE00E9FE31004E98;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFE360C0FFC687803FC3FF98DC69FAF8CCC0FF00007100FC7FFF816041FFC683003F9F007F4FAFF8F84D80FF00000000FC3F3C012001FFC683001F9E262767D878F84D00FF000000479E7F8003E1094B800000FCE7FF0F12B1A262D460FF0000002EFEFE8000F003298000C0F88FFFC0D697E0AA9C60188020003EFCDE800CF387392020C0E33CFFF0A363958B9CE0188000003F6F8E001D9103C87C33C0CEF007FE1C3A3597BCE000800000213F8F000BE103887E3FC0318000FFDA0931F7B9E40080000020068F007ADD075866FFC3C700003F84B91DB389E40080000020FEC000FBDFAB7977CE0C1C000007C2E99553CBC6008000003018E000F4DFDAD9F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hF4C3A30000001F17FEBF5CA068180800330717F007ACFB2A7DB3064C0000000FE75BA653558818000003BFF99015BC73799B2FFC9800000000E4EBCC0E4587C0000207FFE3E017B066D7FA87C37000000000E9C0AE2F5503800000067DE7ED0780E79469476CE0000000000BBA532FD4638000007037B7E40C13ED95F7B9B700000000023E10DD808460000008F077FDDCCC63EFABE67A4E000000019743880651071000000CF3FFF81F8C43E5C94B7570000000007A58ECABF1A7A000002C03F0FF9E0BB7B060E084F00000000BD93BEA43E407980000280DF9BDF08F9FFF0AF8FA000000C83479FEBD42E3A738000020F1F999F7B13F8282AFF400000811D0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h21B125040EA73000003101FDC086786922037DC800000002B9008D5B5944A96000003303FCC0F6606B6BD8243000000018F610377EE2E28B5600007393EE49F630CB40EAB620000000ACFEE7EDB34D298FF000004233EE08003383258500C0000002FAAE4E6AF87B2DCCF000000F13E6320187306FC587C000001A83FBEF701ABF61EC9000000FF766363E876C938E6C0000006017EC69FA8C7FB9F49000000079E9C33006F8FE1D90000001CFF7C402E0A89BEDC990C0001FF99980003C0D865400000000850C1F2043EFAAEBC99E08418C7F998000FC0107AB80000848AE0C60A80377109BC81000042F7FFC0031E00104D400000170372231138329B38040;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h1000067CFFFE4033C00E6B18000193B43AF4D7C9A3C84290C030000008FF87403F801EFC60000001A449FB625CB22BE729807003000FFFEE407E033EF3A00003A5C3F7B8F1F2B7B0C52B80F003119FFFFE007807F188200003C5086B00F1FD0F1D38F680F00319FF9FF3E07D89F27C00000E555D034013D1B9C12DD3A87E00099FBFFE0E78088CF0000024C4A7799237FB6B168D0248780989FFFFF60F7F8933800003B0F8D8433FFE1BC4BF5CB1686809899FFFFF07F8124E00000B5B5B83E6380273B9735F49C868099FFFFC304BC01F9800001F1C2C04E98FC705C2C5D009886801D83FFC10FBC82F7000004613FFA3967FC3A1B961B91BAC6000E00FF80F;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h1C448458528BC3E3FF88E07C03BB19EFF96E00C9EE31133E88BB46DDC2154B0E670F00033E0FF00000606FE1F7F621BBF67E68C0EB35FE7A1E400E0007803FF00000606FE3FFC631305C90985FD5824CC77E4000070FC1FE000000607FFFFFC6312A97B3431FDF5B938FCE18000F9FCFF8002C08607FFFFF8319BBA8CADA21911784A7C01C00EFFFCFF0003C0820FFFFF80B19876E6F50AC10F811E2703FFFFFF07F80043C0801FFFFF00A59868C33BBB1A716C659C1FFFFFCF07E00047E7803FFFF0008598731CEB316034756E961F78338007F00047FF80FFFFE0008D98F89B5431DE1202041E7EFC0786010000E3E7F4FFFF80008D9901FFD48E9317ABF83;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hC03F0038000000FF7FFF5FFFF0000C606A91E0234561AC77EFC0360C00000001FFFFFE1FFFF0000C666F100A1E95587DCFFFC0F00003000001FFFFFF2FFBF0000C6F670005E08AAAB2CFFFFF0800010E003FFFFFFFEFF1F0001E6F468004EC730950EFFE0E0000E38E0DFFFFFFFE6FF8C0003676062003D785A4803FE80C1803FFCE1FFFCFF7E66FF88000F67000600E97E5D5D40380003503FFE87FFFFFF3C66FFC000FF7780008091C1D0268E03008A22FFCFC7FEFF8F9279800001FF778020C02B9F05773E070009A7FFCFFFFCFFFF8F79800003FFFF800560B559EA3FFF0F801C6473C07C00E0F70FF9800007FFFFC00580CDAEDC9B07BFF07EE40380380;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000E31EE000000FFFFFC02148F27258708FFFFC7FFC0100000000F6380000003FFFFFC061583F10C95027FFFF07FC00000000001C30000000FFFFFFC0E65CE3024D52963F1F27C40000000007000000200FFFFFFFCCE7D48EFE92C2221C0787C60000000007FE0400600FFFFFFFEC676EFAC003DCE37000FF840000000007FE830380FFFFFFFFEE7EA6FCC00187E1E0001FC40000000007FE878300FFFFFFFFFFFFD3FFF00000F000000FF8010000000FFEFFC000FFFFFFFFFFFFB3FFF80000E000000F0003FF00001F7EFE000FFFFFFFFFFFFFA3FFFCC000000000000003FF000019FFFE03FFFFFFFFFFFFFFC3FFFCE0000000000000000000001BCFFC01FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFEFFFDEE38C0000000F00800000000FDFF803FFFFFFFFFFFFFFEFFFFFE78FC000000001C000FF0000F9C00FFFFFFFFFFFFFFFFFFFFFFFDFF01F000F83FFFFFF00001C00FFFFFFFFFFFFFFFFFFFFFFFFFFF83F001F83FFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC7F00FFC7FFFFFFFCFC8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 .lut_mask = 16'hD9C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33 .lut_mask = 16'hDDA0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \u_data_generate|data_display~16 (
// Equation(s):
// \u_data_generate|data_display~16_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33_combout )

	.dataa(gnd),
	.datab(\u_data_generate|pic_area~combout ),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~33_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~16 .lut_mask = 16'hCCFF;
defparam \u_data_generate|data_display~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N17
dffeas \u_data_generate|data_display[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[0] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \u_vga_contro|vga_b[0]~0 (
// Equation(s):
// \u_vga_contro|vga_b[0]~0_combout  = !\u_data_generate|data_display [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|data_display [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[0]~0 .lut_mask = 16'h0F0F;
defparam \u_vga_contro|vga_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N19
dffeas \u_vga_contro|vga_b[0] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[0] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFE060000039787FC003FF983F58204800C000FFFFFFFFFC7FFF80600000397CFFC01FFFFF3F182248818000FFFFFFFFFC3F3C00600000397CFFE01FD9FF1F48A248810000FFFFFFFF9E7F8000E108847FFFFF00F800FF0EAD4850000000FFFFFFFEFEFE8000F000C67FFFFF00F0003FCECD4A104000E77FDFFFFEFCDE8000F000C6FFFFFF03C0000FEF4B6A104000E77FFFFFFFEF8E0001F00007FFFFFF0F000001F3126A084000FF7FFFFFFFFF8F0003E00007FFFFFF3E00000039206E084000FF7FFFFFFFFE8F0003C00087FFFFFCF80000007DA14E4C6000FF7FFFFFFFFEC00003C02487FFFFF0E00000003E744E6C2000FF7FFFFFFFFFE00007C07407F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hF7FC3C00000000F3224EE21007E7F7FFFFFFFFF0002C0B457FB3F870000000001C6F19EEA807E7FFFFFFFFF990023C03067BAFF0E0000000001D4F79BFB8083FFFFDFFFFF3F00030060EFA87F3800000000002567ABF280C7FFFFFFFFFF7FC0000060E68078F000000000001EC86BFA86C7FFFFFFFF7B7FC00000C1FF0BE38000000000001FC8693F86FFFFFFFFFF7FFFCC0600E0AE2FC70000000000180755252780FFFFFFFFFFFFFFF80600429CBF98000000001D4C018FF53581FFFFFFFFFF0FFFE03E0419860B70000000006B9B413BF43F807FFFFFFFFF9BDFF8F807EFBF90C0000000010C61A0118FAF807FFFFFFFFF999F7B10061FBAE1800000000CC;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hCE493A8C0BF80FFFFFFFFFFDC0867016D1FAFE100000000603FF7250E741F01FFFFFFFFFFCC0F66014903A78200000000BEFEFF89C51E3F029FFFFFFFFEE49F600349F1B67C00000006D7FFFE6663CEEF00FFFFFFFFFEE0800007CDBFDEF0000000186EFCE6F0606EAF30FFFFFFFFFE6300180CFF1FB180000000943F7FF77E984E6D36FFFFFFFFFE6303880836DF97000000029FFFFFFFEF6CB86DB6FFFFFFFFFE9C030010709E0C000000091FFF7FFFBF3800FF66F3FFFFFFFF9800003F201A780000005ADFFE02FFB8FBF85F661F7BE7FFFF9800003FE000C000000357FF07F1804800175F7EFFFFFFFFFFC00001FFE00D8000000DBF83C3E30731E3DE67F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hEFFFFFFFFFFE40003FF06BE000000703DCF8E7D79EDC7826FFCFFFFFFFFFFF40007FE0FF800000127E81F382039AC3EF0FFF8FFFFFFFFFFE4001FCC0FC0000004F9347C0F00E6330061FFF0FFFFFFFFFFE0007F801F40000014DB443000FFCA2E0EF06FF0FFFFFFF9FFFE0027603800000042451FF3FFFD098654402FF81FFFFFFBFFE0007F70F000008081D37F87FFFF8F6C50582DF87FFFFFFFFF60000763C00000025743000FFFE18146E32B1FF97FFFFFFFFFF0007E070000000395D5C01F80276F95CE579FF97FFFFFFFC30480FEFE0000002E6D358078007FB1143ECC9FF97FFFFFFFC10F807CF8000002BC600DC6E00042A32FE7F33DF9FFFFFFFF80F;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hF0001F800000F83FE0BFFE2018DFCACE5DA3F7BFFFFFFFE807000838000003465908301C003786B27803F3F7FFFFFFFF1F0679E0E000000466BF0E201907D92021FFFC03FF7FFFFFFF0000008F80000C125BE02FFFEB41C2E24374EE01FF6F7FFFFC0000011E0000012F4FF0FE38174F30C9D55CCE4FFFEFFFFFEF000003E0000002E99FF8733004EF9496ADFC4C5EF7EFFFF7CF100003E0000014618E383FF9E069DC82CFE7C0D00FEFFFF7EF10600F80000064D04818C23F3FD5B79DC1F8FCDDFFEFFFF47700001F0000030186DFB9001313D5A78072FFB17FFF6FFFBE2083903E00000A0DBC7F12000481F7C6EB827DF98E3F2FFFBE200181FC00000A26AF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hDF0F0007BE4397BB20BC585083EFFFF6710003F000001992D40FE00000ABD19700FE7C48E063EDFFF80000078000027FA31A00000000A6287BF7FD5C7E2663CFFFF800000E000004093F8E80000042A62319DFBA8FF9ECF00FFFEC00007800002639E0C140000FBDD3A8DBA40003C5E4718F8FEE0001F00000886FC0E84010430D0C3DB38C0000380CFFFF8FFE003FC0000231D78879D16031C63418FE1D0000781DE9FFCFFF607F80000B78E20C3FF5289D27FFAFF7D31000E91F901FEFFFE0F000002B46E01E02E1B1FE57F5FFF013100183FF002FEFF7FCF000008AF5F1FFF00F9F3EE9ECE9F003000B93FC000FFFFFFF00000226A31FF3CE300E19B69C39;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hE002000B9FF8000FFFFFFF0000025B1E0E0003E7C80CCA4F9FE00200033FF8000FFFFFFC00002B25EF861E79CC278E0CFF80000240176DE8000FFFFF80000049A831833FCC8DD008967C90000349B769E0000FFFFE000001196F6F0C9F04C530172973E0000B1F9C79A0000FFFF800000661E27E0F5E01F34063FFF7C0000B1F9FFB30000F7FC000000DB67021F8DC2710E3C4CFF84000BF1FFEFF00000F7C0000091633FB3F0722FB74002807F801C0BF9FFEFE00000FFC000000296F0F9EE57AC98C803803FC01C87FFFFFF000000FFC0000031324BC00E6F8BF9845E803FC000CFFFFFFF000000FF8000003AA18CF0006F93D0A9F1800FC0C0FFFFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000FF800003104D321181F869047C1300C007E0FFFFFFF4000000FF800004418011013E078B0B801001E00363FFFFFFF4000000FFE0000E8AA2F13C9CFCB219100201E001FFFFDFFFE4000000FFF8000BCEB828601535C8F5800021E000FFFCFE7FE4000006FFFE009F1912EF00FD71FF80800271C000FFFFFCF3E0000002FFFEF81F8B8121E077A7CCF3800771E0DEFFBFF8C141000000FFFFCD71E2C281F05E07B3C0CE47F1E1DFFF1F30C181000100FFFFF511116219FF8DC40D06FF47F9FBFFFF190080810007BFFFFFFFB71485E9FDCDE03303FF67FFFFFFFF00000083000F9FFFFFFDAF0703AF7E255F8387FFFFFFFFFFCE00000003E00E9FFFFF84D40;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0988F3E72B53F3FFFFFFFFFFFC400000006E00C9FFFFFF03906BD06A14F617FFFFFFFFFCFFF0000000006FE1F7FFEFF20A8899540C4E6907FFFFFFFFF87FC0000000006FE3FFFFFFE3FDE8F8CAA1F435DFFFFFFFF8F03E00000000007FFFFFFFFFEFBEAB278AA1725DBFCFE7FFF0603000002C08007FFFFFFFFFFF353F78349551609FCFE3FF10003000003C0800FFFFFFF7FFFEE7FD7439DA75001FFFC00000000000043C0801FFFFFFF7BFFF8C49BC04041A29E63E000000000000047E7803FFFFFFF7BFFF3346BC2248E45F161E000000000000047FF80FFFFFFFF73FF788BC1C0BE24D9FBE180000000000000E3E7F0FFFFFFFF73FF80FFF8F1B0243807C;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h3FC00000000000FF7FFF1FFFFFFFF39FFE1FFD23B315D708103FC00000000001FFFFFE1FFFFFFFF39FFF1FF510F33F6730003F000003000001FFFFFF3FFFFFFFF39FFF1FF90F0668523000000800010E003FFFFFFFFFFFFFFFE19FFF9FF91F8EC3701000000000E38E0DFFFFFFFFFFFFFFFFC98FFFBFFFB7FC68000000000003FFCE1FFFFFFFFFFFFFFFFF098FFFFFFD57FC3E500000000903FFE87FFFFFFFFFFFFFFFF00887FFF7F7465CE348E030089A2FFFFC7FFFFFFFE7FFFFFFE00887FDF3FE45F8F553E07000827FFFFFFFFFFFFFF7FFFFFFC00007FFB9FDC9B92BDFF0F801C67FFFFFFFFFFF7FFFFFFFFF800003FFBFF282E5E3BFFBFF07EE7FFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFE3FFFFFFFFF000003FDF770C306EF2FFFFFC7FFFFFFFFFFFFFF7FFFFFFFFC000003F9F67C04C37D23FFFFF07FFFFFFFFFFFFFFFFFFFFFF0000003F19631C71FFD21E3FFF07C7FFFFFFFFFFFFFFFFFFF00000003318EB710FABC03E1FFF87C7FFFFFFFFFFFFFFFFFFF00000001398F1053FFFFCFF7FFFFF87FFFFFFFFFFFFFFFFFF00000000118179033FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF0000000000005C000FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF0000000000007C0007FFFFFFFFFFFFFFFC00FFFFFFFFFFFFF00000000000007C00033FFFFFFFFFFFFFFC00FFFFF9FFFFFC000000000000003C00031FFFFFFFFFFFFFFFFFFFFFFBCFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000001000211C73FFFFFFF0FF7FFFFFFFFFDFFFFC0000000000000010000018703FFFFFFFFE3FFF00FFFFFFFFF00000000000000000000000200FE0FFF07C000000FFFFFFFF0000000000000000000000000007C0FFE07C0000001FFFFFFF000000000000000000000000000380FF003800000003037FF800000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a73 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a73 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .lut_mask = 16'hF388;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \u_data_generate|data_display~17 (
// Equation(s):
// \u_data_generate|data_display~17_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~17 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \u_data_generate|data_display[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[1] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \u_vga_contro|vga_b[1]~1 (
// Equation(s):
// \u_vga_contro|vga_b[1]~1_combout  = !\u_data_generate|data_display [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|data_display [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[1]~1 .lut_mask = 16'h0F0F;
defparam \u_vga_contro|vga_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \u_vga_contro|vga_b[1] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[1] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h0FFFE00000002C70106001FFE0F8412E4BA3F7F000000017F8FFFFC00000011717F01003FFC7F181F97AA3F7F0000000E0F9861F0000000D7B3FF01FF8F81FE97FF80243FFF0000000FFFFFF700000003593FFD0001731FED2FF50D041FFF0000003FFFFFEE0000000918FFF000000CFC821FD00304FFFF0000010FFFFFC000000065D9FFF8C00001FF3896200305EF7F0000830EFFFFC00000002DF8E3FC0000019C479E00033D00FF0000810EFFFF000000028BFC81F0000C03270757E001FDDFFF0000B88FFFFE0000000A129DFBE000F13CD88758D003F7FFFF00041DF7FFFC0000006AE23FF1C000C7E11B9FC1C007FFFFFF00041DFFFFE00000018B8C0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h3FF000027FCC6F8412039EB0FFF000098EFFFC0000004BE3180000000263CE758C00038EE07FF20007FFFFF80000012F3C1C000000026017FC00000386067FF00007FFFFF0000004CDC00F0000003E6E3F40280280000FFFF00013FFFF800000133E1F018000007C4FD9800000000407FFF07011FFFE0000005C503F0060000F033FFA400000003C0FFFF07001FFC000000161787F801E1FCC31FF37000100007C1FFFF030009F8000000522FDFFC001F8FCEFFF5000031000ED1FFFF010001F0000001604FFFFFD1E3001CFF200000310018BFFFFF01008030000005E39FFFFFFFFE0FE19F8100003000B9BFFFFF000000000000150D3FFF3CFF00007F6A000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h0002000B9FFFFFF0000000000005021FFE0003E03800CA8000000200033FFFFFF000000000001649FFFE0001C3E0700C0000000240177FFFFFF000000000001C3FF1FF003083CFF0300310000349B77FFFFFF0000000000049B02FF380F8C30FE1408000000B1F9C7FFFFFF0000000000323003FF0C1FDF13F86000000000B1F9FFFFFFFF000000000089C701E0033F96D9C1800000000BF1FFEFFFFFFF0000000002A2BFB000719FDFDA060000001C0BF9FFEFFFFFFF000000000284BFF80E7063F73C180000001C87FFFFFFFFFFFF000000001B3C88000E6078E85C2000000000CFFFFFFFFFFFFF0000000056C1F000006070D89A00000000C0FFFFFFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFF00000000497DFC000007E707FC0000C007E0FFFFFFFFFFFFFF0000000125081E0001FF870BB00001E003E3FFFFFFFFFFFFFF0000000A6368FE3FBFFC8E19400001E001FFFFFFFFFFFFFFFF0000000B90683180333438F4800021E000FFFFFFFFFFFFFFF90000000DFE18B00003F3FF94800271C000FFFFFFFFFFFFFFFD000000227C0A40000FE30CA3800771E0DEFFFFFFFFFEFFFFFF000000B61D0300000E8C3280CE47F1E1DFFFFFFFFFFEFFFEFF000003940CC1800060B30A06FF47F9FBFFFFFFFFFFFEFFF84000000520089810025F602B03FF67FFFFFFFFFFFFFFFCFFF06000001438004C10007C8FA387FFFFFFFFFFFFFFFFFFFC1FF160000053100;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],
\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 511;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 9;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 18;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00028000A00028000A00028000800020000A00028000A00028000E00038000E00038000C00030000C00030000C00030000C00030000E00038000C00030000A00028000A00028000A00028000A00030000C00030000E00039000040001000240009000040030000C00038000E00001000240001000240011000040001000240001000040009000440011000440011000640019000440011000640019000640021000840019000640021000640019000840021000640019000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h640019000640019000640019000640019000640021000640021000640019000640021000840021000840019000440011000440011000240009000240009000040009000240001000040009000240011000240001000040009000440011000440021000C40031000C40029000440001000040001000640029000640030000040011000640009000E00011000440001000440038000240038000440009000E00009000240001000440009000040001000240011000240001000C00030000E00001000040001000040001000000000000000000000000000000000000000000024000200011000D0000B00004000C000840007000000033000B800220001C000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h0000000000000000000A00028000A00028000A00028000800020000A00028000A00028000E00038000E40038000E00030000C00038000E00030000C00030000E00038000C00030000A00028000A00028000A00028000A00028000A00030000E00039000040001000240009000040030000C00038000E40001000240001000240011000240001000040001000E400010004400110004400190006400190006400190006400190006400210008400190006400210006400190008400210006400190006400190006400190008400210006400190008400210008400210006400190006400190008400210008400190004400090002400090000400010002400010;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00040001000040000000000001000040009000240001000040009000240009000440021000A40031000C40029000640011000E00030000440021000840038000E00009000640011000E00011000440001000640038000240038000440011000E00009000240001000440009000040001000440011000240039000C00038000E40001000040001000040001000600018000600018000600018000600018000800020000800020000800020000800020000800028000A00028000800020000800028000C00030000C00030000A00028000A00030000A00020000800020000A00028000A00028000C00038000E40038000E00038000E00039000E00038000C00030;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h788F000BF3E3F3FFFFFFFFFFFFFFFFFFFF91FF3600000AFD406CCF71838B5FFFFFFFFFFFFFFFFFFFFFFF901E08001009FCC002CC007B847FFFFFFFFFFFFFFFFFFFFFFF901C00000017FE360EC67606FD3FFFFFFFFFFFFFFFFFFFFFFF8000000000187F7A6586777E5E7FCFFFFFFFFFFFFFFFD3F7FF8000000000076D3C7C2C649CFF7FCFFFFFFFFFFFFFFFC3F7FF000000000000121FF82419AB1FFFFFFFFFFFFFFFFFFBC3F7FE0000000000007288400C33B7FFFFFFFFFFFFFFFFFFFB8187FC000000000000CCB1400E773EBFFFFFFFFFFFFFFFFFFB8007F00000000000007745E007EEFE7FFFFFFFFFFFFFFFFFF1C180F0000000000007F00BF0070D7C7FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFF008000E0000000000001E004DC0F0FF8FFFFFFFFFFFFFFFFFE000001E0000000000000E0006F0F0618FFFFFFFFFFFCFFFFFE000000C0000000000000E0007FFE178DFFFFFFF7FFFEF1FFC0000000000000000000006002FFFE3F0FFFFFFFFFFF1C71F200000000000000000000004003F7FC1FFFFFFFFFFFFC0031E000000000000000000000000001D7FC08AFFFFFFFFEFC00178000000000000000000000000004C25C1EB71FCFF77DD0000380000000180000000000000000014FF80EAC1F8FFF7D80000000000000080000000000000000005BB8C0200F07FE39800000000000800000000000000000000190E18C400400F81180000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0001C000000000000000000800030318D0000038000000000000008000000000000000000800031002DC00000F800000000000000000000000000000000800001A02DE1C000F838000000000000000000000000000000000010443FC1E00078380000000000000000000000000000000000000003008000007800000000000000000000000000000000000000000000000038000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000004300000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h0001F9FFFFFFFFFFFFFFC0067FFBFDFB7FF3F00000000000380007F9FFFFFFFFFFFFFE00000FFFFDFB7FE7F000000000003C0C3FF9FFFFFFFFFFFFFE00000FFBFDFB7FEFF000000000061807FFF1EF7FFFFFFFFFF000000FEDEFFBFFFFF000000000101017FFF0FFFFFFFFFFFFF0000003EFEFFFFFFFF000000000103217FFF0FFFFFFFFFFFFC0000001F7AFFFFFFFF00000000001071FFFE0FFFFFFFFFFFF00000000F2BFFFFFFFF00000000000070FFFC1FFFFFFFFFFFC00000000739FFFFFFFF00000000000170FFFC3FFFFFFFFFFF0000000003B9DFFFFFFF0000000000013FFFFC3FDFFFFFFFFF0000000001FCDFFFFFFF0000000000001FFFF83F8FFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hF7FFC0000000000FEFF7FFFFF00000000000000FFFD3F4FFFFB3FF800000000003AFBDFFFFF00000000000066FFFC3FCFFFBAFFF000000000003AFFDBFFFF000000000000C0FFFCFF9FFFA87FC000000000001B6FEBFFFF000000000000803FFFFF9FF6807F00000000000001ED6BF7F9000000000084803FFFFF3FEF0BFC00000000000000ED6937F90000000000800033F9FF1EBE2FF80000000000E000F5253FFF0000000000000007F9FFBE9CBFE00000000003F6007FB52FFF0000000000F0001FC1FFFF8E0B80000000001A9E804FB42FFF000000000064200707FE1FBF9F0000000000D401702E8FBFFF0000000000666084EFFFFFBAFE00000000036;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h0003406C0BFFF000000000023F798FFFFFFBFFE000000001A80000C01F41FFF000000000033F099FFFFFFBFFC000000006A00000380FE3FFF00000000011B609FFFFFFFBF800000000190000180E03EFFFF00000000011F7FFFFFFFFFDF000000000551031900581EFFFF00000000019CFFE7FFFFFFFE0000000076C00008809A3E7FFF00000000019CFC77FFFFFFF800000001A8000000106B787FFF000000000163FCFFFFFF7FF00000000440008000403A007FFF000000000067FFFFFFFFFF800000003C2000020040FB407FFF000000000067FFFFFFFFFF00000000D80007FF800000417FFF00000000003FFFFFFFFFF2000000032003FC00FF3003F067F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hF00000000001BFFFFFFF9400000000A01F00F83F81C07F46FFF00000000000BFFFFFFF000000000EA0F1FC020079E3E8AFFFF00000000001BFFFFFFF00000000229C7800F001EFD008CFFFF00000000001FFFFFFFE00000000EDC7830000039F0030E6FFF000000060001FFFFFFC00000002A661FF00002F80227BF2FFF00000004001FFFFFFF00000001A9637F8000007FE49FBFADFF00000000009FFFFFFC00000006857F0000001E7EC8FFF51FFF00000000000FFFFFF8000000129C0C00007FD89081FFBD9FFF000000003CFB7FFF000000006C580C0007FF800317FFFC9FFF000000003EF07FFF00000001B10004001FFF828719FF4B3FFF000000007F0;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \u_data_generate|data_display~18 (
// Equation(s):
// \u_data_generate|data_display~18_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~18 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \u_data_generate|data_display[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[2] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \u_vga_contro|vga_b[2]~2 (
// Equation(s):
// \u_vga_contro|vga_b[2]~2_combout  = !\u_data_generate|data_display [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [2]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[2]~2 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \u_vga_contro|vga_b[2] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[2] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h0000000000001BA0001FFFFFFF07C01197DC08000000000000000000000000C860000FFFFFF80F80067DDC0800000000000000000000000303C0000007FFE0190003FFBC0000000000000000000000000C1C00000000FE0132009F3FBE00000000000000000000000071F0000000003007E0027FFFB0000000000000000000000001CE6000000000000F801BFFFFA108000000000000000000000E1071C0000000063C000FFFFC2FF0000000000000000000001B2037E00000000FF0027FFFE02200000000000000000000006E3020400000EC3D8009FFFFC0800000000000000000000001903000E00003FFF1800FFFFF8000000000000000000000000640F0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000001FFC0003FFFFFE10F000000000000000000003803E000000001E3C009FFFFFFF11F80000000000000000000E03FE000000001E0000FFFFFFFF9F980000000000000000003B1FFF000000001E1C09FF7FD7FFFF00000000000000000000ECFFFFE00000003C006FFFFFFFFFBF80000000000000000003B9FFFFF800000FF0003FFFFFFFFC3F0000000000000000000EE7FFFFFE00003F000DFFFFEFFFF83E00000000000000000031CFFFFFFFE0703E0007FFFFCEFFF12E000000000000000000EF8FFFFFFFFCFFFC00BFFFFFCEFFE7400000000000000000039C1FFFFFFFFFFFE060FFFFFFCFFF464000000000000000000CF03FFF3CFF00000093FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFDFFF4600000000000000000033C1FFE0003E007FF34FFFFFFFDFFFCC000000000000000000EF1FFFE0001C01FFFF7FFFFFFFDBFE88000000000000000003BCFF1FF0000803FFFDFFFEFFFFCB648800000000000000000C63FEFFF8000C0FFFE7FFFFFFFF4E0638000000000000000011DFFFFFFC001F0FFFBFFFFFFFFF4E060000000000000000004678FFFFFF0017C7FEFFFFFFFFF40E001000000000000000019CC04FFF8F8018C7FBFFFFFFE3F4060010000000000000000678C007F18FE01823EFFFFFFFE3780000000000000000000008C0F7FFF19FF80FC3BFFFFFFFFF30000000000000000000003101FFFFFF9FF02084FFFFFFFF3F00000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000C67DFFFFFFFFE0F807FFFF3FF81F000000000000000000000319F81FFFFFFF80F45FFFFE1FFC1C00000000000000000000060C18FFC07FFC81E67FFFFE1FFE00000000000000000000000BE0183E000F3407097FFFDE1FFF00000000000000000000000E0008C00000F000677FFD8E3FFF00000000000000000000001C000780000060F33C7FF88E1F21000000000000000000000078000000000183CCFF31B80E1E20000000000000000000000098000000001F8FF3F900B8060400000000000000000000000338006000003F1FCCFC0098000000000000000000000000000C3000B00000FC003C7800000000000000000000000000000030180;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h03700007FD0C0C000000000000000000000000000000060180133F800F6160000000000000000000000000000000000800807F3C0F870380000000000000000000000000000000000000407F3E07FF020000000000000000000000000000000000080044E67E077C20003000000000000000000000000000000000E2C0FFDC0418000030000000000000000000000000000000000E00FFDC1830E00000000000000000000000000000000000000107FFFC302000000000000000000000000000000000000000000FFFFE704000000000000000000000000000000000000000000DFFFFE080000000000000000000000000000000000000000007FFFF01800000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000003FFFF0100000000000000000000000000000000000000000000FFFF0080000000000000000000000000000000000000000000FFFE0080000000000000000000000000000000000000000001FFFE0000000000000000000000000000000000000000000001F7FC0080000000000000000000000000000000000000000003D7FC0300000000000000000000000000000000000000000003C65C0000000000000000000000000000000000000000000000CBF80400000000000000000000000000000000000000000000D3B8140000000000000000000000000000000000000000000062E1E8000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h000000000000000000000000000102000000000000000000000000000000000000000000000001120000000000000000000000000000000000000000000000012C000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000084000000000000000000000000000000000000000000000000C4000000000000000000000000000000000000000000000000C60000000000000000000000000000000000000000000000004620000000000000000000000000000000000000000000000003200000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h080000000000000010000000000000000000000000000000004C0000000000000010420000000000000000000000000000045000000000000000100240000000000000000000000000000578000000000000000901400000000000000000000000000097F800000000000000012940000000000000000000000000000F400000000000000001296C000000000000000000000000141D000000000000000000ADAC00000000000000000000000016340000000000000F800004AC000000000000000000000000071F40000000000066300004BC00000000000000000000000004060000000000033FE4001704000000000000000000000000045000000000000D;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFD8013F40000000000000000000000000400000000000067FFFF6000BE000000000000000000000000040000000000019FFFFFD0001C00000000000000000000000004000000000004FFFFFFF4001000000000000000000000000002000000000033FFFFFFF90010000000000000000000000000000000000000DFFFFFFFF6C0180000000000000000000000000000000000067FFFFFFFF92078000000000000000000000000000000000033FFFFFFFFFC4FF800000000000000000000000000000000005FFFFFDFFFF047F800000000000000000000000000000000037FFF8007FFFFF9E80000000000000000000000000000000009FFC000000CFFC1F980;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000000000000000000000006FE000FFFF803F8079000000000000000000000000000000019F01FFFDFFF81C10300000000000000000000000000000001E607FFF0FFFE00FF0100000000000000000000000000000002207FCFFFFFF801FC009000000000000000000000000000001987E00FFFFFF801F800500000000000000000000000000000667C807FFFFFFFE3E000D20000000000000000000000000001B980FFFFFFFFFFC70001E0000000000000000000000000000E6603FFFFFFFFFF8E000660000000000000000000000000001B9003FFFFFFFFFF08001360000000000000000000000000006E4003FFFFFFFD7F00007CC00000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a75 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39 .lut_mask = 16'hDAD0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \u_data_generate|data_display~19 (
// Equation(s):
// \u_data_generate|data_display~19_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~39_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~19 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \u_data_generate|data_display[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[3] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \u_vga_contro|vga_b[3]~3 (
// Equation(s):
// \u_vga_contro|vga_b[3]~3_combout  = !\u_data_generate|data_display [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [3]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[3]~3 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \u_vga_contro|vga_b[3] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[3] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000007C00000000000003FFFE000000000000000000000000000003F800000000000007FFF800000000000000000000000000000FC00000000000006FFFC000000000000000000000000000003E00000000000000DFFE000000000000000000000000000000E000000000000001FFF80000000000000000000000000000030000000000000007FFC000000000000000000000000000001E000000000000003FFF0000000000000000000000000000007C00000000000000FFF8000000000000000000000000000001FC00000000000027FFE0000000000000000000000000000007FC000000000000E7FF0000000000000000000000000000001FF00;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000003FFFC0000000000000000000000000000007FC00000000001C3FFE0000000000000000000000000000001FC000000000001FFFF00000000000000000000000000000007E0000000000001FFFE0000000000000000000000000000001F00000000000003FFF00000000000000000000000000000007E0000000000000FFFC0000000000000000000000000000001F8000000000000FFFE0000000000000000000000000000000FF0000000000001FFF80000000000000000000000000000001FF0000000000003FFC00000000000000000000000000000007FE000000000001FFF00000000000000000000000000000003FFC000C300FFFFFFFC000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000FFE001FFFC1FFFFFFF00000000000000000000000000000001FE0001FFFE3FFFFFF800000000000000000000000000000007F00E00FFFF7FFFFFE00000000000000000000000000000003FC010007FFF3FFFFF80000000000000000000000000000000FE0000003FFE0FFFFC00000000000000000000000000000003F80000000FFE83FFF000000000000000000000000000000007F000000007FE03FFC00000000000000000000000000000001FF000000001FE01FF000000000000000000000000000000007FF0000000007F03FC00000000000000000000000000000000FFE000000000FFF7F000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000003F82000000001FFFF800000000000000000000000000000000FE07E00000007FFFE000000000000000000000000000000001F007000000037FFF80000000000000000000000000000000040007C00000CBFFFE000000000000000000000000000000000000070000000FFFF8000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000007FFF00000000000000000000000000000000006000000000007FFC0000000000000000000000000000000000C00000000000FFF00000000000000000000000000000000003C00000000003FFC0000000000000000000000000000000000FE00;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000003;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFE000000000000000000000000000000000000000000001FFFFF800000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000003FFFFFFF800000000000000000000000000000000000000000FFFFFFFFE00000000000000000000000000000000000000003FFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFC00000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFE0000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000000001FFFFF00007FFFFF80000000000000000000000000000000007FFE00000007FFFFC000000000000000000000000000000001FF800000001FFFFFE00000000000000000000000000000001FF8000000007FFFFFF00000000000000000000000000000007F80000000007FFFFFF8000000000000000000000000000001F8000000000001FFFFF0000000000000000000000000000007E0000000000003FFFFE000000000000000000000000000001F80000000000007FFFF8000000000000000000000000000007E0000000000000FFFFE000000000000000000000000000001F80000000000000FFFF80000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000F00000000000000000000000000000000001FE000000000000800000000000000000000000000000000007FF000003F0000000000000000000000000000000000000000FFF800001F80000000000000000000000000000000000000007FF801801F880000000000000000000000000000000000000001F000003FBE00000000000000000000000000000000000000001000003E7C00000000000000000000000000000000000000000000003CFC000000000000000000000000000000000000000000000018F8000000000000000000000000000000000000000000200001F000000000000000000000000000000000000000000000000FE000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000000000000000000000000000FE000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000001FF800000000000000000000000000000000000000000000803FF000000000000000000000000000000000000000000002803FC0000000000000000000000000000000000000000000039A3FC000000000000000000000000000000000000000000003007F8000000000000000000000000000000000000000000002047F800000000000000000000000000000000000000000000011E10000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000FC000000000000000000000000000000000000000000000000EC000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a76 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a76 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N0
cycloneive_lcell_comb \u_data_generate|data_display~20 (
// Equation(s):
// \u_data_generate|data_display~20_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~41_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~20 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N1
dffeas \u_data_generate|data_display[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[4] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \u_vga_contro|vga_b[4]~4 (
// Equation(s):
// \u_vga_contro|vga_b[4]~4_combout  = !\u_data_generate|data_display [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [4]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[4]~4 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \u_vga_contro|vga_b[4] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[4] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hE3C3252A2C7C687801EA1919A6246F24EC3C0FF0071F3843EFEC1C342D9C3C683019F86D9A7D608FC4E93C8FF007130003EFEFF03C35CC3C68333DF5DA6582E477C4E339CFF007109FD95CFFC07591A62E40CCC3BD90398376FC6CF4EF6FF007129F96EE7FC649FC498B4383E322700CFCA8FB5054E9618802C99FBB2F3FC0DF6C8895E5FBECD98C030548540EC2B1E18809F99FC78D1FC917284BA034CBCB467FF0F35BECCF5051E00800C99FFA781DC1F0F05FB81C138D68FFFC7E964B995241A00800099F0FACBC8E9D6DB299900335B1FFFF1BA0AD1385A3A00803F99F8FBFF883DC0A70888B1CA2CFF3FF8C52C01B6596A008033997FBC1080A35460AAE;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h7723153EB7F8C155F6F8159EA8180809CCFDF268CF95699A8736DDACEFFFF49E1BA27A5902081803B9FC4007E0B72483ED69A80351FFFFF0016A8DF323F257C007EAE8033E58D2009C2512566B43FFFFF49000D4EA18D393800668799B3B2F6BB752C76705533FFFFFF0163C38F83AD36380066C8FD4DA1D6BE4D9A9B48AD27C7FFFF8E612AAF61393700006647F9CC777DBC4CA38625668F87FFFFA792483296112B0000E780C1C15905CE4D40FD9FFA3EE7FFFF09A5563B31C7040000EDBEC3F98A911B8AA43B52C7FCFFFFFFB15A69B12A3D038000E57F206662C48585A17DDEE1FF70147E54FFB4C619D60C8000E500E07F678F3A2794FADDDEFF0C21BC6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h31FD3ED70A66F0E009C2FE0FF5F1AC512098785AEFF8E38C0ABDCDE2CB5A0F70C003CCF47BC7790CAFD583D657FFFCC448763EAAB6BD30AEB600038C6463EA26B1A8E8BAD5BFFFF12CA91BBFDBB919F7C1200003BDC42B698026C3E459CCBFFFFF048820ED9ADE9E4492703007F0EC31374F25F182BED63FBFFE3EF584FE88E959A4BC40300FF018B52758F5D1804C1BCFFFFFE007BC2930EC81C2FD40100FFF82884CB07AF5783E1FF9C8C62A80110A60AF30EABA80D00FE026798F80C40285A29FF3F0795C8C67E2139985B8B88E3B55F3897987FF3D0EBF94DFF000853DEB4DB0469AC9CEA9A0131A58899403CE61CE67743FF881DAC69553289BB0F161A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h2009C98328124FCCC1C0935D4FF1AA70DFFB687D6E2CF67BE2600F8FF738794FC1801A98DFCFE82713293DA9ED4010196762C00417F80C10579E033E6BAFFFEBE85554398D77176655E3B080040E68FFF01398F7E284671FE736D6F2F0BDD26309D443B0E014E6009B95EF958B0E80FFF6A6858AE48A2C47DC491EE3A85E3FF66CBB9E41B87E6570F035B5DBEB554FDE07C7B3092AE858167618F396C097A1A50FF4B3BB2EE475BE1E188D12759928DB16766863FF080815767FFB1C9FD79D4A6E07FBDD061BCAE8FB16680804304837CFD9FFF98252837A6ACBC0D42922F2AA34FB0E27C83410B9B808C3FFF48DC5A195497FA903E5F503E83E630F10F8736F;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h4DC07C2C77F6F249897750B3EBA4A6D01ECE08C95552A64A1742E4A73EDDD3AC18F0DCFB41CE081E7F99CFE1F60F035EFF644D6FF07AEDF3B41FF18077B03C099C3799CFE3FE335AE2B5CB265A55298A9970A39F070FD1C1F980179F5FFF03335ADF54448F01D089CB2879D8060F97DFC7F1AC0A9F1FFE00762058297E7B6DAA588DB75BCC00EDF01F8E01BC085C9FFE07FC20752523BD3B6B5C986E4E27FFF86FB07805BC087197FC0E394451875CBD82A1D5D55ABEA300030891C0057E787313F0F00B445C3759BB0B774D3FB14DE87CC7FCB0E0047FE86E11F1F18B86589E90A8572212CFEBC7D0379490EFFC363E7C2F08C7F008866A1EC0370CDD1B7783;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hC820FFC4F07FFCF77FFFBE00CFF00C67945939BEAB79867FEEDFB913F87073CDCFFFF6CE00CFFE0C6991C04271A8586AFFF840C71F1B207001FC73C73C040C7E0C669850C2A078E92A0FC03CCB9E011E703FF83180580E003C1E66B150F608B838053FE1F113C0E38E0DF0003001900730003679F0A8EC388A8021B3978224C3BFCE1FC030081990077800F6767688E9913E0E0A3C6F0E11431E687FC0000C399003EC0FF77868E45BDF5470926C3008862F030C60100706C46D9F001FF5786A94C32D81B120B87000BAF60307C030004514659E003FFFF80141C3CFD84876B0E801DE78C3F83FF1F369C86490007FFFFC00710C1EBC198DB3CF06682FC7FC7F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFF62AD1F81000FFFFFC0236878FC218CBAFC3C7F9AFECFFFFFFF3546FF00003FF8FFC06228B111BBB46CF807E4FA7F87FFFF7FE24E7E6000FFF0CFC0E6F0CC21299A8A30E0544621860FFC18FEFE66500FFFE0C7CCE7A02E93B4E36693F8305400C001201901CA66100FFFC0C7EC679AFDCC84709D6C1F0FBE000000008BC144FCF0FF0000C7EEFE2FFFEC075B1E9C1FE3420000000008CD787CE1FF0000817FFF07FFF003CF0FF01E300601000000101D003F03FF0000817FFF63FFFCE0C11B801EF0E003FF00002F993DE0FFFE0000817FFF327FFEE001E1C01EFF0003FF000069387DE3FFF00000007FFF470FFEF301C1C00E000000000004EBCF3BE1FF0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00001000FFF2903FFFF8C01000C0F008000000F30D906C3FC0000070087FF1900737F8FC0000C0011C000FF0F1F763C0FF80000070083FF900000FFDFF01F000F83FFFFFF0000E300FF000000000083FF900000FFFFF83F001F83FFFFFFE0003F00FF00000003000000000000FFFFFC7F00FFC7FFFFFFFCFC8007FF0000000F8000000000000FFFFFFFFFFFFFFFFFFFFFFFE3FFFC0000007FE00000000000007F3FF7FFFFFFFF00FF1FFFF7FFF0000000FFF00000000000003F0FC0FFFFFF0000FF0FE0FFFCE0000000FFFC0000000000001F0080FF1FFF00FFFF1FE03EF8C000FFFFFFFF0000000000000F0000FF0FE700FFFF1FE01CF88000FFFFFFFF00000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hF59C4407FFF788A84E6B493077FBFC5C45E99B6E079FA063E77BC10C6FFFF614D0DA8F36C60909C04DA55553640798701D60B452C9F5E62165E5FAE2420BE38163EF4FB2E1A4069F906711BF52A1F8259F491158E648EFBF10CAB978260692CAAD9C551182B2C7F762FFC99CAFF54C9BEA503D83F1D006825E18E700880D810FE989F7F3F767605EE199CFC4938ED3FB63F615DF75B3FDAE0FC787124817E65725284A018A84EBB80963F037EF51994190CFE0D897271E07C0FC3B7F3A42CD107F9A8BE3F4776B76ED4017F2BD22CCC75C4C2850984B92DCFDAC044BEBBFA0CC87D24183F0EA22D09EF987A696E2E9D37E75D36D517ABEA0F6464D08851897C0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h9B8821F787824164611D1765A30598767183C5B307A64541FD0FBA243B02B139694DD56E247B05171B0389CA98058F4284F91ECBF249022E7ACD9471278FDBA83B3B1F6C6AE00121218301D102C67FA9F85DBF3B61AB7893C0582D1F3F4B0000B2A0E4CFA87BB10DC576DDFFDA6D8279BFE1882E10014C0F81524AEEC83B2D9FB97CC2F95C7B4A6A72466BA03A103CB803C2D35A0BF675FA21DB07A21626D96859FD36640009704360008202C0E216F01584940300ED950CF0A51BF9A13009807F0BB7E00C56B2F067EC24FB057E82289EE5ABCB947120039C1E0392AE0AF3B817E96033AEC4568B17C46A0B147B8563F00CFC088C6C1434905C39353EA0042E;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h1B0E406BC4D49695633FFFE0300E375EB4CED9F97DE8409509137E3E637AC4569483F000F03678714FF8CBBA58399C7CEF3FC0B2C65772D456768C00F1000B749F763D435B1F4F8CDB789AF115C9A773C8024A4813CF0009F9895DBAF6B341882157BF9EF990179C535686584C1FCE000E3ED921B4EFB15DD425C305E9D48A1B93B88459E0F83C0026EC0E85B51AD9678325BA121F8034BC7BF290C66093B3E00E58ABF8D4AFD08C1E71C30E7D7E81C6BB899201C6640496300ED06060A38141F08F78D95B957E41CA6358210F9E7405061001D238D6066855C2DAF0463909E56034C35A788F3E7C070E0C0AE7F6CB5A4D733F55759F2AD70685F39A1799123D;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hB8070E7F0C4147CAA339DEBC6AFA3B945AFE97C1B63794A03998070E3E086FE9B37D240F5D449161DAA9C2143A41F516BC799C0F87800E17002C6C721EE2E81FC2F0E0C185FE4A8417BFC99C1FC0F01C67B4B1621D51DDC5C8404A5D2FDF0778CB83BF0739EFC03C3369C79E696B98F77B306FA75D000E094030C5400FF92F06F15A3AB872351261F76630117556FDACF5C0722A700F800F06EB3FCCC02789B07EA0E5880478121D39FE8CF2A5300E1003079E98F6D9308D80FF123D9CF47299B757FE63F612100C7BFA8C00FD909104E7F40A812C37F656EE60ECE910CF127008F9FA9C606F35D1F6859CADEAD3DB8FA741038B1066C30E3E08E9614295EE06;
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 .lut_mask = 16'hBA98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a77 )) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a77 ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43 .lut_mask = 16'hDDA0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \u_data_generate|data_display~21 (
// Equation(s):
// \u_data_generate|data_display~21_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout )

	.dataa(\u_data_generate|pic_area~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~21 .lut_mask = 16'hAAFF;
defparam \u_data_generate|data_display~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N29
dffeas \u_data_generate|data_display[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[5] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \u_vga_contro|vga_b[5]~5 (
// Equation(s):
// \u_vga_contro|vga_b[5]~5_combout  = !\u_data_generate|data_display [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [5]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[5]~5 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \u_vga_contro|vga_b[5] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[5] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hF3EF98780002D64451DCC4FFACBDF6BC8AD20C6000607FE80707F227900009BB7495909238544B526CA65624680067FF1E613ACC8E08198FD5C54F5E19831113F116BDC31E8800606F08FFC6233E00163BF61E6CF6122569F32DEA9E57F89CB1DFF42B9FFC5CF80890D2D076C5F8D5CC35AE10617E2FF89C21FFEF631FF1A1F01002846FFA4A58D1517BF191F7827FFC1C09F7CF1273F1CFF038541EC81A4CB73FB6E29AE4571A580E1C0FF7EF1619F11F301FFD4750EAACEFD049BCAA8CE5D9DFF09C1FF47707FF0E7FE804F628B01CE014CCFB4F857A812F4004DC17BE20BD6E147FFC022E5FC0458075044D017576237703EDDF87BE200E7871FFFBBD5AC8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h46E1400D5398832A80FC04E2571BC7F6717FF9C3F30C8424AC002DC81B59CBA05BE1DC34233715EFF80077F31FFBF13916F689E00122D2A96F00E854555F97B7C7F800138CFFF8C3452FFD08F72D5BBDFA526453B3DC1B9FFFE7EC000073FFFF7465237F5FD79099CB5804E4DD7C3C188FFF87EE00018FFFFFEEF1DF00EA47696199206460EEFDB5E906679FFE003F3FFFFD0F4573F97EAC334D745883E02CB076173663DFFF607C7FFFF77E19EC20F5A218E32078093FEE60E303FFE0EFFFE08FF7BF1730960F07994D35880D811FE770018AC3FFF8EFF5FC1FFC6D737901C807EE7E8E9E8F3607FF200B9AC78478FC0FFFFFF4EDE3F9F2F03010F9F519B3E6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hD7FEB00B96070068FCC000FFC92C7D1F02D03E272212B04660DF8E9003240780687C0000FFCF02B3E08A2383FBA47EB4DF4FFF0E50175A1780087000F1FFF7D3758F46DCCD44E00D4164570E0349B75E1F80043013FFFFF944DEEEC7567AB340309F55D7060B1F9C6E590016301FFFFFFE5582D2C9008552A86AA0FC362301079FC5CB8606803FFFEFF50901DFE2770CC3889D11E49002BF1FFE90F99C9683FFFF66C8C9CFD96AAC9A276F7D7C8471C0BC9FFE91F9980307FFFF3A10D11CC8BD8EDC5BEADDFC8431C87CEFDF9FE1880207FFFF36CCBB97E6BE79EB23132F7406100CFCED870FC180000FF3F7C5EEEF64BC79BA418BD89DE3070C0FEDE8061FC2;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h40000F80FF096125DFE03E79B653BEF8E9FF220FC9C802BFC660000FC1FFDA7CDE93E220C4704D6C92483FA23D880800A386600007FFF781F412974DBFAA5A7DB760003FD3F9820801A006601000FFE56B9E5EC21DFF1497383F821CF02FF8B01805A000C060003FC4A504C2890CE681AD2010271CF00FF08030C1E0000020E0107554F0AAFD1589D355B000771E0DEF040073EBD0000000E00334F3CF4609BA0220C608047F1E1DFE0E0CF366D000100CE060B0E91DA08D8E8D10236CF47D97BFB80E6FF7F5D0007BFC63F7B3B7B93310074FE0E83FF679F1FF100FFFFFF5B000F9FC6392337B9903721BF9FF1367FFD8F0FC031F99FFF9BE00E9FE31004142;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hCDBB743C5BDDF3E7FF88E07C03BB19EFF96E00C9EE311335497B7F725365C87FE70F00033E0FF00000606FE1F7F621BBFFC3F91404E293007FE00E0007803FF00000606FE3FFC631304D79177C41E879863F4000070FC1FE000000607FFFFFC6312A96A7E7AA347339763618000F9FCFF8002C08607FFFFF8319BBA2C44D49F942A080341C00EFFFCFF0003C0820FFFFF80B198775D043502DD3A068303FFFFFF07F80043C0801FFFFF00A59868C30C7FFE1B7771880BFFFFCF07E00047E7803FFFF0008598739E19BDD531B2971C1F78338007F00047FF80FFFFE0008D98F89883FB9EF5BCFE3C7EFC0786010000E3E7F4FFFF80008D99017C647E9CDBBF783;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hC03F0038000000FF7FFF5FFFF0000C606A9FFCA0EAC637FFEFC0360C00000001FFFFFE1FFFF0000C666F1FB3FEEAC1F1FFFFC0F00003000001FFFFFF2FFBF0000C6F670F3D8F6A5545EFFFFF0800010E003FFFFFFFEFF1F0001E6F468F0A1F0A9ED81FFE0E0000E38E0DFFFFFFFE6FF8C00036760627129FFA50C18FE80C1803FFCE1FFFCFF7E66FF88000F670006719973A253B8380003503FFE87FFFFFF3C66FFC000FF77800038EC2F28ABFD03008A22FFCFC7FEFF8F9279800001FF778020307048EBEBF8070009A7FFCFFFFCFFFF8F79800003FFFF800580A3BB1013980F801C6473C07C00E0F70FF9800007FFFFC00540C24AFD64083FF07EE40380380;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h000E31EE000000FFFFFC021C8F58E7BC7C8FFFC7FFC0100000000F6380000003FFFFFC0618831EF755FBCFFFF07FC00000000001C30000000FFFFFFC0E650C09C9CD5D63F1F27C40000000007000000200FFFFFFFCCE7C00EBA8626B21C0787C60000000007FE0400600FFFFFFFEC676EFDC08388E37000FF840000000007FE830300FFFFFFFFEE7E7FFFE00087E1E0001FC40000000007FE878301FFFFFFFFFFFFD7FFF00000F000000FF8010000000FFEFFC003FFFFFFFFFFFFB3FFFCE000E000000F0003FF00001F7EFE00FFFFFFFFFFFFFF83FFFEE000000000000003FF000019FFFE03FFFFFFFFFFFFFFC7FFFEF3000000000000000000001BCFFC01FFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFEFFFFFFEFFFFFFF8C0000000F00800000000FDFF803FFFFFFF8FFFFFFFFFFFFFF8FC000000001C000FF0000F9C00FFFFFFFF8FFFFFFFFFFFFFFDFF01F000F83FFFFFF00001C00FFFFFFFFFFFFFFFFFFFFFFFFFFF83F001F83FFFFFFE0000000FFFFFFFFFCFFFFFFFFFFFFFFFFFC7F00FFC7FFFFFFFCFC8007FFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFC3F13042FFC687801EC1FF98DC69FAF88DC0FF00000000FEFFFFC02010FFC683001FC7007F4FAFF8F8CDC0FF00000000FEFFFF00A111FFC683001F9E262767D878F84D80FF000000039BFFFC00B1194B8000003CE1FF8712B1A262D600FF00000007F2FFFC60F003298000C03CC7FFC0D697E0AAD66018802000077EFFFC019107392020C0F11F3FF0A363958B96E018800000033FDFFC0D9103C87C33C0C77800FF1C3A3597B8E00080000000988FDC02E003887E3FC018F0003FDA0931F7B9E4008000000006CFC812C9075866FFC363E0000F84B91DB3C9C4008000000007FF88F6DF2E7977CE0CCF000007C2E99553CB84008000000080F08074CBDAD9F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hF4C3A9C000003F46FEBF5CB048180800330207F8063CF90A7DB71ECF0000086FC30BA653558818000003BFFFF0879C73799B2FFD9E00000000E4ABCC0ED587C0000207FCCFE8C7B066D7FA87827C0000030FF5C0AE2F5403800000067CCCC46420E79469466DC0000000000B7A532DD4638000007037EDE46473ED95F7BC9380000000103E10DD809460000008F07FF88FC463EFABE67B4F000000019743880650151000000CF3FFE80FC083E5C94B753C000000027A58ECABF9F7A000002C03FFFF171A07B060E086700000000BBD39EA43E407980000280DFFFFF0CFCFFF0AF8FBE00000E8343FD7BD42E3E738000020F1FFFFFFF39F8282AFF600003C3152;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h21E405040EE13000003101F7F1F7D03922037DCC00000006B901CC1B5946A83000003303F7C1FF606B6BD8243800000838F03095DEE2E2897600007393EFEBF6106B40EAB6200000C3ADE45036134D298FF000004233EF698011C3258500C00000019A8EA3F0287B2DCEE000000F13E7300983F06FC587C000001B867B01F8FABF65ECD000000FF767306E93ECB98C7C0000007EB05040CA607FB9ADD000000079E9C33006F27197300600381FF01B080015CBA7CB90C0001FF99980003C00F80B4000038E2500786010766F6BC99E08418C7F998000FC00CBD080000832AE0C72E005E8D8D7C9B000042F7FFC0031E0009C5FC000031037299DC78B6B42C1C8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h3000067CFFFE4033C00107B8800012B43AFDBC23238CB2D98070000008FF87403F801B0B40000001734DE6CFE31BCBF70D80F003000FFFEE407E033F67E00001A246D841FC816F3610A900F003119FFFFE007807FCF3A00003842855F07C3173B0ECF700900319FF9FF3E07D89F30F0000462D7CE24013CDC98A1790207E00099FBFFE0E7808867F00002EE0B333303E071205042220780989FFFFF60F7F8939F00307B439C70C7E01E432BD2C3160F809899FFFFF07F81247800000177FE8F9E1F80E34748C8100F8099FFFFC304BC01F9E000060932EE2F63FFB020BE6228BA8F801D83FFC10FBC82F7C0009B809D7D8C4FFCA7DA996B993A86000E00FF80F;
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [1])) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .lut_mask = 16'hDC98;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a78 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a78 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N4
cycloneive_lcell_comb \u_data_generate|data_display~22 (
// Equation(s):
// \u_data_generate|data_display~22_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~45_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~22 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N5
dffeas \u_data_generate|data_display[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[6] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \u_vga_contro|vga_b[6]~6 (
// Equation(s):
// \u_vga_contro|vga_b[6]~6_combout  = !\u_data_generate|data_display [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [6]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[6]~6 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \u_vga_contro|vga_b[6] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[6] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFF070020039787FE101FF983F58204801C000FFFFFFFFFEFFFFC0601000397CFFE007FFFF3F18224801C000FFFFFFFFFEFFFF00E11000397CFFE01FD9FF1F48A248818000FFFFFFFF9FFFFC00F118847FFFFFC0FE007F0EAD4850020000FFFFFFFFFEFFFC60F000C67FFFFFC0F8003FCECD4A100200E77FDFFFFFFEFFFC01F000C6FFFFFF01E0000FEF4B6A104200E77FFFFFFFFFDFFC01F00007FFFFFF07800000F3126A084000FF7FFFFFFF7F8FDC03E00007FFFFFF1F00000039206E084000FF7FFFFFFFFECFC803C00087FFFFFC7C0000007DA14E4C2000FF7FFFFFFFFFFF8807C02087FFFFF0F00000003E744E6C2000FF7FFFFFFF7FF08007C07407F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hF7FC3E00000000B3224EE20007E7F7FFFFFFFFF8003C09657FB7E0F000000000383F19EEA807E7FFFFFFFFFFF0803C03067BAFF1E0000000001D0F79BF28083FFFFDFFFFFFF8C030060EFA87F380000000000A567ABF280C7FFFFFFFFFFFFC6020060E68078E0000000000016C86BFA86C7FFFFFFFF7FFFC60600C1FF0BF1C000000000001FC8693E86FFFFFFFFFFFFFFFC0600E0AE2FC70000000000180755252680FFFFFFFFFFFFFFFC0E00429CBF9C000000001D4C018FF5B081FFFFFFFFFFFFFFF13E0419860B78000000006FDB413BF43F807FFFFFFFFFFFFFFCFC07EFBF90C0000000010C01B0118FAB807FFFFFFFFFFFFFFF38061FBAE1800000000CE;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hCE0D3A8C0BB80FFFFFFFFFFFF1F7F006D1FAFE100000000203FE3250E743F00FFFFFFFFFFFC1FF6014903A78200000000BEFCF781C51E3F009FFFFFFFFEFEBF600149F1B67C00000006C7FEFF4663CEEF00FFFFFFFFFEF6980003CDBFDEF00000003E6EF6FFF0606EAF10FFFFFFFFFE73009800FF1FB180000000947F7FFFF0984E2D32FFFFFFFFFE7307890036FFB6000000029FFEFFFFE96CB86D22FFFFFFFFFE9C030010F87E84000000151FFECF7FBE6C00DF46F3FFFFFFFF9800003FF07F3800000052DFF806FEB9FFA85F661F7BE7FFFF9800003FF04270000007D7FF07F100008C931F64FFFFFFFFFFC00001FFF0058000000BBF83E1E207B1C7DA7F7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hCFFFFFFFFFFE40003FFE03E000000603DCFE301F1E98C86FFF8FFFFFFFFFFF40007FE40BA0000012ED81E8F01F3AE3FF0BFF0FFFFFFFFFFE4001FCC06C0000004A17607E03F0D3B6169FFF0FFFFFFFFFFE0007F800FC0000010CB4680FFC0F2EE02B07FF0FFFFFFF9FFFE0027603F000000C7450E1C0003F286F5602FF81FFFFFFBFFE0007F7078000080819330F0001FF1EC405A2FF87FFFFFFFFF60000763E00000025B428FC01FFFCD66E12B1FF07FFFFFFFFFF0007E07800000B71595FF81FFFF97D5865F9FF07FFFFFFFC30480FEFE000001DEAD15DF1FFFC06D861CE4BDF07FFFFFFFC10F807CF8000006DD400FFC3FFF38A22687FB3DF9FFFFFFFF80F;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode413w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hF0001F8000019127B09FC3FFC8C2CAD25D23FF9FFFFFFFE807000C380000050253185071FF978FBE34A3A7F79FFFFFFF1F0038C0F0000014DC858C3E377C583040FBFC03FF7FFFFFFF00000003C0000856541F8F09C6964BD24BF4EE07FF6F7FFFFC0000001F00000102600706003CB0B449C55CCE4FFF6FFFFFEF000001BE00000292000383B02F318F56ADFC4C5FFFEFFFF7CF100C01F00000308E37E38CF8C090DE86CFEFC0D80FEFFFF7EF106601E0000064E73FF3332FEF218B9DE0F8FCDFFF6FFFF47700000F800002016E7FE68033FFD1AFB072FFB17FFB2FFFBE2083901780000B1C4E3FE9000C87D7C6EB827DF98C122FFFBE2001807E000018836F;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hC0F180093DC397BB2CAC585080EFFFF6710001FC00101A493600300003CBD59708FE2C48E040EDFFF8000003E000027958FAF00000E4B378FBF7FD0C7E2FE04FFFF800000F00000C83C00F70001336EA2619FBBEAFF9EC600FFFEC00007C00002E361F8120307FBB6008FB002063C5EC700F8FEE0001F0000089603FFF6BD70B1B41EDF38C0040380CF99F8FFE003FC000021178F3FF5160353B0718FC1C02007818C99FCFFF607F800008791FE030FF70FA50C1BFF6C30000E91C001FEFFFE0F000402B451600080183345807FFF013100183FC000FEFF7FCE0000082B20007F81F8E7E789CF9F003000B93F8000FFFFFFF00031206B1F10FFFF00E0C00D419;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hE002000B9FF8000FFFFFFF0000C37B9FF13FFFE0EFF305679FE00200033FF8000FFFFFFF00002A29F0F9E383C79C0F0FFF80000240176DE8000FFFFF0E000041A6407DC0313C200896FC90000349B769E0000FFFEC0000011A4090FEC9FC70C0372973E0000B1F9C79A0001FFFE00000066A108CFF5F86D180437FF3C0000B1F9FFB30000F7FC000100DE1F1B1FDDF055E8144EFF86000BF1FFEFF00009F7C00008916343FB9826661F4502883F801C0BF9FFEFE00000FF8000004AB420FB9077A4343443003F801C87FFFFFF000000FF8000002112BB81F06F856E225C083F8000CFFFFFFF000000FF000000BAB0F8F0380B93D873F0000F80C0FFFFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000FF00000279A8CE01FFE048E64810008003E0FFFFFFF4000000FF00000441F20E01E1FC33FE0931208003E3FFFFFFF4000000FF80000965DE0E789CF963414080000001FFFFDFFFE4000001FFF0002168C019C1E933C675800021C000FFFCFE7FE4000006FFFC009131029F6FFA99E380000271C000FFFFFCF3E0000002FFFEF81B23ED702EF6482473000771E0DEFFBFF8C141000000FFFFCC28115F1F645E1242C08047F1E1DFFF1F30C181000100FFFFF522DC966F274DC50D06CF47F9FBFFFF190080810007BFFFFFFFA457AF67FF86E03203FF67FFFFFFFF00000083000F9FFFFFFDB14F4667FE3ACF2187FFFFFFFFFFCE00000003E00E9FFFFF84E9D;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_counter25M|clk_25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_generate|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_generate|address_sig [12],\u_data_generate|address_sig [11],\u_data_generate|address_sig [10],\u_data_generate|address_sig [9],\u_data_generate|address_sig [8],\u_data_generate|address_sig [7],\u_data_generate|address_sig [6],\u_data_generate|address_sig [5],
\u_data_generate|address_sig [4],\u_data_generate|address_sig [3],\u_data_generate|address_sig [2],\u_data_generate|address_sig [1],\u_data_generate|address_sig [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../CrazyBird.mif";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_generate:u_data_generate|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 25000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hD9547C3B2AC7F3FFFFFFFFFFFC400000006E00C9FFFFFF005B289EB81B68F7FFFFFFFFFCFFF0000000006FE1F7FFEFF201D747F3F76B5B3FFFFFFFFFF87FC0000000006FE3FFFFFFE3FECE80FACA110FFFFFFFFFF8F03E00000000007FFFFFFFFFEFBC0863A6819DEBFFFFE7FFF0603000002C08007FFFFFFFFFFF34ECF5648EF6517FFFE3FF10003000003C0800FFFFFFF7FFFEEDBA4B753445CF97FFC00000000000043C0801FFFFFFF7BFFF8C62C7F5CA8B88E77F400000000000047E7803FFFFFFF7BFFF335F5BD4909D560E3E000000000000047FF80FFFFFFFF73FF788855FF41391301C380000000000000E3E7F0FFFFFFFF73FF807C187E431DE087C;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h3FC00000000000FF7FFF1FFFFFFFF39FFE1FFEA0E6343C00103FC00000000001FFFFFE1FFFFFFFF39FFF1FFAF0E63F6400003F000003000001FFFFFF3FFFFFFFF39FFF1FFE80663D181000000800010E003FFFFFFFFFFFFFFFE19FFF9FFC00067D800000000000E38E0DFFFFFFFFFFFFFFFFC98FFFBFFC000633818000000003FFCE1FFFFFFFFFFFFFFFFF098FFFFFFBA8C6119B8000000903FFE87FFFFFFFFFFFFFFFF00887FFFFF67BAE1C1FC030089A2FFFFC7FFFFFFFE7FFFFFFE00887FDFFFEBE774A1F807000827FFFFFFFFFFFFFF7FFFFFFC00007FFBFFC9C48741F80F801C67FFFFFFFFFFF7FFFFFFFFF800003FFB7F2595A0A0F83FF07EE7FFFFFFF;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFE3FFFFFFFFF000003FDF770E43B2C2F8FFFC7FFFFFFFFFFFFFF7FFFFFFFFC000003F9F37CE5CFFD23CFFFF07FFFFFFFFFFFFFFFFFFFFFF0000003F196F3F73BF501E3FFF07C7FFFFFFFFFFFFFFFFFFF00000003318FFF14BAFE03E1FFF87C7FFFFFFFFFFFFFFFFFFF00000001398F1023F7FF8FF7FFFFF87FFFFFFFFFFFFFFFFFF000000001181F0001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFE00000000000058000FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC0000000000007C00031FFFFFFFFFFFFFFC00FFFFFFFFFFFF000000000000007C00011FFFFFFFFFFFFFFC00FFFFF9FFFFFC000000000000003800010CFFFFFFFFFFFFFFFFFFFFFBCFFFFE000;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000001000000073FFFFFFF0FF7FFFFFFFFFDFFFFC0000000000000000000000703FFFFFFFFE3FFF00FFFFFFFFF00000000000000000000000200FE0FFF07C000000FFFFFFFF0000000000000000000000000007C0FFE07C0000001FFFFFFF000000000000000000000000000380FF003800000003037FF800000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'hB9A8;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout  = (\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a79 ))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & (\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ))))

	.dataa(\u_data_generate|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\u_data_generate|rom_inst|altsyncram_component|auto_generated|ram_block1a79 ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hF588;
defparam \u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \u_data_generate|data_display~23 (
// Equation(s):
// \u_data_generate|data_display~23_combout  = (\u_data_generate|pic_area~combout ) # (!\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_generate|pic_area~combout ),
	.datad(\u_data_generate|rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ),
	.cin(gnd),
	.combout(\u_data_generate|data_display~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_generate|data_display~23 .lut_mask = 16'hF0FF;
defparam \u_data_generate|data_display~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \u_data_generate|data_display[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_data_generate|data_display~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_generate|data_display [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_generate|data_display[7] .is_wysiwyg = "true";
defparam \u_data_generate|data_display[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \u_vga_contro|vga_b[7]~7 (
// Equation(s):
// \u_vga_contro|vga_b[7]~7_combout  = !\u_data_generate|data_display [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_generate|data_display [7]),
	.cin(gnd),
	.combout(\u_vga_contro|vga_b[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_contro|vga_b[7]~7 .lut_mask = 16'h00FF;
defparam \u_vga_contro|vga_b[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N13
dffeas \u_vga_contro|vga_b[7] (
	.clk(\u_counter25M|clk_25M~clkctrl_outclk ),
	.d(\u_vga_contro|vga_b[7]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_contro|always4~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_contro|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_contro|vga_b[7] .is_wysiwyg = "true";
defparam \u_vga_contro|vga_b[7] .power_up = "low";
// synopsys translate_on

assign v_sync = \v_sync~output_o ;

assign h_sync = \h_sync~output_o ;

assign vga_r[0] = \vga_r[0]~output_o ;

assign vga_r[1] = \vga_r[1]~output_o ;

assign vga_r[2] = \vga_r[2]~output_o ;

assign vga_r[3] = \vga_r[3]~output_o ;

assign vga_r[4] = \vga_r[4]~output_o ;

assign vga_r[5] = \vga_r[5]~output_o ;

assign vga_r[6] = \vga_r[6]~output_o ;

assign vga_r[7] = \vga_r[7]~output_o ;

assign disp_vld = \disp_vld~output_o ;

assign vga_g[0] = \vga_g[0]~output_o ;

assign vga_g[1] = \vga_g[1]~output_o ;

assign vga_g[2] = \vga_g[2]~output_o ;

assign vga_g[3] = \vga_g[3]~output_o ;

assign vga_g[4] = \vga_g[4]~output_o ;

assign vga_g[5] = \vga_g[5]~output_o ;

assign vga_g[6] = \vga_g[6]~output_o ;

assign vga_g[7] = \vga_g[7]~output_o ;

assign vga_b[0] = \vga_b[0]~output_o ;

assign vga_b[1] = \vga_b[1]~output_o ;

assign vga_b[2] = \vga_b[2]~output_o ;

assign vga_b[3] = \vga_b[3]~output_o ;

assign vga_b[4] = \vga_b[4]~output_o ;

assign vga_b[5] = \vga_b[5]~output_o ;

assign vga_b[6] = \vga_b[6]~output_o ;

assign vga_b[7] = \vga_b[7]~output_o ;

assign vga_clk = \vga_clk~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
