
*** Running vivado
    with args -log bd_22c0_frequency_counter_aclk_hbm_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_22c0_frequency_counter_aclk_hbm_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_22c0_frequency_counter_aclk_hbm_0.tcl -notrace
INFO: Dispatch client connection id - 35315
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top bd_22c0_frequency_counter_aclk_hbm_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 158025
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3811.125 ; gain = 333.699 ; free physical = 9181 ; free virtual = 171438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_frequency_counter_aclk_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/synth/bd_22c0_frequency_counter_aclk_hbm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'shell_utils_frequency_counter_v1_0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:234]
INFO: [Synth 8-6155] done synthesizing module 'shell_utils_frequency_counter_v1_0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/26b2/hdl/shell_utils_frequency_counter_v1_0_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_frequency_counter_aclk_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/synth/bd_22c0_frequency_counter_aclk_hbm_0.v:53]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[7] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[6] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[5] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_clk1 in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_clk2 in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3878.070 ; gain = 400.645 ; free physical = 8924 ; free virtual = 171187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3895.879 ; gain = 418.453 ; free physical = 8744 ; free virtual = 171007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3895.879 ; gain = 418.453 ; free physical = 8743 ; free virtual = 171006
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.879 ; gain = 0.000 ; free physical = 8677 ; free virtual = 170940
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4017.441 ; gain = 0.000 ; free physical = 9142 ; free virtual = 171423
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_22c0_frequency_counter_aclk_hbm_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_22c0_frequency_counter_aclk_hbm_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4017.441 ; gain = 0.000 ; free physical = 9137 ; free virtual = 171419
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4017.445 ; gain = 0.004 ; free physical = 9132 ; free virtual = 171414
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4017.445 ; gain = 540.020 ; free physical = 8767 ; free virtual = 171057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4017.445 ; gain = 540.020 ; free physical = 8765 ; free virtual = 171054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/dont_touch.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_done . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[3].cdc_done . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_test_clk0_cntr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[3].cdc_test_clk0_cntr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[0].cdc_rst_cn0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\CLKS[3].cdc_rst_cn0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4017.445 ; gain = 540.020 ; free physical = 8769 ; free virtual = 171059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'shell_utils_frequency_counter_v1_0_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              IDLE_WRITE |                              001 |                              001
   WAIT_FOR_WVALID_WRITE |                              010 |                              010
   WAIT_FOR_BREADY_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_write_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               IDLE_READ |                               01 |                               01
    WAIT_FOR_RVALID_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_read_reg' in module 'shell_utils_frequency_counter_v1_0_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4017.445 ; gain = 540.020 ; free physical = 8791 ; free virtual = 171082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module shell_utils_frequency_counter_v1_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4017.445 ; gain = 540.020 ; free physical = 8520 ; free virtual = 170814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/CLKS[0].cdc_rst_cn0/src_arst' to pin '{inst/rst_cnt_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/CLKS[3].cdc_rst_cn0/src_arst' to pin '{inst/rst_cnt_reg[3]/Q}'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4281.211 ; gain = 803.785 ; free physical = 7100 ; free virtual = 169389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4313.250 ; gain = 835.824 ; free physical = 7950 ; free virtual = 170240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4313.250 ; gain = 835.824 ; free physical = 8106 ; free virtual = 170395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9401 ; free virtual = 171688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9400 ; free virtual = 171687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9394 ; free virtual = 171681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9393 ; free virtual = 171680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9383 ; free virtual = 171670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9383 ; free virtual = 171669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    12|
|2     |LUT1   |     8|
|3     |LUT2   |     2|
|4     |LUT4   |     4|
|5     |LUT5   |     6|
|6     |LUT6   |    49|
|7     |FDCE   |    64|
|8     |FDPE   |     6|
|9     |FDRE   |   186|
|10    |FDSE   |    35|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.254 ; gain = 835.828 ; free physical = 9381 ; free virtual = 171668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4313.254 ; gain = 714.262 ; free physical = 9422 ; free virtual = 171709
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.258 ; gain = 835.828 ; free physical = 9421 ; free virtual = 171707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4324.223 ; gain = 0.000 ; free physical = 9978 ; free virtual = 172265
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4382.668 ; gain = 0.000 ; free physical = 10415 ; free virtual = 172697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5789f4e1
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 4382.668 ; gain = 1326.758 ; free physical = 10600 ; free virtual = 172882
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_22c0_frequency_counter_aclk_hbm_0, cache-ID = f5ded9030e45a3ce
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_22c0_frequency_counter_aclk_hbm_0_utilization_synth.rpt -pb bd_22c0_frequency_counter_aclk_hbm_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 17:16:25 2023...
