module j_count(din,clk,reset,Q);

input wire din,clk,reset,P;
output reg [3:0] Q;

always @ (posedge clk, negedge reset)
begin
if(reset)
	Q<=4'b0000;
else
begin
	Q[2:0]<=Q[3:1];
	Q[3]<=din;
end

assign P = din | ~Q[0];
endmodule