
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pdas' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-957.12.2.el7.x86_64) on Tue Oct 22 15:49:35 EDT 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/p/pdas/test_hls4ml/fromIsobel/hls_taus/solution1'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/p/pdas/test_hls4ml/fromIsobel/hls_taus/solution1/hls_taus'.
WARNING: [HLS 200-40] Cannot find design file 'hls_taus/BDT.h'
WARNING: [HLS 200-40] Cannot find design file 'hls_taus/myproject.cpp'
WARNING: [HLS 200-40] Cannot find design file 'hls_taus/myproject.h'
WARNING: [HLS 200-40] Cannot find test bench file 'hls_taus/myproject_test.cpp'
WARNING: [HLS 200-40] Cannot find design file 'hls_taus/parameters.h'
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/p/pdas/test_hls4ml/fromIsobel/hls_taus/solution1/hls_taus/solution1'.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.12ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [Common 17-206] Exiting vivado_hls at Tue Oct 22 15:49:36 2019...
