Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Mar 19 16:39:18 2019
| Host         : selfcad2.lnf.infn.it running 64-bit Scientific Linux release 7.4 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5325 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -84.367     -137.433                      2                10750        0.058        0.000                      0                10750        5.000        0.000                       0                  5823  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_1                                                                                  {0.000 492.000}      984.000         1.016           
clk_in_p                                                                                    {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0                                                                        {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0                                                                        {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pl_clk                                                                                      {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0_1                                                                      {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0_1                                                                      {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                      933.774        0.000                      0                   36        0.268        0.000                      0                   36      491.500        0.000                       0                    13  
clk_in_p                                                                                                                                                                                                                                      7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              0.280        0.000                      0                 9534        0.058        0.000                      0                 9534        5.000        0.000                       0                  5326  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         22.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.344        0.000                      0                  923        0.104        0.000                      0                  923       15.250        0.000                       0                   480  
pl_clk                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                            0.288        0.000                      0                 9534        0.058        0.000                      0                 9534        5.000        0.000                       0                  5326  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1            clk_out1_clk_wiz_0        -84.367     -137.433                      2                    2        0.319        0.000                      0                    2  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.821        0.000                      0                 9534        0.134        0.000                      0                 9534  
clk_fpga_1            clk_out1_clk_wiz_0_1      -84.364     -137.427                      2                    2        0.317        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.825        0.000                      0                 9534        0.130        0.000                      0                 9534  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                7.066        0.000                      0                  155        0.221        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                7.607        0.000                      0                  155        0.298        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              7.611        0.000                      0                  155        0.294        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              7.074        0.000                      0                  155        0.221        0.000                      0                  155  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.307        0.000                      0                  100        0.385        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      933.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      491.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             933.774ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.131ns  (logic 1.991ns (5.667%)  route 33.140ns (94.333%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.176    38.103    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                         clock pessimism              0.289   986.972    
                         clock uncertainty          -14.760   972.212    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.335   971.877    user_logic_i/rtrig_downscaler/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        971.877    
                         arrival time                         -38.103    
  -------------------------------------------------------------------
                         slack                                933.774    

Slack (MET) :             933.774ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.131ns  (logic 1.991ns (5.667%)  route 33.140ns (94.333%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.176    38.103    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                         clock pessimism              0.289   986.972    
                         clock uncertainty          -14.760   972.212    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.335   971.877    user_logic_i/rtrig_downscaler/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        971.877    
                         arrival time                         -38.103    
  -------------------------------------------------------------------
                         slack                                933.774    

Slack (MET) :             933.774ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.131ns  (logic 1.991ns (5.667%)  route 33.140ns (94.333%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.176    38.103    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                         clock pessimism              0.289   986.972    
                         clock uncertainty          -14.760   972.212    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.335   971.877    user_logic_i/rtrig_downscaler/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        971.877    
                         arrival time                         -38.103    
  -------------------------------------------------------------------
                         slack                                933.774    

Slack (MET) :             933.896ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.983ns  (logic 1.991ns (5.691%)  route 32.992ns (94.309%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.029    37.955    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism              0.264   986.946    
                         clock uncertainty          -14.760   972.186    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.335   971.851    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        971.851    
                         arrival time                         -37.955    
  -------------------------------------------------------------------
                         slack                                933.896    

Slack (MET) :             933.896ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.983ns  (logic 1.991ns (5.691%)  route 32.992ns (94.309%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.029    37.955    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism              0.264   986.946    
                         clock uncertainty          -14.760   972.186    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.335   971.851    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        971.851    
                         arrival time                         -37.955    
  -------------------------------------------------------------------
                         slack                                933.896    

Slack (MET) :             933.896ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.983ns  (logic 1.991ns (5.691%)  route 32.992ns (94.309%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.029    37.955    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                         clock pessimism              0.264   986.946    
                         clock uncertainty          -14.760   972.186    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.335   971.851    user_logic_i/rtrig_downscaler/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        971.851    
                         arrival time                         -37.955    
  -------------------------------------------------------------------
                         slack                                933.896    

Slack (MET) :             933.896ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        34.983ns  (logic 1.991ns (5.691%)  route 32.992ns (94.309%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 986.681 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776    36.248    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303    36.551 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    36.551    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.927 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.029    37.955    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.489   986.681    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism              0.264   986.946    
                         clock uncertainty          -14.760   972.186    
    SLICE_X27Y18         FDRE (Setup_fdre_C_R)       -0.335   971.851    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        971.851    
                         arrival time                         -37.955    
  -------------------------------------------------------------------
                         slack                                933.896    

Slack (MET) :             933.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.026ns  (logic 1.739ns (4.965%)  route 33.287ns (95.035%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           1.115    36.587    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.303    36.890 f  user_logic_i/rtrig_downscaler/count_reg[0]_i_4/O
                         net (fo=1, routed)           0.433    37.323    user_logic_i/rtrig_downscaler/count_reg[0]_i_4_n_0
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.124    37.447 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_1/O
                         net (fo=12, routed)          0.551    37.998    user_logic_i/rtrig_downscaler/sel
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                         clock pessimism              0.264   986.949    
                         clock uncertainty          -14.760   972.189    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205   971.984    user_logic_i/rtrig_downscaler/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        971.984    
                         arrival time                         -37.998    
  -------------------------------------------------------------------
                         slack                                933.986    

Slack (MET) :             933.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.026ns  (logic 1.739ns (4.965%)  route 33.287ns (95.035%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           1.115    36.587    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.303    36.890 f  user_logic_i/rtrig_downscaler/count_reg[0]_i_4/O
                         net (fo=1, routed)           0.433    37.323    user_logic_i/rtrig_downscaler/count_reg[0]_i_4_n_0
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.124    37.447 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_1/O
                         net (fo=12, routed)          0.551    37.998    user_logic_i/rtrig_downscaler/sel
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                         clock pessimism              0.264   986.949    
                         clock uncertainty          -14.760   972.189    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205   971.984    user_logic_i/rtrig_downscaler/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        971.984    
                         arrival time                         -37.998    
  -------------------------------------------------------------------
                         slack                                933.986    

Slack (MET) :             933.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.026ns  (logic 1.739ns (4.965%)  route 33.287ns (95.035%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664     2.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188    34.616    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    35.138 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    35.138    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.472 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           1.115    36.587    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.303    36.890 f  user_logic_i/rtrig_downscaler/count_reg[0]_i_4/O
                         net (fo=1, routed)           0.433    37.323    user_logic_i/rtrig_downscaler/count_reg[0]_i_4_n_0
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.124    37.447 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_1/O
                         net (fo=12, routed)          0.551    37.998    user_logic_i/rtrig_downscaler/sel
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism              0.264   986.949    
                         clock uncertainty          -14.760   972.189    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205   971.984    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        971.984    
                         arrival time                         -37.998    
  -------------------------------------------------------------------
                         slack                                933.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.163    user_logic_i/rtrig_downscaler/count_reg_reg[3]
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.271 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.271    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_4
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.105     1.004    user_logic_i/rtrig_downscaler/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.762%)  route 0.124ns (33.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     1.161    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.269 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.269    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_4
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.105     1.002    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.215%)  route 0.123ns (32.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q
                         net (fo=2, routed)           0.123     1.160    user_logic_i/rtrig_downscaler/count_reg_reg[10]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.271 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.271    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_5
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.105     1.002    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.215%)  route 0.123ns (32.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.123     1.161    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.272 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.272    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_5
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.105     1.003    user_logic_i/rtrig_downscaler/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.144%)  route 0.170ns (39.856%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.170     1.207    user_logic_i/rtrig_downscaler/count_reg_reg[8]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.322 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.322    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_7
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.105     1.002    user_logic_i/rtrig_downscaler/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.372ns (75.898%)  route 0.118ns (24.102%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.128     1.026 f  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.118     1.145    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X27Y16         LUT1 (Prop_lut1_I0_O)        0.098     1.243 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.243    user_logic_i/rtrig_downscaler/count[0]
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.389 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.389    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_5
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.105     1.004    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.292ns (56.924%)  route 0.221ns (43.076%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.072     1.097    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.261 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.149     1.409    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_6
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.822     1.192    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.013     0.910    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.285ns (52.186%)  route 0.261ns (47.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.123     1.161    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.305 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.138     1.444    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_4
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)        -0.006     0.892    user_logic_i/rtrig_downscaler/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.251ns (38.784%)  route 0.396ns (61.216%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.172     1.210    user_logic_i/rtrig_downscaler/count_reg_reg[5]
    SLICE_X27Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.320 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.225     1.545    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_6
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)        -0.001     0.897    user_logic_i/rtrig_downscaler/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.251ns (38.734%)  route 0.397ns (61.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.172     1.212    user_logic_i/rtrig_downscaler/count_reg_reg[1]
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.322 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.225     1.547    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_6
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y16         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)        -0.001     0.898    user_logic_i/rtrig_downscaler/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 492.000 }
Period(ns):         984.000
Sources:            { System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         984.000     981.845    BUFGCTRL_X0Y1  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y17   user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X27Y17   user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y18   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X27Y16   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.429     9.714    
                         clock uncertainty           -0.112     9.603    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.079    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism             -0.429     9.714    
                         clock uncertainty           -0.112     9.603    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.079    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism             -0.429     9.714    
                         clock uncertainty           -0.112     9.603    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.079    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism             -0.429     9.714    
                         clock uncertainty           -0.112     9.603    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.079    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism             -0.429     9.715    
                         clock uncertainty           -0.112     9.604    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism             -0.429     9.715    
                         clock uncertainty           -0.112     9.604    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism             -0.429     9.715    
                         clock uncertainty           -0.112     9.604    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism             -0.429     9.715    
                         clock uncertainty           -0.112     9.604    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.658    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.112     9.605    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.081    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.658    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.112     9.605    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.081    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.159 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=1, routed)           0.125    -0.034    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.866    -0.200    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047    -0.246    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.091    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.318    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=36, routed)          0.257     0.080    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[7]
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.182    -0.051    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.070     0.019    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 user_logic_i/TP3_shutter_window_generator_i/window_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.790%)  route 0.253ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X17Y30         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  user_logic_i/TP3_shutter_window_generator_i/window_reg/Q
                         net (fo=3, routed)           0.253     0.071    user_logic_i/TP3_shutter_window_generator_i/window_reg_n_0
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.819    -0.247    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/C
                         clock pessimism              0.182    -0.065    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.070     0.005    user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.614%)  route 0.266ns (65.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.318    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X23Y43         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/Q
                         net (fo=4, routed)           0.266     0.089    user_logic_i/timer_i/slv_reg_reg[6][31]_0[4]
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/clk
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/C
                         clock pessimism              0.182    -0.052    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.075     0.023    user_logic_i/timer_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.088%)  route 0.195ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.556    -0.324    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/out
    SLICE_X24Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.176 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.195     0.020    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[16]
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.820    -0.246    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.182    -0.064    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.017    -0.047    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.086%)  route 0.237ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.582    -0.298    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.170 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.237     0.067    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.856    -0.210    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.187    -0.023    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.022    -0.001    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.315    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=8, routed)           0.167    -0.006    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.193    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.258    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.075    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.133%)  route 0.249ns (56.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/Q
                         net (fo=1, routed)           0.249     0.074    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[5]
    SLICE_X25Y7          LUT3 (Prop_lut3_I1_O)        0.048     0.122 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.122    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[5]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.829    -0.237    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                         clock pessimism              0.182    -0.055    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.107     0.052    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.942%)  route 0.228ns (64.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.563    -0.317    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.189 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=17, routed)          0.228     0.039    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[15]
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.834    -0.232    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism              0.182    -0.050    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.018    -0.032    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.315    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=8, routed)           0.172    -0.002    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.193    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.258    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.075    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y1     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y1     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y2     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y2     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y0     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y0     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X32Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X32Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.076ns (19.445%)  route 4.458ns (80.555%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 36.150 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X36Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDPE (Prop_fdpe_C_Q)         0.456     4.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.097     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.786     6.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X36Y11         LUT3 (Prop_lut3_I2_O)        0.124     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.477     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X36Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.930     7.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.282     8.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.886     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X36Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.570    36.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X36Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.413    36.563    
                         clock uncertainty           -0.035    36.527    
    SLICE_X36Y13         FDPE (Setup_fdpe_C_D)       -0.061    36.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 27.344    

Slack (MET) :             27.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 1.609ns (28.896%)  route 3.959ns (71.104%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 36.138 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.300     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.558    36.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.413    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    36.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 27.403    

Slack (MET) :             27.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.076ns (19.949%)  route 4.318ns (80.051%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.151 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X36Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDPE (Prop_fdpe_C_Q)         0.456     4.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.097     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.786     6.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X36Y11         LUT3 (Prop_lut3_I2_O)        0.124     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.477     6.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X36Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.930     7.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.282     8.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.746     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X36Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X36Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.438    36.589    
                         clock uncertainty           -0.035    36.553    
    SLICE_X36Y12         FDPE (Setup_fdpe_C_D)       -0.061    36.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.492    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 27.510    

Slack (MET) :             27.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.609ns (30.019%)  route 3.751ns (69.981%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 36.140 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.091     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.560    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.413    36.553    
                         clock uncertainty           -0.035    36.517    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.031    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 27.614    

Slack (MET) :             27.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.609ns (30.895%)  route 3.599ns (69.105%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 36.140 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.939     8.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.560    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.435    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.031    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.570    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 27.788    

Slack (MET) :             27.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.609ns (31.138%)  route 3.558ns (68.862%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 36.138 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.899     8.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.558    36.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.413    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    36.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 27.804    

Slack (MET) :             27.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.609ns (31.163%)  route 3.554ns (68.837%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 36.138 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.895     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.558    36.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.413    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    36.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 27.806    

Slack (MET) :             27.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.609ns (31.620%)  route 3.480ns (68.380%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 36.140 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.820     8.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.560    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.413    36.553    
                         clock uncertainty           -0.035    36.517    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.029    36.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 27.883    

Slack (MET) :             27.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.609ns (31.640%)  route 3.476ns (68.360%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 36.140 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.828     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X39Y24         LUT4 (Prop_lut4_I2_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.823     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.817     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.560    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.413    36.553    
                         clock uncertainty           -0.035    36.517    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.031    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 27.888    

Slack (MET) :             27.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.963ns (21.438%)  route 3.529ns (78.562%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.734     3.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.419     3.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.624     5.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y24         LUT5 (Prop_lut5_I3_O)        0.296     5.913 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.872     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.535     8.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.574    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X42Y10         FDRE (Setup_fdre_C_R)       -0.524    35.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.970    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 27.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.588     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/Q
                         net (fo=1, routed)           0.052     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[10]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1/O
                         net (fo=1, routed)           0.000     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C
                         clock pessimism             -0.363     1.313    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.563     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.831     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.364     1.288    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.588     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X37Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.378     1.300    
    SLICE_X37Y11         FDPE (Hold_fdpe_C_D)         0.075     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X31Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.377     1.276    
    SLICE_X31Y0          FDPE (Hold_fdpe_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.563     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.831     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.377     1.275    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.075     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.621%)  route 0.250ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X32Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.250     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.342     1.311    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.621%)  route 0.250ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X32Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.250     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.342     1.311    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.621%)  route 0.250ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X32Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.250     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.342     1.311    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.621%)  route 0.250ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X32Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.250     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.342     1.311    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.621%)  route 0.250ns (60.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X32Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.250     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.342     1.311    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X34Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X34Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X34Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_n }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.103     9.613    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.089    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.103     9.613    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.089    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.103     9.613    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.089    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism             -0.429     9.716    
                         clock uncertainty           -0.103     9.613    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.089    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism             -0.429     9.717    
                         clock uncertainty           -0.103     9.614    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.090    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism             -0.429     9.717    
                         clock uncertainty           -0.103     9.614    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.090    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism             -0.429     9.717    
                         clock uncertainty           -0.103     9.614    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.090    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism             -0.429     9.717    
                         clock uncertainty           -0.103     9.614    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.090    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.353ns = ( 10.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.660    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.147    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism             -0.429     9.718    
                         clock uncertainty           -0.103     9.615    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.091    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.353ns = ( 10.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.660    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.147    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism             -0.429     9.718    
                         clock uncertainty           -0.103     9.615    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.091    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns = ( -0.198 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.157 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=1, routed)           0.125    -0.032    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.866    -0.198    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047    -0.244    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.089    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns = ( -0.316 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.316    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=36, routed)          0.257     0.082    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[7]
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.182    -0.049    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.070     0.021    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 user_logic_i/TP3_shutter_window_generator_i/window_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.790%)  route 0.253ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( -0.245 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X17Y30         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  user_logic_i/TP3_shutter_window_generator_i/window_reg/Q
                         net (fo=3, routed)           0.253     0.073    user_logic_i/TP3_shutter_window_generator_i/window_reg_n_0
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.819    -0.245    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/C
                         clock pessimism              0.182    -0.063    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.070     0.007    user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.614%)  route 0.266ns (65.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns = ( -0.316 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.316    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X23Y43         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/Q
                         net (fo=4, routed)           0.266     0.091    user_logic_i/timer_i/slv_reg_reg[6][31]_0[4]
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/clk
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/C
                         clock pessimism              0.182    -0.050    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.075     0.025    user_logic_i/timer_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.088%)  route 0.195ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns = ( -0.244 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.322ns = ( -0.322 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.556    -0.322    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/out
    SLICE_X24Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.174 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.195     0.022    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[16]
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.820    -0.244    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.182    -0.062    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.017    -0.045    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.086%)  route 0.237ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns = ( -0.208 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( -0.296 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.582    -0.296    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.168 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.237     0.069    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.856    -0.208    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.187    -0.021    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.022     0.001    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( -0.191 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.313    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=8, routed)           0.167    -0.004    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.191    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.256    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.073    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.133%)  route 0.249ns (56.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns = ( -0.235 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/Q
                         net (fo=1, routed)           0.249     0.076    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[5]
    SLICE_X25Y7          LUT3 (Prop_lut3_I1_O)        0.048     0.124 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.124    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[5]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.829    -0.235    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                         clock pessimism              0.182    -0.053    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.107     0.054    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.942%)  route 0.228ns (64.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns = ( -0.315 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.563    -0.315    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.187 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=17, routed)          0.228     0.041    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[15]
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.834    -0.230    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism              0.182    -0.048    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.018    -0.030    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( -0.191 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.313    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=8, routed)           0.172    -0.000    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.191    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.256    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.073    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y3     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y1     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y1     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y2     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y2     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y0     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y0     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack      -84.367ns,  Total Violation     -137.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.367ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.025ns  (logic 1.991ns (3.062%)  route 63.034ns (96.938%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 10822.643 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 10826.971 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664 10826.971    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456 10827.427 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188 10858.614    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522 10859.137 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000 10859.137    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.471 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776 10860.247    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303 10860.550 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000 10860.550    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 10860.926 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.070 10891.996    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.496 10822.642    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.642    
                         clock uncertainty          -14.966 10807.676    
    SLICE_X28Y15         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047 10807.629    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.628    
                         arrival time                       -10891.996    
  -------------------------------------------------------------------
                         slack                                -84.367    

Slack (VIOLATED) :        -53.065ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        33.955ns  (logic 1.991ns (5.864%)  route 31.964ns (94.136%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10822.642 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 10826.971 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664 10826.971    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456 10827.427 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188 10858.614    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522 10859.137 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000 10859.137    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.471 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776 10860.247    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303 10860.550 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000 10860.550    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 10860.926 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10860.926    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.495 10822.641    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.641    
                         clock uncertainty          -14.966 10807.675    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.186 10807.860    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.861    
                         arrival time                       -10860.927    
  -------------------------------------------------------------------
                         slack                                -53.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 0.469ns (3.278%)  route 13.838ns (96.722%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)          13.646    14.684    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    14.795 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[2]
                         net (fo=2, routed)           0.192    14.987    user_logic_i/rtrig_downscaler/count[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I1_O)        0.108    15.095 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.095    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.204 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.204    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.826    -0.240    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty           14.966    14.726    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.159    14.885    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.885    
                         arrival time                          15.204    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             14.403ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.335ns  (logic 0.469ns (1.655%)  route 27.866ns (98.345%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)          13.646    14.684    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    14.795 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[2]
                         net (fo=2, routed)           0.192    14.987    user_logic_i/rtrig_downscaler/count[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I1_O)        0.108    15.095 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.095    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.204 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         14.028    29.232    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.827    -0.239    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.239    
                         clock uncertainty           14.966    14.727    
    SLICE_X28Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    14.829    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.829    
                         arrival time                          29.232    
  -------------------------------------------------------------------
                         slack                                 14.403    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.115    10.258    
                         clock uncertainty           -0.112    10.146    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.622    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism              0.115    10.258    
                         clock uncertainty           -0.112    10.146    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.622    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism              0.115    10.258    
                         clock uncertainty           -0.112    10.146    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.622    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.801    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.143    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism              0.115    10.258    
                         clock uncertainty           -0.112    10.146    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.622    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.622    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism              0.115    10.259    
                         clock uncertainty           -0.112    10.147    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.623    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism              0.115    10.259    
                         clock uncertainty           -0.112    10.147    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.623    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism              0.115    10.259    
                         clock uncertainty           -0.112    10.147    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.623    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.709    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.144    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism              0.115    10.259    
                         clock uncertainty           -0.112    10.147    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.623    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.660    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.728ns = ( -2.728 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.728    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.309 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.752    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.453 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.994    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.870 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.870    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.357 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.357    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.034 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.959    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.265 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.265    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.815 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.972 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.282    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.611 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.200    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.324 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.105    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.229 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.229    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.761 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.761    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.875    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.989    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.228 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.792    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.094 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.520    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.644 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.644    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.102 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.545    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.877 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.660    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.157 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=1, routed)           0.125    -0.032    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.866    -0.200    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233    -0.433    
                         clock uncertainty            0.112    -0.321    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.166    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.316ns = ( -0.316 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.316    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=36, routed)          0.257     0.082    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[7]
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism             -0.005    -0.238    
                         clock uncertainty            0.112    -0.126    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.070    -0.056    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 user_logic_i/TP3_shutter_window_generator_i/window_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.790%)  route 0.253ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X17Y30         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  user_logic_i/TP3_shutter_window_generator_i/window_reg/Q
                         net (fo=3, routed)           0.253     0.073    user_logic_i/TP3_shutter_window_generator_i/window_reg_n_0
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.819    -0.247    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/C
                         clock pessimism             -0.005    -0.252    
                         clock uncertainty            0.112    -0.140    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.070    -0.070    user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.614%)  route 0.266ns (65.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.316ns = ( -0.316 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.316    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X23Y43         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/Q
                         net (fo=4, routed)           0.266     0.091    user_logic_i/timer_i/slv_reg_reg[6][31]_0[4]
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/clk
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/C
                         clock pessimism             -0.005    -0.239    
                         clock uncertainty            0.112    -0.127    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.075    -0.052    user_logic_i/timer_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.088%)  route 0.195ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.322ns = ( -0.322 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.556    -0.322    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/out
    SLICE_X24Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.174 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.195     0.022    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[16]
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.820    -0.246    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism             -0.005    -0.251    
                         clock uncertainty            0.112    -0.139    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.017    -0.122    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.086%)  route 0.237ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.296ns = ( -0.296 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.582    -0.296    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.168 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.237     0.069    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.856    -0.210    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.000    -0.210    
                         clock uncertainty            0.112    -0.098    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.022    -0.076    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.313    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=8, routed)           0.167    -0.004    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.193    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252    -0.445    
                         clock uncertainty            0.112    -0.333    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.150    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.133%)  route 0.249ns (56.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/Q
                         net (fo=1, routed)           0.249     0.076    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[5]
    SLICE_X25Y7          LUT3 (Prop_lut3_I1_O)        0.048     0.124 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.124    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[5]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.829    -0.237    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                         clock pessimism             -0.005    -0.242    
                         clock uncertainty            0.112    -0.130    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.107    -0.023    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.942%)  route 0.228ns (64.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns = ( -0.315 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.563    -0.315    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.187 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=17, routed)          0.228     0.041    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[15]
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.834    -0.232    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism             -0.005    -0.237    
                         clock uncertainty            0.112    -0.125    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.018    -0.107    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.313    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=8, routed)           0.172    -0.000    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.193    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252    -0.445    
                         clock uncertainty            0.112    -0.333    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.150    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack      -84.364ns,  Total Violation     -137.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.364ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.025ns  (logic 1.991ns (3.062%)  route 63.034ns (96.938%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 10822.646 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 10826.971 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664 10826.971    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456 10827.427 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188 10858.614    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522 10859.137 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000 10859.137    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.471 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776 10860.247    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303 10860.550 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000 10860.550    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 10860.926 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.070 10891.996    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.496 10822.645    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.645    
                         clock uncertainty          -14.966 10807.679    
    SLICE_X28Y15         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047 10807.632    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.632    
                         arrival time                       -10891.996    
  -------------------------------------------------------------------
                         slack                                -84.364    

Slack (VIOLATED) :        -53.062ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        33.955ns  (logic 1.991ns (5.864%)  route 31.964ns (94.136%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10822.645 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 10826.971 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.664 10826.971    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y17         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456 10827.427 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)          31.188 10858.614    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522 10859.137 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000 10859.137    user_logic_i/rtrig_downscaler/eqOp_carry_i_6__0_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.471 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[1]
                         net (fo=2, routed)           0.776 10860.247    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.303 10860.550 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000 10860.550    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 10860.926 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10860.926    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.495 10822.644    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.644    
                         clock uncertainty          -14.966 10807.678    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.186 10807.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.864    
                         arrival time                       -10860.927    
  -------------------------------------------------------------------
                         slack                                -53.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 0.469ns (3.278%)  route 13.838ns (96.722%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns = ( -0.238 - 0.000 ) 
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)          13.646    14.684    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    14.795 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[2]
                         net (fo=2, routed)           0.192    14.987    user_logic_i/rtrig_downscaler/count[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I1_O)        0.108    15.095 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.095    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.204 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.204    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.826    -0.238    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X28Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.238    
                         clock uncertainty           14.966    14.728    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.159    14.887    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.887    
                         arrival time                          15.204    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             14.401ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.335ns  (logic 0.469ns (1.655%)  route 27.866ns (98.345%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns = ( -0.237 - 0.000 ) 
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.556     0.896    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X27Y18         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)          13.646    14.684    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    14.795 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5__0/O[2]
                         net (fo=2, routed)           0.192    14.987    user_logic_i/rtrig_downscaler/count[11]
    SLICE_X28Y16         LUT3 (Prop_lut3_I1_O)        0.108    15.095 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.095    user_logic_i/rtrig_downscaler/eqOp_carry_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.204 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         14.028    29.232    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.827    -0.237    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y15         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.237    
                         clock uncertainty           14.966    14.729    
    SLICE_X28Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    14.831    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.831    
                         arrival time                          29.232    
  -------------------------------------------------------------------
                         slack                                 14.401    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 5.483ns (47.561%)  route 6.045ns (52.439%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 10.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.924     8.799    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.497    10.145    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y36         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism              0.115    10.260    
                         clock uncertainty           -0.112    10.148    
    SLICE_X30Y36         FDRE (Setup_fdre_C_R)       -0.524     9.624    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]/C
                         clock pessimism              0.115    10.261    
                         clock uncertainty           -0.112    10.149    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.625    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]/C
                         clock pessimism              0.115    10.261    
                         clock uncertainty           -0.112    10.149    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.625    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]/C
                         clock pessimism              0.115    10.261    
                         clock uncertainty           -0.112    10.149    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.625    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.483ns (47.944%)  route 5.953ns (52.056%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 10.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.832     8.707    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.498    10.146    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y37         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]/C
                         clock pessimism              0.115    10.261    
                         clock uncertainty           -0.112    10.149    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     9.625    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.353ns = ( 10.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.658    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.147    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]/C
                         clock pessimism              0.115    10.262    
                         clock uncertainty           -0.112    10.150    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.626    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 5.483ns (48.151%)  route 5.904ns (51.849%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.353ns = ( 10.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.668    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X35Y32         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -2.311 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][2]/Q
                         net (fo=1, routed)           0.557    -1.754    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][2]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.299    -1.455 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.459    -0.996    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124    -0.872 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.872    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.359 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.359    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.036 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_14/O[1]
                         net (fo=2, routed)           0.993     0.957    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[5]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.306     1.263 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.813 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.970 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.310     2.280    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.609 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.589     3.198    user_logic_i/trigger_masker_i/input[2]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.322 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=6, routed)           0.780     4.103    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.227 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27/O
                         net (fo=1, routed)           0.000     4.227    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_27_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.759 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.759    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_24_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.873    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_22_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.987 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.987    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_20_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.226 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_14/O[2]
                         net (fo=1, routed)           0.565     5.790    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[14]
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.302     6.092 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15/O
                         net (fo=2, routed)           0.426     6.518    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_15_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.642 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9/O
                         net (fo=1, routed)           0.000     6.642    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_i_9_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.100 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3/CO[1]
                         net (fo=2, routed)           0.443     7.543    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_reg_i_3_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.332     7.875 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.783     8.658    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.499    10.147    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/clk
    SLICE_X30Y38         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]/C
                         clock pessimism              0.115    10.262    
                         clock uncertainty           -0.112    10.150    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524     9.626    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns = ( -0.198 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    u_ila_0/inst/ila_core_inst/out
    SLICE_X28Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.159 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=1, routed)           0.125    -0.034    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.866    -0.198    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y3          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233    -0.431    
                         clock uncertainty            0.112    -0.319    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.164    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.318    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=36, routed)          0.257     0.080    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[7]
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism             -0.005    -0.236    
                         clock uncertainty            0.112    -0.124    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.070    -0.054    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 user_logic_i/TP3_shutter_window_generator_i/window_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.790%)  route 0.253ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( -0.245 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X17Y30         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  user_logic_i/TP3_shutter_window_generator_i/window_reg/Q
                         net (fo=3, routed)           0.253     0.071    user_logic_i/TP3_shutter_window_generator_i/window_reg_n_0
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.819    -0.245    user_logic_i/TP3_shutter_window_generator_i/clk
    SLICE_X25Y29         FDRE                                         r  user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]/C
                         clock pessimism             -0.005    -0.250    
                         clock uncertainty            0.112    -0.138    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.070    -0.068    user_logic_i/TP3_shutter_window_generator_i/window_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.614%)  route 0.266ns (65.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.562    -0.318    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X23Y43         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[6][4]/Q
                         net (fo=4, routed)           0.266     0.089    user_logic_i/timer_i/slv_reg_reg[6][31]_0[4]
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/clk
    SLICE_X19Y41         FDRE                                         r  user_logic_i/timer_i/count_reg[4]/C
                         clock pessimism             -0.005    -0.237    
                         clock uncertainty            0.112    -0.125    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.075    -0.050    user_logic_i/timer_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.088%)  route 0.195ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns = ( -0.244 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.556    -0.324    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/out
    SLICE_X24Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.176 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.195     0.020    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[16]
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.820    -0.244    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X21Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism             -0.005    -0.249    
                         clock uncertainty            0.112    -0.137    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.017    -0.120    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.086%)  route 0.237ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns = ( -0.208 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.582    -0.298    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.170 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.237     0.067    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.856    -0.208    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.000    -0.208    
                         clock uncertainty            0.112    -0.096    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.022    -0.074    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( -0.191 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.315    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=8, routed)           0.167    -0.006    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][7]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.191    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252    -0.443    
                         clock uncertainty            0.112    -0.331    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.148    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.133%)  route 0.249ns (56.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns = ( -0.235 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/Q
                         net (fo=1, routed)           0.249     0.074    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[5]
    SLICE_X25Y7          LUT3 (Prop_lut3_I1_O)        0.048     0.122 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.122    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[5]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.829    -0.235    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                         clock pessimism             -0.005    -0.240    
                         clock uncertainty            0.112    -0.128    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.107    -0.021    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.942%)  route 0.228ns (64.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.563    -0.317    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.189 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=17, routed)          0.228     0.039    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[15]
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.834    -0.230    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X14Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism             -0.005    -0.235    
                         clock uncertainty            0.112    -0.123    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.018    -0.105    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( -0.191 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.565    -0.315    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X7Y12          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=8, routed)           0.172    -0.002    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][8]
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.873    -0.191    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y2          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252    -0.443    
                         clock uncertainty            0.112    -0.331    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.148    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism             -0.429     9.778    
                         clock uncertainty           -0.112     9.667    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.262    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[0]/C
                         clock pessimism             -0.429     9.777    
                         clock uncertainty           -0.112     9.666    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.261    user_logic_i/sin_fb_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism             -0.429     9.777    
                         clock uncertainty           -0.112     9.666    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.261    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism             -0.429     9.777    
                         clock uncertainty           -0.112     9.666    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.261    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.951%)  route 0.262ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.262     0.081    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X22Y48         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.831    -0.235    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X22Y48         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.187    -0.048    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.140    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.114    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.114    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.114    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X21Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X21Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X21Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.139    user_logic_i/timer_i/fsm_cnt/cps_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/C
                         clock pessimism              0.187    -0.046    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.187    -0.046    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/C
                         clock pessimism              0.187    -0.046    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.047    -0.280    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.047    -0.280    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.292ns = ( 10.208 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.208    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism              0.114    10.322    
                         clock uncertainty           -0.112    10.210    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.805    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[0]/C
                         clock pessimism              0.114    10.321    
                         clock uncertainty           -0.112    10.209    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.804    user_logic_i/sin_fb_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism              0.114    10.321    
                         clock uncertainty           -0.112    10.209    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.804    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 10.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.207    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism              0.114    10.321    
                         clock uncertainty           -0.112    10.209    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.804    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.951%)  route 0.262ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.262     0.083    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X22Y48         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.831    -0.235    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X22Y48         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.000    -0.235    
                         clock uncertainty            0.112    -0.123    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.215    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.189    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.189    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.189    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X21Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.234    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X21Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X21Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    user_logic_i/timer_i/fsm_cnt/cps_reg[1]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/C
                         clock pessimism              0.000    -0.233    
                         clock uncertainty            0.112    -0.121    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.188    user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.000    -0.233    
                         clock uncertainty            0.112    -0.121    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.188    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/C
                         clock pessimism              0.000    -0.233    
                         clock uncertainty            0.112    -0.121    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.188    user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.233    -0.466    
                         clock uncertainty            0.112    -0.355    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233    -0.466    
                         clock uncertainty            0.112    -0.355    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.196    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.192    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism              0.114    10.324    
                         clock uncertainty           -0.112    10.212    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[0]/C
                         clock pessimism              0.114    10.323    
                         clock uncertainty           -0.112    10.211    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.806    user_logic_i/sin_fb_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism              0.114    10.323    
                         clock uncertainty           -0.112    10.211    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.806    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.742ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.742    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.286 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.041    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism              0.114    10.323    
                         clock uncertainty           -0.112    10.211    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.806    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.951%)  route 0.262ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( -0.233 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.262     0.081    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X22Y48         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.831    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X22Y48         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.000    -0.233    
                         clock uncertainty            0.112    -0.121    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.213    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.187    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.187    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.187    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.114    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X21Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X21Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X21Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.212    user_logic_i/timer_i/fsm_cnt/cps_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/C
                         clock pessimism              0.000    -0.231    
                         clock uncertainty            0.112    -0.119    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.186    user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.000    -0.231    
                         clock uncertainty            0.112    -0.119    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.186    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.323    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.182 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.161    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/C
                         clock pessimism              0.000    -0.231    
                         clock uncertainty            0.112    -0.119    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.186    user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.233    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233    -0.464    
                         clock uncertainty            0.112    -0.353    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.456ns (9.235%)  route 4.482ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.482     2.198    user_logic_i/rst
    SLICE_X36Y56         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X36Y56         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X36Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.456ns (9.243%)  route 4.477ns (90.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 10.210 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.477     2.194    user_logic_i/rst
    SLICE_X37Y56         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.562    10.210    user_logic_i/clk
    SLICE_X37Y56         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism             -0.429     9.780    
                         clock uncertainty           -0.103     9.677    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405     9.272    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[0]/C
                         clock pessimism             -0.429     9.779    
                         clock uncertainty           -0.103     9.676    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.271    user_logic_i/sin_fb_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism             -0.429     9.779    
                         clock uncertainty           -0.103     9.676    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.271    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.456ns (9.534%)  route 4.327ns (90.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 10.209 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns = ( -2.740 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.656    -2.740    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.284 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         4.327     2.043    user_logic_i/rst
    SLICE_X36Y57         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        1.561    10.209    user_logic_i/clk
    SLICE_X36Y57         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism             -0.429     9.779    
                         clock uncertainty           -0.103     9.676    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.271    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  7.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.951%)  route 0.262ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( -0.233 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.262     0.083    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X22Y48         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.831    -0.233    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X22Y48         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]/C
                         clock pessimism              0.187    -0.046    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.138    user_logic_i/timer_i/fsm_cnt/ccntr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    user_logic_i/timer_i/fsm_cnt/ccntr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    user_logic_i/timer_i/fsm_cnt/ccntr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    user_logic_i/timer_i/fsm_cnt/ccntr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.296     0.116    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X21Y46         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.832    -0.232    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X21Y46         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/cps_reg[1]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X21Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.137    user_logic_i/timer_i/fsm_cnt/cps_reg[1]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]/C
                         clock pessimism              0.187    -0.044    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    user_logic_i/timer_i/fsm_cnt/ccntr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]/C
                         clock pessimism              0.187    -0.044    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    user_logic_i/timer_i/fsm_cnt/ccntr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.124%)  route 0.343ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.321ns = ( -0.321 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.557    -0.321    user_logic_i/clk
    SLICE_X23Y52         FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.180 f  user_logic_i/rst_reg/Q
                         net (fo=491, routed)         0.343     0.163    user_logic_i/timer_i/fsm_cnt/out
    SLICE_X20Y47         FDCE                                         f  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    user_logic_i/timer_i/fsm_cnt/clk
    SLICE_X20Y47         FDCE                                         r  user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]/C
                         clock pessimism              0.187    -0.044    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    user_logic_i/timer_i/fsm_cnt/ccntr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.047    -0.278    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.339%)  route 0.132ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns = ( -0.314 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.564    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5326, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.047    -0.278    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.676%)  route 3.380ns (80.324%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.642     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X40Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.696%)  route 3.376ns (80.304%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.638     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X41Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 28.312    

Slack (MET) :             28.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.696%)  route 3.376ns (80.304%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.638     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X41Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 28.312    

Slack (MET) :             28.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.696%)  route 3.376ns (80.304%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.638     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X41Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 28.312    

Slack (MET) :             28.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.696%)  route 3.376ns (80.304%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.732     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     4.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.905     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.166     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.638     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X41Y11         FDCE (Recov_fdce_C_CLR)     -0.405    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 28.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.428%)  route 0.189ns (53.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.428%)  route 0.189ns (53.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.428%)  route 0.189ns (53.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.428%)  route 0.189ns (53.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.827     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.182%)  route 0.199ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.559     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.829     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X32Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.393    





