$date
  Thu Dec 14 15:37:51 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ic_selector_tb $end
$var reg 1 ! clk $end
$var reg 1 " rw $end
$var reg 3 # a[15:13] $end
$var reg 1 $ nce_rom $end
$var reg 1 % nce_ram $end
$var reg 1 & ce_ram $end
$var reg 1 ' nce_key $end
$var reg 1 ( e_lcd $end
$var reg 1 ) nwe $end
$var reg 1 * noe $end
$scope module ic_selector_0 $end
$var reg 1 + clk $end
$var reg 1 , rw $end
$var reg 3 - a[15:13] $end
$var reg 1 . nce_rom $end
$var reg 1 / nce_ram $end
$var reg 1 0 ce_ram $end
$var reg 1 1 nce_key $end
$var reg 1 2 e_lcd $end
$var reg 1 3 nwe $end
$var reg 1 4 noe $end
$var reg 1 5 i_ce_ram $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b000 #
1$
0%
1&
1'
0(
1)
1*
0+
0,
b000 -
1.
0/
10
11
02
13
14
15
#1000000
b001 #
1%
0&
b001 -
1/
00
05
#2000000
b010 #
b010 -
#3000000
b011 #
b011 -
#4000000
b100 #
b100 -
#5000000
b101 #
b101 -
#6000000
b110 #
0'
b110 -
01
#7000000
b111 #
0$
1'
b111 -
0.
11
#8000000
1"
b000 #
1$
0%
1&
1,
b000 -
1.
0/
10
15
#9000000
b001 #
1%
0&
b001 -
1/
00
05
#10000000
b010 #
b010 -
#11000000
b011 #
b011 -
#12000000
b100 #
b100 -
#13000000
b101 #
b101 -
#14000000
b110 #
0'
b110 -
01
#15000000
b111 #
0$
1'
b111 -
0.
11
#16000000
1!
0"
b000 #
1$
0%
1&
0)
1+
0,
b000 -
1.
0/
10
03
15
#17000000
b001 #
1%
0&
b001 -
1/
00
05
#18000000
b010 #
b010 -
#19000000
b011 #
b011 -
#20000000
b100 #
1(
b100 -
12
#21000000
b101 #
0(
b101 -
02
#22000000
b110 #
0'
b110 -
01
#23000000
b111 #
0$
1'
b111 -
0.
11
#24000000
1"
b000 #
1$
0%
1&
1)
0*
1,
b000 -
1.
0/
10
13
04
15
#25000000
b001 #
1%
0&
b001 -
1/
00
05
#26000000
b010 #
b010 -
#27000000
b011 #
b011 -
#28000000
b100 #
1(
b100 -
12
#29000000
b101 #
0(
b101 -
02
#30000000
b110 #
0'
b110 -
01
#31000000
b111 #
0$
1'
b111 -
0.
11
#32000000
