<?xml version="1.0" ?>

<!--
    Escape Characters
    "   &quot;
    '   &apos;
    <   &lt;
    >   &gt;
    &   &amp;
    \n  &#10;
    \t  &#x9;
-->

<verilog>
    <libraries>
        <library>library ieee;</library>
        <library>use ieee.std_logic_1164.all;</library>
        <library>use ieee.numeric_std.all;</library>
    </libraries>
    <module>module $comp_name(&#10;$signals&#10;&#x9;);&#10;&#10;$portDef&#10;&#10;$arch&#10;endmodule</module>

    <signalDeclaration>$sig_name</signalDeclaration>
    <portDeclaration>$mode $size $name;</portDeclaration>
    <intSigDeclaration>reg $int_sig_type $int_sig_name;</intSigDeclaration>
    <architecture>$int_sig_declaration&#10;&#10;$arch_elements&#10;</architecture>
    <stateNamesDeclarations>parameter $stateName WPI;</stateNamesDeclarations>
    <arrayPackage>-- Package&#10;library ieee;&#10;use ieee.std_logic_1164.all;&#10;use ieee.numeric_std.all;&#10;package arrayPackage is&#10;$arrays&#10;$Component&#10;end arrayPackage;&#10;package body arrayPackage is&#10;end arrayPackage;&#10;&#10;</arrayPackage>
    <arrayType>type $arrayName is array($arraySize downto 0) of $signalType($arrayLength downto 0);&#10;</arrayType>
    <process>always @($input_signals)&#10;&#x9;begin&#10;&#x9;// Complete the process if required&#10;$default_assignments&#x9;end</process>
    <ifStatement>if ( $assignment ) begin&#10;$default_assignments&#x9;$else</ifStatement>
    <elseStatement>else$default_assignments</elseStatement>
    <case>&#x9;case ( $stateType )$whenCase&#10;&#x9;&#x9;default :&#10;&#x9;&#x9;&#x9;begin&#10;&#10;&#x9;&#x9;&#x9;end&#10;&#x9;endcase&#10;</case>
    <sigAssingn>$output_signal = $value;</sigAssingn>
    <processAssign>$output_signal &lt;= $value;</processAssign>
    <portAssign>$output_signal &lt;= $value</portAssign>
    <concurrentstmt>assign $statement // Complete the concurrent statement if required</concurrentstmt>
    <instance>$instance_label: $instance -- Complete the concurrent statement if required&#10;port map(&#10;$portAssign&#10;&#x9;);</instance>
    <component>component $model is&#10;port(&#10;$ports&#10;);&#10;end component $model; </component>

</verilog>