{
  "Top": "myFuncAccel",
  "RtlTop": "myFuncAccel",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "42001",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myFuncAccel",
    "Version": "1.0",
    "DisplayName": "Myfuncaccel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/myAccel.c"],
    "Vhdl": [
      "impl\/vhdl\/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel_fcmp_32ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/myFuncAccel_fcmp_32ns_32ns_1_1_1.v",
      "impl\/verilog\/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/myFuncAccel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/myFuncAccel_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/skalogerakis\/TUC_Projects\/TUC_HLS\/MyCode\/vHLS\/algHLS\/Optimazation_2\/.autopilot\/db\/myFuncAccel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "myFuncAccel_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name myFuncAccel_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data0_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "data0_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data0_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data0_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data0_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data0_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data0_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data0_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data0_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "data1_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "data1_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data1_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data1_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data1_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data1_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data1_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data1_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data1_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "data2_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "data2_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data2_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data2_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data2_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data2_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data2_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data2_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "data2_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "dim": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "threshold": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "threshold": {
      "dir": "in",
      "width": "32"
    },
    "data0_req_din": {
      "dir": "out",
      "width": "1"
    },
    "data0_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data0_req_write": {
      "dir": "out",
      "width": "1"
    },
    "data0_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data0_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "data0_address": {
      "dir": "out",
      "width": "32"
    },
    "data0_datain": {
      "dir": "in",
      "width": "32"
    },
    "data0_dataout": {
      "dir": "out",
      "width": "32"
    },
    "data0_size": {
      "dir": "out",
      "width": "32"
    },
    "data1_req_din": {
      "dir": "out",
      "width": "1"
    },
    "data1_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data1_req_write": {
      "dir": "out",
      "width": "1"
    },
    "data1_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data1_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "data1_address": {
      "dir": "out",
      "width": "32"
    },
    "data1_datain": {
      "dir": "in",
      "width": "32"
    },
    "data1_dataout": {
      "dir": "out",
      "width": "32"
    },
    "data1_size": {
      "dir": "out",
      "width": "32"
    },
    "data2_req_din": {
      "dir": "out",
      "width": "1"
    },
    "data2_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data2_req_write": {
      "dir": "out",
      "width": "1"
    },
    "data2_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data2_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "data2_address": {
      "dir": "out",
      "width": "32"
    },
    "data2_datain": {
      "dir": "in",
      "width": "32"
    },
    "data2_dataout": {
      "dir": "out",
      "width": "32"
    },
    "data2_size": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "size": {
      "interfaceRef": "size",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "dim": {
      "interfaceRef": "dim",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "threshold": {
      "interfaceRef": "threshold",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "data0": {
      "interfaceRef": "data0",
      "dir": "inout"
    },
    "data1": {
      "interfaceRef": "data1",
      "dir": "inout"
    },
    "data2": {
      "interfaceRef": "data2",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myFuncAccel"},
    "Metrics": {"myFuncAccel": {
        "Latency": {
          "LatencyBest": "42001",
          "LatencyAvg": "",
          "LatencyWorst": "46001",
          "PipelineIIMin": "42002",
          "PipelineIIMax": "46002",
          "PipelineII": "42002 ~ 46002",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "sizeLoop",
            "TripCount": "1000",
            "LatencyMin": "42000",
            "LatencyMax": "46000",
            "Latency": "42000 ~ 46000",
            "PipelineII": "",
            "PipelineDepthMin": "42",
            "PipelineDepthMax": "46",
            "PipelineDepth": "42 ~ 46",
            "Loops": [{
                "Name": "zeroAsn",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "4",
                "Latency": "0 ~ 4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "1172",
          "LUT": "1568",
          "BRAM_18K": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myFuncAccel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-11-18 13:35:10 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
