                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Jan_6_16:21:35_2022_+0800
top_name: ysyx_210448
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  Latch inferred in design ysyx_210448_exe_stage read with 'hdlin_check_no_latch' (ELAB-395)
****** Message Summary: 0 Error(s), 1 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
281480.1  281480.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
26856  26856  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210448
Date   : Thu Jan  6 18:07:29 2022
****************************************
    
Number of ports:                         9617
Number of nets:                         35857
Number of cells:                        27082
Number of combinational cells:          22200
Number of sequential cells:              4656
Number of macros/black boxes:               0
Number of buf/inv:                       4515
Number of references:                       4
Combinational area:             162500.252281
Buf/Inv area:                    20065.760732
Noncombinational area:          118979.839233
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                281480.091515
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------
ysyx_210448                       281480.0915    100.0    1180.7344       0.0000  0.0000  ysyx_210448
ysyx_210448_CPU                   269835.4682     95.9       5.3792       0.0000  0.0000  ysyx_210448_cpu_0
ysyx_210448_CPU/ysyx_210448_EXE_MEM
                                    8817.8538      3.1    1863.8928    6953.9610  0.0000  ysyx_210448_EXE_MEM_0
ysyx_210448_CPU/ysyx_210448_ID_EXE
                                   13940.1972      5.0    2969.3184   10970.8788  0.0000  ysyx_210448_ID_EXE_0
ysyx_210448_CPU/ysyx_210448_IF_ID   3195.2449      1.1     665.6760    2529.5689  0.0000  ysyx_210448_IF_ID_0
ysyx_210448_CPU/ysyx_210448_MEM_WB
                                   11775.0691      4.2    3854.1968    7920.8723  0.0000  ysyx_210448_MEM_WB_0
ysyx_210448_CPU/ysyx_210448_Pause   6241.2169      2.2    2919.5608    3321.6561  0.0000  ysyx_210448_pause_0
ysyx_210448_CPU/ysyx_210448_cpu_abtiter
                                    3032.5240      1.1    3032.5240       0.0000  0.0000  ysyx_210448_cpu_abtiter_0
ysyx_210448_CPU/ysyx_210448_exe_stage
                                   57078.6912     20.3   52070.6558    5008.0354  0.0000  ysyx_210448_exe_stage_0
ysyx_210448_CPU/ysyx_210448_id_stage
                                    1139.0456      0.4    1139.0456       0.0000  0.0000  ysyx_210448_id_stage_0
ysyx_210448_CPU/ysyx_210448_if_stage
                                    8505.8601      3.0    4315.4632    4190.3969  0.0000  ysyx_210448_if_stage_0
ysyx_210448_CPU/ysyx_210448_mem_stage
                                    8526.0320      3.0    8500.4808      25.5512  0.0000  ysyx_210448_mem_stage_0
ysyx_210448_CPU/ysyx_210448_wb_stage
                                  147578.3542     52.4     200.3752       0.0000  0.0000  ysyx_210448_wb_stage_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR
                                   45501.3087     16.2   18126.5591   19751.0783  0.0000  ysyx_210448_CSR_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint
                                    7623.6713      2.7    4353.1176    3270.5537  0.0000  ysyx_210448_clint_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_Regfile
                                  101876.6703     36.2   51183.0878   50693.5825  0.0000  ysyx_210448_regfile_0
ysyx_210448_u_axi_rw               10463.8889      3.7    6120.1848    4343.7041  0.0000  ysyx_210448_axi_rw_0
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------
Total                                                   162500.2523  118979.8392  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210448
Date   : Thu Jan  6 18:07:26 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg/Q (LVT_DQHDV2)
                                                        0.1022    0.2573     0.2573 r
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1 (net)
                                                2                 0.0000     0.2573 r
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1 (ysyx_210448_pause_0)
                                                                  0.0000     0.2573 r
  ysyx_210448_CPU/p_ready1 (net)                                  0.0000     0.2573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/p_ready1 (ysyx_210448_exe_stage_0)
                                                                  0.0000     0.2573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/p_ready1 (net)            0.0000     0.2573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U622/I (LVT_INHDV4)
                                                        0.1022    0.0000     0.2573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U622/ZN (LVT_INHDV4)
                                                        0.0608    0.0539     0.3112 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n121 (net)
                                                5                 0.0000     0.3112 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U671/I (LVT_BUFHDV8)
                                                        0.0608    0.0000     0.3112 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U671/Z (LVT_BUFHDV8)
                                                        0.0744    0.1158     0.4270 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n434 (net)
                                               16                 0.0000     0.4270 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U92/I (LVT_INHDV6)
                                                        0.0744    0.0000     0.4270 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U92/ZN (LVT_INHDV6)
                                                        0.1909    0.1259     0.5529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n40 (net)
                                               30                 0.0000     0.5529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U485/A2 (LVT_NAND2HDV1)
                                                        0.1909    0.0000     0.5529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U485/ZN (LVT_NAND2HDV1)
                                                        0.0821    0.0733     0.6261 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n144 (net)
                                                1                 0.0000     0.6261 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U763/A2 (LVT_AND2HDV4)
                                                        0.0821    0.0000     0.6261 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U763/Z (LVT_AND2HDV4)
                                                        0.1020    0.1591     0.7852 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3967 (net)
                                               15                 0.0000     0.7852 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1417/I (LVT_INHDV2)
                                                        0.1020    0.0000     0.7852 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1417/ZN (LVT_INHDV2)
                                                        0.4104    0.2491     1.0343 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1484 (net)
                                               24                 0.0000     1.0343 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1418/A1 (LVT_XNOR2HDV1)
                                                        0.4104    0.0000     1.0343 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1418/ZN (LVT_XNOR2HDV1)
                                                        0.1474    0.2253     1.2595 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1498 (net)
                                                4                 0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1424/A1 (LVT_NAND4HDV1)
                                                        0.1474    0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1424/ZN (LVT_NAND4HDV1)
                                                        0.1403    0.1072     1.3667 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n763 (net)
                                                1                 0.0000     1.3667 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1425/A2 (LVT_NOR2HDV1)
                                                        0.1403    0.0000     1.3667 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1425/ZN (LVT_NOR2HDV1)
                                                        0.1132    0.0919     1.4586 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n772 (net)
                                                1                 0.0000     1.4586 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1452/A2 (LVT_NAND4HDV1)
                                                        0.1132    0.0000     1.4586 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1452/ZN (LVT_NAND4HDV1)
                                                        0.1325    0.1082     1.5669 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n793 (net)
                                                1                 0.0000     1.5669 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1500/A1 (LVT_NOR2HDV1)
                                                        0.1325    0.0000     1.5669 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1500/ZN (LVT_NOR2HDV1)
                                                        0.2979    0.1950     1.7618 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n869 (net)
                                                2                 0.0000     1.7618 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U655/S (LVT_MUX2NHDV1)
                                                        0.2979    0.0000     1.7618 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U655/ZN (LVT_MUX2NHDV1)
                                                        0.0984    0.0718     1.8337 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n794 (net)
                                                1                 0.0000     1.8337 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1501/B (LVT_AOI21HDV1)
                                                        0.0984    0.0000     1.8337 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1501/ZN (LVT_AOI21HDV1)
                                                        0.1522    0.0941     1.9277 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n821 (net)
                                                1                 0.0000     1.9277 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U52/A3 (LVT_NAND4HDV1)
                                                        0.1522    0.0000     1.9277 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U52/ZN (LVT_NAND4HDV1)
                                                        0.1530    0.1310     2.0587 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n826 (net)
                                                1                 0.0000     2.0587 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1510/A1 (LVT_NAND2HDV2)
                                                        0.1530    0.0000     2.0587 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1510/ZN (LVT_NAND2HDV2)
                                                        0.1045    0.0863     2.1450 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3720 (net)
                                                3                 0.0000     2.1450 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1571/A1 (LVT_NAND2HDV2)
                                                        0.1045    0.0000     2.1450 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1571/ZN (LVT_NAND2HDV2)
                                                        0.1235    0.0975     2.2425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3965 (net)
                                                4                 0.0000     2.2425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1572/I (LVT_BUFHDV4)
                                                        0.1235    0.0000     2.2425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1572/Z (LVT_BUFHDV4)
                                                        0.0571    0.1218     2.3643 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3961 (net)
                                                9                 0.0000     2.3643 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4976/A1 (LVT_IOA22HDV2)
                                                        0.0571    0.0000     2.3643 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4976/ZN (LVT_IOA22HDV2)
                                                        0.1141    0.1416     2.5059 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3947 (net)
                                                2                 0.0000     2.5059 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4979/A1 (LVT_OR2HDV1)
                                                        0.1141    0.0000     2.5059 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4979/Z (LVT_OR2HDV1)
                                                        0.0957    0.2019     2.7078 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5421 (net)
                                                3                 0.0000     2.7078 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4994/A1 (LVT_AOI21HDV1)
                                                        0.0957    0.0000     2.7078 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4994/ZN (LVT_AOI21HDV1)
                                                        0.1814    0.1298     2.8376 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5427 (net)
                                                2                 0.0000     2.8376 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5000/A1 (LVT_OAI21HDV1)
                                                        0.1814    0.0000     2.8376 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5000/ZN (LVT_OAI21HDV1)
                                                        0.0795    0.0747     2.9123 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3957 (net)
                                                1                 0.0000     2.9123 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5001/B (LVT_AOI21HDV1)
                                                        0.0795    0.0000     2.9123 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5001/ZN (LVT_AOI21HDV1)
                                                        0.1798    0.1176     3.0299 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5444 (net)
                                                2                 0.0000     3.0299 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5060/A1 (LVT_OAI21HDV1)
                                                        0.1798    0.0000     3.0299 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5060/ZN (LVT_OAI21HDV1)
                                                        0.1037    0.0923     3.1222 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5514 (net)
                                                2                 0.0000     3.1222 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5081/A2 (LVT_AOI21HDV1)
                                                        0.1037    0.0000     3.1222 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5081/ZN (LVT_AOI21HDV1)
                                                        0.1817    0.1434     3.2656 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5607 (net)
                                                2                 0.0000     3.2656 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5160/A1 (LVT_OAI21HDV1)
                                                        0.1817    0.0000     3.2656 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5160/ZN (LVT_OAI21HDV1)
                                                        0.1180    0.1063     3.3720 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5765 (net)
                                                2                 0.0000     3.3720 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5165/A1 (LVT_AOI21HDV2)
                                                        0.1180    0.0000     3.3720 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5165/ZN (LVT_AOI21HDV2)
                                                        0.1715    0.1258     3.4977 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5773 (net)
                                                2                 0.0000     3.4977 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5168/A1 (LVT_OAI21HDV2)
                                                        0.1715    0.0000     3.4977 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5168/ZN (LVT_OAI21HDV2)
                                                        0.1024    0.0882     3.5860 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5780 (net)
                                                2                 0.0000     3.5860 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5172/A1 (LVT_AOI21HDV2)
                                                        0.1024    0.0000     3.5860 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5172/ZN (LVT_AOI21HDV2)
                                                        0.2123    0.1459     3.7319 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5788 (net)
                                                2                 0.0000     3.7319 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5176/A1 (LVT_OAI21HDV4)
                                                        0.2123    0.0000     3.7319 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5176/ZN (LVT_OAI21HDV4)
                                                        0.0968    0.0799     3.8118 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5795 (net)
                                                2                 0.0000     3.8118 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5181/A1 (LVT_AOI21HDV4)
                                                        0.0968    0.0000     3.8118 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5181/ZN (LVT_AOI21HDV4)
                                                        0.1396    0.1041     3.9159 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5803 (net)
                                                2                 0.0000     3.9159 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5183/A1 (LVT_OAI21HDV4)
                                                        0.1396    0.0000     3.9159 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5183/ZN (LVT_OAI21HDV4)
                                                        0.0973    0.0730     3.9889 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5807 (net)
                                                2                 0.0000     3.9889 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5184/A1 (LVT_AOI21HDV4)
                                                        0.0973    0.0000     3.9889 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5184/ZN (LVT_AOI21HDV4)
                                                        0.1396    0.1042     4.0930 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5818 (net)
                                                2                 0.0000     4.0930 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5185/A1 (LVT_OAI21HDV4)
                                                        0.1396    0.0000     4.0930 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5185/ZN (LVT_OAI21HDV4)
                                                        0.0973    0.0730     4.1661 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5824 (net)
                                                2                 0.0000     4.1661 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5186/A1 (LVT_AOI21HDV4)
                                                        0.0973    0.0000     4.1661 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5186/ZN (LVT_AOI21HDV4)
                                                        0.1195    0.0927     4.2588 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4086 (net)
                                                2                 0.0000     4.2588 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U16/A1 (LVT_OAI21HDV2)
                                                        0.1195    0.0000     4.2588 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U16/ZN (LVT_OAI21HDV2)
                                                        0.0910    0.0726     4.3314 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4220 (net)
                                                2                 0.0000     4.3314 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5315/A1 (LVT_AOI21HDV2)
                                                        0.0910    0.0000     4.3314 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5315/ZN (LVT_AOI21HDV2)
                                                        0.1715    0.1214     4.4528 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4230 (net)
                                                2                 0.0000     4.4528 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5323/A1 (LVT_OAI21HDV2)
                                                        0.1715    0.0000     4.4528 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5323/ZN (LVT_OAI21HDV2)
                                                        0.0975    0.0844     4.5372 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4240 (net)
                                                2                 0.0000     4.5372 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5331/A1 (LVT_AOI21HDV1)
                                                        0.0975    0.0000     4.5372 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5331/ZN (LVT_AOI21HDV1)
                                                        0.2804    0.1832     4.7205 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4371 (net)
                                                2                 0.0000     4.7205 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5437/A1 (LVT_OAI21HDV4)
                                                        0.2804    0.0000     4.7205 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5437/ZN (LVT_OAI21HDV4)
                                                        0.0850    0.0727     4.7931 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4381 (net)
                                                2                 0.0000     4.7931 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5444/A1 (LVT_AOI21HDV1)
                                                        0.0850    0.0000     4.7931 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5444/ZN (LVT_AOI21HDV1)
                                                        0.2804    0.1811     4.9742 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4596 (net)
                                                2                 0.0000     4.9742 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5596/A1 (LVT_OAI21HDV4)
                                                        0.2804    0.0000     4.9742 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5596/ZN (LVT_OAI21HDV4)
                                                        0.0876    0.0749     5.0491 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4606 (net)
                                                2                 0.0000     5.0491 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U99/A1 (LVT_AOI21HDV2)
                                                        0.0876    0.0000     5.0491 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U99/ZN (LVT_AOI21HDV2)
                                                        0.2123    0.1434     5.1925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4617 (net)
                                                2                 0.0000     5.1925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5607/A1 (LVT_OAI21HDV4)
                                                        0.2123    0.0000     5.1925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5607/ZN (LVT_OAI21HDV4)
                                                        0.0846    0.0697     5.2622 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4626 (net)
                                                2                 0.0000     5.2622 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5614/A1 (LVT_AOI21HDV1)
                                                        0.0846    0.0000     5.2622 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5614/ZN (LVT_AOI21HDV1)
                                                        0.2213    0.1494     5.4116 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4636 (net)
                                                2                 0.0000     5.4116 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5621/A1 (LVT_OAI21HDV2)
                                                        0.2213    0.0000     5.4116 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5621/ZN (LVT_OAI21HDV2)
                                                        0.0833    0.0770     5.4887 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5381 (net)
                                                1                 0.0000     5.4887 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6203/CI (LVT_AD1HDV1)
                                                        0.0833    0.0000     5.4887 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6203/CO (LVT_AD1HDV1)
                                                        0.1170    0.1999     5.6886 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5833 (net)
                                                1                 0.0000     5.6886 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6520/CI (LVT_AD1HDV1)
                                                        0.1170    0.0000     5.6886 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6520/CO (LVT_AD1HDV1)
                                                        0.1187    0.2115     5.9001 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5839 (net)
                                                1                 0.0000     5.9001 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6523/A1 (LVT_XOR2HDV2)
                                                        0.1187    0.0000     5.9001 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6523/Z (LVT_XOR2HDV2)
                                                        0.0671    0.1509     6.0509 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5841 (net)
                                                1                 0.0000     6.0509 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6524/B1 (LVT_AOI22HDV2)
                                                        0.0671    0.0000     6.0509 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6524/ZN (LVT_AOI22HDV2)
                                                        0.1626    0.0808     6.1317 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5842 (net)
                                                1                 0.0000     6.1317 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6525/B (LVT_OAI21HDV1)
                                                        0.1626    0.0000     6.1317 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6525/ZN (LVT_OAI21HDV1)
                                                        0.0977    0.0746     6.2063 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3868 (net)
                                                1                 0.0000     6.2063 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_/D (LVT_DQHDV2)
                                                        0.0977    0.0000     6.2063 f
  data arrival time                                                          6.2063
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1435     6.2065
  data required time                                                         6.2065
  ------------------------------------------------------------------------------------
  data required time                                                         6.2065
  data arrival time                                                         -6.2063
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_/CK (LVT_DGRNQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_/Q (LVT_DGRNQHDV2)
                                                        0.4234    0.4404     0.4404 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm[11] (net)
                                               24                 0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm[11] (ysyx_210448_EXE_MEM_0)
                                                                  0.0000     0.4404 r
  ysyx_210448_CPU/mem_I_imm[11] (net)                             0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_I_imm[11] (ysyx_210448_mem_stage_0)
                                                                  0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_I_imm[11] (net)       0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U175/I (LVT_BUFHDV2)
                                                        0.4234    0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U175/Z (LVT_BUFHDV2)
                                                        0.5067    0.3814     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n17 (net)
                                               29                 0.0000     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U183/A1 (LVT_NOR2HDV1)
                                                        0.5067    0.0000     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U183/ZN (LVT_NOR2HDV1)
                                                        0.1505    0.1010     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n768 (net)
                                                3                 0.0000     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U185/A1 (LVT_NOR2HDV1)
                                                        0.1505    0.0000     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U185/ZN (LVT_NOR2HDV1)
                                                        0.1601    0.1216     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n10 (net)
                                                2                 0.0000     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U223/A1 (LVT_AOI21HDV1)
                                                        0.1601    0.0000     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U223/ZN (LVT_AOI21HDV1)
                                                        0.1163    0.1007     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n733 (net)
                                                2                 0.0000     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U231/A1 (LVT_OAI21HDV1)
                                                        0.1163    0.0000     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U231/ZN (LVT_OAI21HDV1)
                                                        0.1492    0.1145     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n14 (net)
                                                1                 0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U232/B (LVT_AOI21HDV1)
                                                        0.1492    0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U232/ZN (LVT_AOI21HDV1)
                                                        0.1149    0.0618     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n629 (net)
                                                2                 0.0000     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U295/A1 (LVT_OAI21HDV1)
                                                        0.1149    0.0000     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U295/ZN (LVT_OAI21HDV1)
                                                        0.1925    0.1385     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n581 (net)
                                                2                 0.0000     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U36/A1 (LVT_AOI21HDV1)
                                                        0.1925    0.0000     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U36/ZN (LVT_AOI21HDV1)
                                                        0.1362    0.1198     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n580 (net)
                                                2                 0.0000     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U19/A1 (LVT_OAI21HDV2)
                                                        0.1362    0.0000     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U19/ZN (LVT_OAI21HDV2)
                                                        0.1765    0.1337     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n575 (net)
                                                2                 0.0000     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U119/A1 (LVT_AOI21HDV1)
                                                        0.1765    0.0000     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U119/ZN (LVT_AOI21HDV1)
                                                        0.1331    0.1168     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n571 (net)
                                                2                 0.0000     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U29/A1 (LVT_OAI21HDV2)
                                                        0.1331    0.0000     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U29/ZN (LVT_OAI21HDV2)
                                                        0.1765    0.1329     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n566 (net)
                                                2                 0.0000     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/A1 (LVT_AOI21HDV1)
                                                        0.1765    0.0000     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/ZN (LVT_AOI21HDV1)
                                                        0.1265    0.1112     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n562 (net)
                                                2                 0.0000     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U95/A1 (LVT_OAI21HDV1)
                                                        0.1265    0.0000     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U95/ZN (LVT_OAI21HDV1)
                                                        0.2307    0.1622     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n557 (net)
                                                2                 0.0000     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U90/A1 (LVT_AOI21HDV2)
                                                        0.2307    0.0000     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U90/ZN (LVT_AOI21HDV2)
                                                        0.1222    0.1068     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n553 (net)
                                                2                 0.0000     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U72/A1 (LVT_OAI21HDV2)
                                                        0.1222    0.0000     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U72/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1356     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n548 (net)
                                                2                 0.0000     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U77/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U77/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n544 (net)
                                                2                 0.0000     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U75/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U75/ZN (LVT_OAI21HDV2)
                                                        0.1852    0.1332     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n539 (net)
                                                2                 0.0000     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U81/A1 (LVT_AOI21HDV2)
                                                        0.1852    0.0000     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U81/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n535 (net)
                                                2                 0.0000     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U110/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U110/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1331     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n530 (net)
                                                2                 0.0000     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U105/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U105/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n526 (net)
                                                2                 0.0000     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U113/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U113/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n521 (net)
                                                2                 0.0000     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U115/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U115/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n517 (net)
                                                2                 0.0000     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U30/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U30/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n512 (net)
                                                2                 0.0000     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U97/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U97/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n508 (net)
                                                2                 0.0000     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n503 (net)
                                                2                 0.0000     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U31/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U31/ZN (LVT_AOI21HDV2)
                                                        0.1085    0.0970     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n499 (net)
                                                2                 0.0000     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U42/A1 (LVT_OAI21HDV1)
                                                        0.1085    0.0000     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U42/ZN (LVT_OAI21HDV1)
                                                        0.2303    0.1575     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n494 (net)
                                                2                 0.0000     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U38/A1 (LVT_AOI21HDV2)
                                                        0.2303    0.0000     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U38/ZN (LVT_AOI21HDV2)
                                                        0.1221    0.1067     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n490 (net)
                                                2                 0.0000     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U158/A1 (LVT_OAI21HDV2)
                                                        0.1221    0.0000     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U158/ZN (LVT_OAI21HDV2)
                                                        0.1482    0.1145     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n50 (net)
                                                1                 0.0000     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U326/CI (LVT_AD1HDV1)
                                                        0.1482    0.0000     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U326/CO (LVT_AD1HDV1)
                                                        0.1244    0.2017     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n242 (net)
                                                1                 0.0000     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U65/CI (LVT_AD1HDV1)
                                                        0.1244    0.0000     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U65/CO (LVT_AD1HDV1)
                                                        0.1244    0.1968     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n243 (net)
                                                1                 0.0000     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U66/CI (LVT_AD1HDV1)
                                                        0.1244    0.0000     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U66/CO (LVT_AD1HDV1)
                                                        0.1215    0.1949     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n245 (net)
                                                1                 0.0000     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U124/A1 (LVT_XOR2HDV1)
                                                        0.1215    0.0000     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U124/Z (LVT_XOR2HDV1)
                                                        0.0854    0.1664     4.8849 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_read_addr[63] (net)
                                                2                 0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_read_addr[63] (ysyx_210448_mem_stage_0)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/mem_read_addr[63] (net)                         0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/mem_read_addr[63] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/mem_read_addr[63] (net)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U17/B1 (LVT_AO22HDV2)
                                                        0.0854    0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U17/Z (LVT_AO22HDV2)
                                                        0.0707    0.1789     5.0638 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[63] (net)
                                                1                 0.0000     5.0638 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[63] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     5.0638 f
  ysyx_210448_CPU/axi_read_addr[63] (net)                         0.0000     5.0638 f
  ysyx_210448_CPU/axi_read_addr[63] (ysyx_210448_cpu_0)           0.0000     5.0638 f
  top_axi_read_addr[63] (net)                                     0.0000     5.0638 f
  ysyx_210448_u_axi_rw/rw_addr_i[63] (ysyx_210448_axi_rw_0)       0.0000     5.0638 f
  ysyx_210448_u_axi_rw/rw_addr_i[63] (net)                        0.0000     5.0638 f
  ysyx_210448_u_axi_rw/U27/A1 (LVT_NOR2HDV2)            0.0707    0.0000     5.0638 f
  ysyx_210448_u_axi_rw/U27/ZN (LVT_NOR2HDV2)            0.1423    0.0942     5.1579 r
  ysyx_210448_u_axi_rw/n95 (net)                2                 0.0000     5.1579 r
  ysyx_210448_u_axi_rw/U45/A1 (LVT_NAND2HDV2)           0.1423    0.0000     5.1579 r
  ysyx_210448_u_axi_rw/U45/ZN (LVT_NAND2HDV2)           0.0953    0.0812     5.2391 f
  ysyx_210448_u_axi_rw/n501 (net)               3                 0.0000     5.2391 f
  ysyx_210448_u_axi_rw/U30/A1 (LVT_OR2HDV2)             0.0953    0.0000     5.2391 f
  ysyx_210448_u_axi_rw/U30/Z (LVT_OR2HDV2)              0.0827    0.1717     5.4109 f
  ysyx_210448_u_axi_rw/n522 (net)               2                 0.0000     5.4109 f
  ysyx_210448_u_axi_rw/U749/A1 (LVT_NOR2HDV4)           0.0827    0.0000     5.4109 f
  ysyx_210448_u_axi_rw/U749/ZN (LVT_NOR2HDV4)           0.3890    0.2305     5.6413 r
  ysyx_210448_u_axi_rw/n524 (net)              32                 0.0000     5.6413 r
  ysyx_210448_u_axi_rw/U196/I (LVT_BUFHDV2)             0.3890    0.0000     5.6413 r
  ysyx_210448_u_axi_rw/U196/Z (LVT_BUFHDV2)             0.3683    0.3069     5.9482 r
  ysyx_210448_u_axi_rw/n525 (net)              33                 0.0000     5.9482 r
  ysyx_210448_u_axi_rw/U77/A1 (LVT_IOA22HDV1)           0.3683    0.0000     5.9482 r
  ysyx_210448_u_axi_rw/U77/ZN (LVT_IOA22HDV1)           0.1523    0.1670     6.1153 r
  ysyx_210448_u_axi_rw/mtimecmp_data[3] (net)
                                                1                 0.0000     6.1153 r
  ysyx_210448_u_axi_rw/mtimecmp_data[3] (ysyx_210448_axi_rw_0)    0.0000     6.1153 r
  top_mtimecmp_data[3] (net)                                      0.0000     6.1153 r
  ysyx_210448_CPU/mtimecmp_data[3] (ysyx_210448_cpu_0)            0.0000     6.1153 r
  ysyx_210448_CPU/mtimecmp_data[3] (net)                          0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_data[3] (ysyx_210448_wb_stage_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_data[3] (net)     0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_data[3] (ysyx_210448_CSR_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_data[3] (net)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_data[3] (ysyx_210448_clint_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_data[3] (net)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U72/B1 (LVT_AO22HDV1)
                                                        0.1523    0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U72/Z (LVT_AO22HDV1)
                                                        0.0710    0.1514     6.2667 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n10 (net)
                                                1                 0.0000     6.2667 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_3_/D (LVT_DQHDV1)
                                                        0.0710    0.0000     6.2667 r
  data arrival time                                                          6.2667
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_3_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0819     6.2681
  data required time                                                         6.2681
  ------------------------------------------------------------------------------------
  data required time                                                         6.2681
  data arrival time                                                         -6.2667
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0014
  Startpoint: ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_/CK (LVT_DGRNQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm_reg_11_/Q (LVT_DGRNQHDV2)
                                                        0.4234    0.4404     0.4404 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm[11] (net)
                                               24                 0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_I_imm[11] (ysyx_210448_EXE_MEM_0)
                                                                  0.0000     0.4404 r
  ysyx_210448_CPU/mem_I_imm[11] (net)                             0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_I_imm[11] (ysyx_210448_mem_stage_0)
                                                                  0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_I_imm[11] (net)       0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U175/I (LVT_BUFHDV2)
                                                        0.4234    0.0000     0.4404 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U175/Z (LVT_BUFHDV2)
                                                        0.5067    0.3814     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n17 (net)
                                               29                 0.0000     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U183/A1 (LVT_NOR2HDV1)
                                                        0.5067    0.0000     0.8218 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U183/ZN (LVT_NOR2HDV1)
                                                        0.1505    0.1010     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n768 (net)
                                                3                 0.0000     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U185/A1 (LVT_NOR2HDV1)
                                                        0.1505    0.0000     0.9228 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U185/ZN (LVT_NOR2HDV1)
                                                        0.1601    0.1216     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n10 (net)
                                                2                 0.0000     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U223/A1 (LVT_AOI21HDV1)
                                                        0.1601    0.0000     1.0444 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U223/ZN (LVT_AOI21HDV1)
                                                        0.1163    0.1007     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n733 (net)
                                                2                 0.0000     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U231/A1 (LVT_OAI21HDV1)
                                                        0.1163    0.0000     1.1451 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U231/ZN (LVT_OAI21HDV1)
                                                        0.1492    0.1145     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n14 (net)
                                                1                 0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U232/B (LVT_AOI21HDV1)
                                                        0.1492    0.0000     1.2595 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U232/ZN (LVT_AOI21HDV1)
                                                        0.1149    0.0618     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n629 (net)
                                                2                 0.0000     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U295/A1 (LVT_OAI21HDV1)
                                                        0.1149    0.0000     1.3214 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U295/ZN (LVT_OAI21HDV1)
                                                        0.1925    0.1385     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n581 (net)
                                                2                 0.0000     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U36/A1 (LVT_AOI21HDV1)
                                                        0.1925    0.0000     1.4599 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U36/ZN (LVT_AOI21HDV1)
                                                        0.1362    0.1198     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n580 (net)
                                                2                 0.0000     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U19/A1 (LVT_OAI21HDV2)
                                                        0.1362    0.0000     1.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U19/ZN (LVT_OAI21HDV2)
                                                        0.1765    0.1337     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n575 (net)
                                                2                 0.0000     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U119/A1 (LVT_AOI21HDV1)
                                                        0.1765    0.0000     1.7133 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U119/ZN (LVT_AOI21HDV1)
                                                        0.1331    0.1168     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n571 (net)
                                                2                 0.0000     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U29/A1 (LVT_OAI21HDV2)
                                                        0.1331    0.0000     1.8301 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U29/ZN (LVT_OAI21HDV2)
                                                        0.1765    0.1329     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n566 (net)
                                                2                 0.0000     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/A1 (LVT_AOI21HDV1)
                                                        0.1765    0.0000     1.9630 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/ZN (LVT_AOI21HDV1)
                                                        0.1265    0.1112     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n562 (net)
                                                2                 0.0000     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U95/A1 (LVT_OAI21HDV1)
                                                        0.1265    0.0000     2.0742 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U95/ZN (LVT_OAI21HDV1)
                                                        0.2307    0.1622     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n557 (net)
                                                2                 0.0000     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U90/A1 (LVT_AOI21HDV2)
                                                        0.2307    0.0000     2.2364 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U90/ZN (LVT_AOI21HDV2)
                                                        0.1222    0.1068     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n553 (net)
                                                2                 0.0000     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U72/A1 (LVT_OAI21HDV2)
                                                        0.1222    0.0000     2.3432 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U72/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1356     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n548 (net)
                                                2                 0.0000     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U77/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     2.4787 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U77/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n544 (net)
                                                2                 0.0000     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U75/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     2.5797 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U75/ZN (LVT_OAI21HDV2)
                                                        0.1852    0.1332     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n539 (net)
                                                2                 0.0000     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U81/A1 (LVT_AOI21HDV2)
                                                        0.1852    0.0000     2.7128 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U81/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n535 (net)
                                                2                 0.0000     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U110/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     2.8138 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U110/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1331     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n530 (net)
                                                2                 0.0000     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U105/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     2.9469 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U105/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n526 (net)
                                                2                 0.0000     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U113/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.0479 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U113/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n521 (net)
                                                2                 0.0000     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U115/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.1810 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U115/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n517 (net)
                                                2                 0.0000     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U30/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.2820 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U30/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n512 (net)
                                                2                 0.0000     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U97/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.4151 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U97/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n508 (net)
                                                2                 0.0000     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.5161 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/ZN (LVT_OAI21HDV2)
                                                        0.1853    0.1332     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n503 (net)
                                                2                 0.0000     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U31/A1 (LVT_AOI21HDV2)
                                                        0.1853    0.0000     3.6493 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U31/ZN (LVT_AOI21HDV2)
                                                        0.1085    0.0970     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n499 (net)
                                                2                 0.0000     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U42/A1 (LVT_OAI21HDV1)
                                                        0.1085    0.0000     3.7463 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U42/ZN (LVT_OAI21HDV1)
                                                        0.2303    0.1575     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n494 (net)
                                                2                 0.0000     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U38/A1 (LVT_AOI21HDV2)
                                                        0.2303    0.0000     3.9037 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U38/ZN (LVT_AOI21HDV2)
                                                        0.1221    0.1067     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n490 (net)
                                                2                 0.0000     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U158/A1 (LVT_OAI21HDV2)
                                                        0.1221    0.0000     4.0105 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U158/ZN (LVT_OAI21HDV2)
                                                        0.1482    0.1145     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n50 (net)
                                                1                 0.0000     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U326/CI (LVT_AD1HDV1)
                                                        0.1482    0.0000     4.1250 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U326/CO (LVT_AD1HDV1)
                                                        0.1244    0.2017     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n242 (net)
                                                1                 0.0000     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U65/CI (LVT_AD1HDV1)
                                                        0.1244    0.0000     4.3267 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U65/CO (LVT_AD1HDV1)
                                                        0.1244    0.1968     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n243 (net)
                                                1                 0.0000     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U66/CI (LVT_AD1HDV1)
                                                        0.1244    0.0000     4.5235 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U66/CO (LVT_AD1HDV1)
                                                        0.1215    0.1949     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n245 (net)
                                                1                 0.0000     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U124/A1 (LVT_XOR2HDV1)
                                                        0.1215    0.0000     4.7185 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U124/Z (LVT_XOR2HDV1)
                                                        0.0854    0.1664     4.8849 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_read_addr[63] (net)
                                                2                 0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_read_addr[63] (ysyx_210448_mem_stage_0)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/mem_read_addr[63] (net)                         0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/mem_read_addr[63] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/mem_read_addr[63] (net)
                                                                  0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U17/B1 (LVT_AO22HDV2)
                                                        0.0854    0.0000     4.8849 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U17/Z (LVT_AO22HDV2)
                                                        0.0707    0.1789     5.0638 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[63] (net)
                                                1                 0.0000     5.0638 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[63] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     5.0638 f
  ysyx_210448_CPU/axi_read_addr[63] (net)                         0.0000     5.0638 f
  ysyx_210448_CPU/axi_read_addr[63] (ysyx_210448_cpu_0)           0.0000     5.0638 f
  top_axi_read_addr[63] (net)                                     0.0000     5.0638 f
  ysyx_210448_u_axi_rw/rw_addr_i[63] (ysyx_210448_axi_rw_0)       0.0000     5.0638 f
  ysyx_210448_u_axi_rw/rw_addr_i[63] (net)                        0.0000     5.0638 f
  ysyx_210448_u_axi_rw/U27/A1 (LVT_NOR2HDV2)            0.0707    0.0000     5.0638 f
  ysyx_210448_u_axi_rw/U27/ZN (LVT_NOR2HDV2)            0.1423    0.0942     5.1579 r
  ysyx_210448_u_axi_rw/n95 (net)                2                 0.0000     5.1579 r
  ysyx_210448_u_axi_rw/U45/A1 (LVT_NAND2HDV2)           0.1423    0.0000     5.1579 r
  ysyx_210448_u_axi_rw/U45/ZN (LVT_NAND2HDV2)           0.0953    0.0812     5.2391 f
  ysyx_210448_u_axi_rw/n501 (net)               3                 0.0000     5.2391 f
  ysyx_210448_u_axi_rw/U30/A1 (LVT_OR2HDV2)             0.0953    0.0000     5.2391 f
  ysyx_210448_u_axi_rw/U30/Z (LVT_OR2HDV2)              0.0827    0.1717     5.4109 f
  ysyx_210448_u_axi_rw/n522 (net)               2                 0.0000     5.4109 f
  ysyx_210448_u_axi_rw/U749/A1 (LVT_NOR2HDV4)           0.0827    0.0000     5.4109 f
  ysyx_210448_u_axi_rw/U749/ZN (LVT_NOR2HDV4)           0.3890    0.2305     5.6413 r
  ysyx_210448_u_axi_rw/n524 (net)              32                 0.0000     5.6413 r
  ysyx_210448_u_axi_rw/U196/I (LVT_BUFHDV2)             0.3890    0.0000     5.6413 r
  ysyx_210448_u_axi_rw/U196/Z (LVT_BUFHDV2)             0.3683    0.3069     5.9482 r
  ysyx_210448_u_axi_rw/n525 (net)              33                 0.0000     5.9482 r
  ysyx_210448_u_axi_rw/U75/A1 (LVT_IOA22HDV1)           0.3683    0.0000     5.9482 r
  ysyx_210448_u_axi_rw/U75/ZN (LVT_IOA22HDV1)           0.1523    0.1670     6.1153 r
  ysyx_210448_u_axi_rw/mtimecmp_data[1] (net)
                                                1                 0.0000     6.1153 r
  ysyx_210448_u_axi_rw/mtimecmp_data[1] (ysyx_210448_axi_rw_0)    0.0000     6.1153 r
  top_mtimecmp_data[1] (net)                                      0.0000     6.1153 r
  ysyx_210448_CPU/mtimecmp_data[1] (ysyx_210448_cpu_0)            0.0000     6.1153 r
  ysyx_210448_CPU/mtimecmp_data[1] (net)                          0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_data[1] (ysyx_210448_wb_stage_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_data[1] (net)     0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_data[1] (ysyx_210448_CSR_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_data[1] (net)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_data[1] (ysyx_210448_clint_0)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_data[1] (net)
                                                                  0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U70/B1 (LVT_AO22HDV1)
                                                        0.1523    0.0000     6.1153 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U70/Z (LVT_AO22HDV1)
                                                        0.0710    0.1514     6.2667 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n8 (net)
                                                1                 0.0000     6.2667 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_1_/D (LVT_DQHDV1)
                                                        0.0710    0.0000     6.2667 r
  data arrival time                                                          6.2667
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_1_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0819     6.2681
  data required time                                                         6.2681
  ------------------------------------------------------------------------------------
  data required time                                                         6.2681
  data arrival time                                                         -6.2667
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0014
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    860
    Unconnected ports (LINT-28)                                   365
    Feedthrough (LINT-29)                                         151
    Shorted outputs (LINT-31)                                     168
    Constant outputs (LINT-52)                                    176
Cells                                                              47
    Cells do not drive (LINT-1)                                    46
    Connected to power or ground (LINT-32)                          1
Nets                                                               72
    Unloaded nets (LINT-2)                                         72
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210448_if_stage', cell 'C839' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_pause', cell 'C743' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_pause', cell 'C769' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5418' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5419' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5420' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5422' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5488' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5627' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5628' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5639' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5640' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5642' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5836' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5840' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5841' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5853' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5854' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5859' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5860' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5865' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5866' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5871' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5872' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5877' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5878' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5883' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5884' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5886' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5887' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5888' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5899' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5903' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5904' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5905' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5917' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5918' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5919' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5927' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C5928' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1130' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1139' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1145' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_wb_stage', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_CSR', cell 'C6902' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_clint', cell 'C442' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/ena2' driven by pin 'ysyx_210448_CPU/ysyx_210448_wb_stage/ena2' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/ena1' driven by pin 'ysyx_210448_CPU/ysyx_210448_wb_stage/ena1' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/wb_write' driven by pin 'ysyx_210448_CPU/ysyx_210448_MEM_WB/wb_write' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/exe_i_imm_i[0]' driven by pin 'ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_i_imm_i[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/exe_i_imm_i[1]' driven by pin 'ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_i_imm_i[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/exe_i_imm_i[2]' driven by pin 'ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_i_imm_i[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/exe_i_imm_i[3]' driven by pin 'ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_i_imm_i[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'ysyx_210448_CPU/exe_i_imm_i[4]' driven by pin 'ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_i_imm_i[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'mem_read' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'axi_read_ready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_j_imm[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_EXE_MEM', port 'exe_mem_bubble' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_mem_stage', port 'mem_wb_en' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_MEM_WB', port 'mem_csr_read' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_CSR', port 'exe_fetched' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[7]' is connected directly to output port 'axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[6]' is connected directly to output port 'axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[5]' is connected directly to output port 'axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[4]' is connected directly to output port 'axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[3]' is connected directly to output port 'axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[2]' is connected directly to output port 'axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[1]' is connected directly to output port 'axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[0]' is connected directly to output port 'axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[63]' is connected directly to output port 'axi_aw_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[62]' is connected directly to output port 'axi_aw_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[61]' is connected directly to output port 'axi_aw_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[60]' is connected directly to output port 'axi_aw_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[59]' is connected directly to output port 'axi_aw_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[58]' is connected directly to output port 'axi_aw_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[57]' is connected directly to output port 'axi_aw_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[56]' is connected directly to output port 'axi_aw_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[55]' is connected directly to output port 'axi_aw_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[54]' is connected directly to output port 'axi_aw_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[53]' is connected directly to output port 'axi_aw_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[52]' is connected directly to output port 'axi_aw_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[51]' is connected directly to output port 'axi_aw_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[50]' is connected directly to output port 'axi_aw_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[49]' is connected directly to output port 'axi_aw_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[48]' is connected directly to output port 'axi_aw_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[47]' is connected directly to output port 'axi_aw_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[46]' is connected directly to output port 'axi_aw_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[45]' is connected directly to output port 'axi_aw_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[44]' is connected directly to output port 'axi_aw_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[43]' is connected directly to output port 'axi_aw_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[42]' is connected directly to output port 'axi_aw_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[41]' is connected directly to output port 'axi_aw_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[40]' is connected directly to output port 'axi_aw_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[39]' is connected directly to output port 'axi_aw_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[38]' is connected directly to output port 'axi_aw_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[37]' is connected directly to output port 'axi_aw_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[36]' is connected directly to output port 'axi_aw_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[35]' is connected directly to output port 'axi_aw_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[34]' is connected directly to output port 'axi_aw_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[33]' is connected directly to output port 'axi_aw_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[32]' is connected directly to output port 'axi_aw_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[6]' is connected directly to output port 'id_opcode[6]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[5]' is connected directly to output port 'id_opcode[5]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[4]' is connected directly to output port 'id_opcode[4]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[3]' is connected directly to output port 'id_opcode[3]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[2]' is connected directly to output port 'id_opcode[2]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[1]' is connected directly to output port 'id_opcode[1]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[0]' is connected directly to output port 'id_opcode[0]'. (LINT-29)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_id_en' is connected directly to output port 'if_read_id[1]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to output port 'if_read_id[0]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to output port 'if_read_id[2]'. (LINT-31)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to output port 'mem_read_id[1]'. (LINT-31)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to output port 'mem_read_id[2]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[4]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[5]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[6]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[7]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[8]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[9]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[10]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[11]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[12]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[13]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[14]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[15]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[16]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[17]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[18]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[19]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[20]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[21]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[22]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[23]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[24]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[25]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[26]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[27]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[28]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[29]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[30]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[31]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[32]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[33]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[34]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[35]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[36]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[37]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[38]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[39]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[40]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[41]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[42]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[43]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[44]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[45]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[46]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[47]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[48]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[49]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[50]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[51]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[52]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[53]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[54]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[55]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[56]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[57]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[58]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[59]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[60]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[61]'. (LINT-31)
Warning: In design 'ysyx_210448', a pin on submodule 'ysyx_210448_u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_req_i' is connected to logic 0. 
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_id_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_id_stage', output port 'id_exe_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[4]' is connected directly to 'logic 0'. (LINT-52)
1
