#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d578f2ce20 .scope module, "Experiment2" "Experiment2" 2 55;
 .timescale 0 0;
v000001d578fa1970_0 .net "NAND1", 0 0, L_000001d578f48040;  1 drivers
v000001d578fa1a10_0 .net "NOR1", 0 0, L_000001d578f476a0;  1 drivers
v000001d578fa3380_0 .var "a", 0 0;
v000001d578fa2a20_0 .var "b", 0 0;
v000001d578fa3100_0 .net "negativeAND1", 0 0, L_000001d578f479b0;  1 drivers
v000001d578fa32e0_0 .net "negativeOR1", 0 0, L_000001d578f47b70;  1 drivers
v000001d578fa22a0_0 .net "oneBresult", 0 0, L_000001d578f47780;  1 drivers
v000001d578fa2d40_0 .net "twoAresult", 0 0, L_000001d578fa4bc0;  1 drivers
v000001d578fa36a0_0 .net "twoBresult", 0 0, L_000001d578fa48b0;  1 drivers
S_000001d578f2cfb0 .scope module, "A1" "deMorgan" 2 63, 2 1 0, S_000001d578f2ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "NAND1";
    .port_info 3 /OUTPUT 1 "negativeOR1";
    .port_info 4 /OUTPUT 1 "NOR1";
    .port_info 5 /OUTPUT 1 "negativeAND1";
L_000001d578f47fd0 .functor NOT 1, v000001d578fa3380_0, C4<0>, C4<0>, C4<0>;
L_000001d578f47a90 .functor NOT 1, v000001d578fa2a20_0, C4<0>, C4<0>, C4<0>;
L_000001d578f48040 .functor NAND 1, v000001d578fa3380_0, v000001d578fa2a20_0, C4<1>, C4<1>;
L_000001d578f47b70 .functor OR 1, L_000001d578f47fd0, L_000001d578f47a90, C4<0>, C4<0>;
L_000001d578f476a0 .functor NOR 1, v000001d578fa3380_0, v000001d578fa2a20_0, C4<0>, C4<0>;
L_000001d578f479b0 .functor AND 1, L_000001d578f47fd0, L_000001d578f47a90, C4<1>, C4<1>;
v000001d579006fc0_0 .net "NAND1", 0 0, L_000001d578f48040;  alias, 1 drivers
v000001d578fa1d30_0 .net "NOR1", 0 0, L_000001d578f476a0;  alias, 1 drivers
v000001d578fa1b50_0 .net "a", 0 0, v000001d578fa3380_0;  1 drivers
v000001d578fa15b0_0 .net "b", 0 0, v000001d578fa2a20_0;  1 drivers
v000001d578fa1330_0 .net "negativeAND1", 0 0, L_000001d578f479b0;  alias, 1 drivers
v000001d578fa1ab0_0 .net "negativeOR1", 0 0, L_000001d578f47b70;  alias, 1 drivers
v000001d578fa10b0_0 .net "notA", 0 0, L_000001d578f47fd0;  1 drivers
v000001d578fa1bf0_0 .net "notB", 0 0, L_000001d578f47a90;  1 drivers
S_000001d578f38790 .scope module, "A2" "twoA" 2 65, 2 33 0, S_000001d578f2ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001d578f47a20 .functor NOR 1, v000001d578fa3380_0, v000001d578fa3380_0, C4<0>, C4<0>;
L_000001d578f47c50 .functor NOR 1, v000001d578fa2a20_0, v000001d578fa2a20_0, C4<0>, C4<0>;
L_000001d578fa4bc0 .functor NOR 1, L_000001d578f47a20, L_000001d578f47c50, C4<0>, C4<0>;
v000001d578fa1f10_0 .net "a", 0 0, v000001d578fa3380_0;  alias, 1 drivers
v000001d578fa1c90_0 .net "b", 0 0, v000001d578fa2a20_0;  alias, 1 drivers
v000001d578fa1e70_0 .net "nor1", 0 0, L_000001d578f47a20;  1 drivers
v000001d578fa13d0_0 .net "nor2", 0 0, L_000001d578f47c50;  1 drivers
v000001d578fa1650_0 .net "x", 0 0, L_000001d578fa4bc0;  alias, 1 drivers
S_000001d578f38920 .scope module, "B1" "oneB" 2 64, 2 21 0, S_000001d578f2ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001d578f480b0 .functor NOT 1, v000001d578fa3380_0, C4<0>, C4<0>, C4<0>;
L_000001d578f47710 .functor NOT 1, v000001d578fa2a20_0, C4<0>, C4<0>, C4<0>;
L_000001d578f47be0 .functor OR 1, L_000001d578f480b0, L_000001d578f47710, C4<0>, C4<0>;
L_000001d578f47780 .functor NOT 1, L_000001d578f47be0, C4<0>, C4<0>, C4<0>;
v000001d578fa18d0_0 .net "a", 0 0, v000001d578fa3380_0;  alias, 1 drivers
v000001d578fa1790_0 .net "b", 0 0, v000001d578fa2a20_0;  alias, 1 drivers
v000001d578fa1470_0 .net "notA", 0 0, L_000001d578f480b0;  1 drivers
v000001d578fa1150_0 .net "notAOrnotB", 0 0, L_000001d578f47be0;  1 drivers
v000001d578fa1dd0_0 .net "notB", 0 0, L_000001d578f47710;  1 drivers
v000001d578fa1510_0 .net "x", 0 0, L_000001d578f47780;  alias, 1 drivers
S_000001d57900d4e0 .scope module, "B2" "twoB" 2 66, 2 44 0, S_000001d578f2ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000001d578fa4b50 .functor NAND 1, v000001d578fa3380_0, v000001d578fa3380_0, C4<1>, C4<1>;
L_000001d578fa4df0 .functor NAND 1, v000001d578fa2a20_0, v000001d578fa2a20_0, C4<1>, C4<1>;
L_000001d578fa48b0 .functor NAND 1, L_000001d578fa4b50, L_000001d578fa4df0, C4<1>, C4<1>;
v000001d578fa11f0_0 .net "a", 0 0, v000001d578fa3380_0;  alias, 1 drivers
v000001d578fa16f0_0 .net "b", 0 0, v000001d578fa2a20_0;  alias, 1 drivers
v000001d578fa1830_0 .net "nand1", 0 0, L_000001d578fa4b50;  1 drivers
v000001d578fa1fb0_0 .net "nand2", 0 0, L_000001d578fa4df0;  1 drivers
v000001d578fa1290_0 .net "x", 0 0, L_000001d578fa48b0;  alias, 1 drivers
    .scope S_000001d578f2ce20;
T_0 ;
    %vpi_call 2 70 "$dumpfile", "laboratory2llanes.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001d578f2cfb0, S_000001d578f38920, S_000001d578f38790, S_000001d57900d4e0 {0 0 0};
    %vpi_call 2 72 "$monitor", "%b", v000001d578fa1970_0, v000001d578fa32e0_0, v000001d578fa1a10_0, v000001d578fa3100_0, v000001d578fa22a0_0, v000001d578fa2d40_0, v000001d578fa36a0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d578f2ce20;
T_1 ;
    %delay 1, 0;
    %vpi_call 2 78 "$display", "DeMorgan's Law" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 79 "$display", "~((a)(b))" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %vpi_call 2 81 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa1970_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 87 "$display", "(~a)+(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %vpi_call 2 89 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa32e0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001d578fa1970_0;
    %load/vec4 v000001d578fa32e0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 94 "$display", "Therefore, ~((a)(b)) == (~a)+(~b)\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 96 "$display", "Therefore, ~((a)(b)) != (~a)+(~b)\012" {0 0 0};
T_1.1 ;
    %delay 1, 0;
    %vpi_call 2 99 "$display", "~(a+b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %vpi_call 2 101 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa1a10_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 106 "$display", "(~a)(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %vpi_call 2 108 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa3100_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001d578fa1a10_0;
    %load/vec4 v000001d578fa3100_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 113 "$display", "Therefore, ~(a+b) == (~a)(~b)\012" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 115 "$display", "Therefore, ~(a+b) != (~a)(~b)\012" {0 0 0};
T_1.3 ;
    %delay 1, 0;
    %vpi_call 2 118 "$display", "part 1B" {0 0 0};
    %vpi_call 2 119 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa22a0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 123 "$display", "\012part 2A" {0 0 0};
    %vpi_call 2 124 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa2d40_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 128 "$display", "\012part 2B" {0 0 0};
    %vpi_call 2 129 "$monitor", "a=%b, b=%b, n=%b", v000001d578fa3380_0, v000001d578fa2a20_0, v000001d578fa36a0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d578fa2a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "laboratory2llanes.v";
