

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_327_4'
================================================================
* Date:           Wed Nov  8 16:03:31 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.907 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    16389|  40.002 ns|  0.109 ms|    6|  16389|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_327_4  |        4|    16387|         5|          1|          1|  1 ~ 16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 11 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln303 = store i10 0, i10 %x" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 12 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_335_5"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_2 = load i10 %x" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 14 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln327 = icmp_ult  i10 %x_2, i10 %tmp_6" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 15 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void %for.inc97.loopexit.exitStub, void %VITIS_LOOP_335_5.split" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 16 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%x_3 = add i10 %x_2, i10 4" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 17 'add' 'x_3' <Predicate = (icmp_ln327)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln303 = store i10 %x_3, i10 %x" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 18 'store' 'store_ln303' <Predicate = (icmp_ln327)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 19 [1/1] (2.43ns)   --->   "%imgRgb_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %imgRgb" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 19 'read' 'imgRgb_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 16> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%g = trunc i120 %imgRgb_read" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 20 'trunc' 'g' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%b = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 10, i32 19" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 21 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 20, i32 29" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 22 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%g_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 30, i32 39" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 23 'partselect' 'g_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 40, i32 49" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 24 'partselect' 'b_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 50, i32 59" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333]   --->   Operation 25 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 60, i32 69" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 70, i32 79" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 80, i32 89" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 28 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 90, i32 99" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 29 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 100, i32 109" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 30 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 110, i32 119" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i10 %g" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 32 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%lut_1_addr = getelementptr i10 %lut_1, i64 0, i64 %zext_ln341" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 33 'getelementptr' 'lut_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%lut_1_load = load i10 %lut_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 34 'load' 'lut_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i10 %b" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 35 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lut_2_addr = getelementptr i10 %lut_2, i64 0, i64 %zext_ln342" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 36 'getelementptr' 'lut_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%lut_2_load = load i10 %lut_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 37 'load' 'lut_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i10 %r" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 38 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lut_0_addr = getelementptr i10 %lut_0, i64 0, i64 %zext_ln343" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 39 'getelementptr' 'lut_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%lut_0_load = load i10 %lut_0_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 40 'load' 'lut_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i10 %g_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 41 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%lut_1_1_addr = getelementptr i10 %lut_1_1, i64 0, i64 %zext_ln341_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 42 'getelementptr' 'lut_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%lut_1_1_load = load i10 %lut_1_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 43 'load' 'lut_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i10 %b_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 44 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lut_2_1_addr = getelementptr i10 %lut_2_1, i64 0, i64 %zext_ln342_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 45 'getelementptr' 'lut_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%lut_2_1_load = load i10 %lut_2_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 46 'load' 'lut_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i10 %r_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 47 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%lut_0_1_addr = getelementptr i10 %lut_0_1, i64 0, i64 %zext_ln343_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 48 'getelementptr' 'lut_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%lut_0_1_load = load i10 %lut_0_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 49 'load' 'lut_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i10 %tmp" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 50 'zext' 'zext_ln341_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lut_1_2_addr = getelementptr i10 %lut_1_2, i64 0, i64 %zext_ln341_2" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 51 'getelementptr' 'lut_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%lut_1_2_load = load i10 %lut_1_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 52 'load' 'lut_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln342_2 = zext i10 %tmp_1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 53 'zext' 'zext_ln342_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lut_2_2_addr = getelementptr i10 %lut_2_2, i64 0, i64 %zext_ln342_2" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 54 'getelementptr' 'lut_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%lut_2_2_load = load i10 %lut_2_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 55 'load' 'lut_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln343_2 = zext i10 %tmp_2" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 56 'zext' 'zext_ln343_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%lut_0_2_addr = getelementptr i10 %lut_0_2, i64 0, i64 %zext_ln343_2" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 57 'getelementptr' 'lut_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%lut_0_2_load = load i10 %lut_0_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 58 'load' 'lut_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln341_3 = zext i10 %tmp_3" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 59 'zext' 'zext_ln341_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%lut_1_3_addr = getelementptr i10 %lut_1_3, i64 0, i64 %zext_ln341_3" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 60 'getelementptr' 'lut_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%lut_1_3_load = load i10 %lut_1_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 61 'load' 'lut_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln342_3 = zext i10 %tmp_4" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 62 'zext' 'zext_ln342_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lut_2_3_addr = getelementptr i10 %lut_2_3, i64 0, i64 %zext_ln342_3" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 63 'getelementptr' 'lut_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%lut_2_3_load = load i10 %lut_2_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 64 'load' 'lut_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln343_3 = zext i10 %tmp_5" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 65 'zext' 'zext_ln343_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%lut_0_3_addr = getelementptr i10 %lut_0_3, i64 0, i64 %zext_ln343_3" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 66 'getelementptr' 'lut_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%lut_0_3_load = load i10 %lut_0_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 67 'load' 'lut_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%lut_1_load = load i10 %lut_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 68 'load' 'lut_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%lut_2_load = load i10 %lut_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 69 'load' 'lut_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%lut_0_load = load i10 %lut_0_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 70 'load' 'lut_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%lut_1_1_load = load i10 %lut_1_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 71 'load' 'lut_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%lut_2_1_load = load i10 %lut_2_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 72 'load' 'lut_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%lut_0_1_load = load i10 %lut_0_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 73 'load' 'lut_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%lut_1_2_load = load i10 %lut_1_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 74 'load' 'lut_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%lut_2_2_load = load i10 %lut_2_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 75 'load' 'lut_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%lut_0_2_load = load i10 %lut_0_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 76 'load' 'lut_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%lut_1_3_load = load i10 %lut_1_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341]   --->   Operation 77 'load' 'lut_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 78 [1/2] (3.25ns)   --->   "%lut_2_3_load = load i10 %lut_2_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:342]   --->   Operation 78 'load' 'lut_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%lut_0_3_load = load i10 %lut_0_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:343]   --->   Operation 79 'load' 'lut_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:331]   --->   Operation 80 'specpipeline' 'specpipeline_ln331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln303 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 82 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %lut_0_3_load, i10 %lut_2_3_load, i10 %lut_1_3_load, i10 %lut_0_2_load, i10 %lut_2_2_load, i10 %lut_1_2_load, i10 %lut_0_1_load, i10 %lut_2_1_load, i10 %lut_1_1_load, i10 %lut_0_load, i10 %lut_2_load, i10 %lut_1_load" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:345]   --->   Operation 83 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.43ns)   --->   "%write_ln345 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %imgGamma, i120 %p_0" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:345]   --->   Operation 84 'write' 'write_ln345' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 16> <FIFO>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln327 = br void %VITIS_LOOP_335_5" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327]   --->   Operation 85 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln303', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303) of constant 0 on local variable 'x', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303 [20]  (1.588 ns)
	'load' operation 10 bit ('x', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327) on local variable 'x', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln327', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327) [24]  (1.731 ns)
	'store' operation 0 bit ('store_ln303', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303) of variable 'x', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:327 on local variable 'x', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303 [82]  (1.588 ns)

 <State 2>: 2.433ns
The critical path consists of the following:
	fifo read operation ('imgRgb_read', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333) on port 'imgRgb' (D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:333) [30]  (2.433 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('lut_1_addr', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341) [38]  (0.000 ns)
	'load' operation 10 bit ('lut_1_load', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341) on array 'lut_1' [39]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 10 bit ('lut_1_load', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:341) on array 'lut_1' [39]  (3.254 ns)

 <State 5>: 2.433ns
The critical path consists of the following:
	fifo write operation ('write_ln345', D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:345) on port 'imgGamma' (D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:345) [80]  (2.433 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
