6:45:48 PM
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:47:24 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":40:16:40:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":45:16:45:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":51:16:51:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":54:16:54:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:47:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:47:25 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:47:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:47:26 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:47:26 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:47:27 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:47:28 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:47:29 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:47:29 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 3 (sec)
edif parser succeed.
Unrecognizable name spi_test
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:53:21 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":40:16:40:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":45:16:45:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":51:16:51:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":54:16:54:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:53:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:53:22 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:53:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:53:23 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:53:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:53:24 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:53:24 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:53:25 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:53:25 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:54:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:54:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:54:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:54:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:54:31 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:54:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:54:32 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:54:32 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:54:33 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:54:33 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:55:01 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@W: CL158 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Inout MOwSI is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:03 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:55:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:55:03 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:55:04 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:55:04 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:55:04 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:55:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:54 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:55:55 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:55:56 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:55:56 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:55:56 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:55:57 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:55:57 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:56:04 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:56:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:56:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:56:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:56:06 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:56:06 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:56:07 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:56:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:56:08 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:56:08 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SPITEST_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 53 seconds
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 18:59:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:59:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:59:29 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:59:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 18:59:30 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 18:59:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:59:31 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 18:59:31 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 18:59:32 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 18:59:32 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:02:54 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:02:54 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:02:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:02:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:02:56 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:02:56 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:02:56 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:02:56 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:02:57 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:02:57 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:03:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":42:16:42:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":47:16:47:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":53:16:53:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":56:16:56:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:15 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:16 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:03:16 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:03:16 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:03:17 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:03:17 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:03:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:03:39 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":42:16:42:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":47:16:47:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":53:16:53:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":56:16:56:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":31:1:31:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":34:8:34:12|Referenced variable mowsi is not in sensitivity list.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":35:2:35:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:03:41 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:03:41 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":35:2:35:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:03:42 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:03:42 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":35:2:35:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":35:2:35:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":35:2:35:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":35:2:35:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:03:43 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:03:43 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:04:37 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:04:37 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:04:37 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:04:37 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:04:38 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:04:39 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:04:39 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:04:39 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:04:40 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:04:40 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:05:34 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:05:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:05:34 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:05:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:05:36 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:05:36 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:05:36 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:05:36 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:05:37 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:05:37 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:06:52 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":41:16:41:19|ledg is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":46:16:46:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":52:16:52:19|ledr is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\FPGA Code\SPI\testSPI2.vhd":55:16:55:19|ledg is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_rcvd_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":34:2:34:3|Pruning unused register data_3. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":13:2:13:6|Input MOwSI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:06:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:06:53 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:06:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:06:54 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:06:55 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including bit_count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:06:55 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:06:55 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance byte_rcvd is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":34:2:34:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:06:56 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:06:56 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
D:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Feb 01 19:07:04 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(41): cannot read from 'out' object ledg  use 'buffer' or 'inout'. VHDL-1033
Synthesis failed.
Synthesis batch mode runtime 2 secondsD:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Feb 01 19:07:51 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting spi_test as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "D:/ICEcube2/sbt_backend/Projects/SPITEST". VHDL-1504
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(9): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(22): analyzing architecture behavioral. VHDL-1010
unit spi_test is not yet analyzed. VHDL-1485
Analyzing VHDL file ../../../../fpga code/spi/testspi2.vhd. VHDL-1481
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(9): analyzing entity spi_test. VHDL-1012
INFO - synthesis: ../../../../fpga code/spi/testspi2.vhd(22): analyzing architecture behavioral. VHDL-1010
unit spi_test is not yet analyzed. VHDL-1485
unit spi_test is not yet analyzed. VHDL-1485
../../../../fpga code/spi/testspi2.vhd(9): executing spi_test(Behavioral)

WARNING - synthesis: ../../../../fpga code/spi/testspi2.vhd(20): replacing existing netlist spi_test(Behavioral). VHDL-1205
Top module name (VHDL): spi_test
Last elaborated design is spi_test(Behavioral)
Loading NGL library 'D:/ICEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ICEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = spi_test.
######## Converting I/O port LEDR to output.
######## Converting I/O port LEDG to output.
######## Missing driver on net MISO. Patching with GND.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : SPITEST_Implmnt/SPITEST.scf

Results of NGD DRC are available in spi_test_drc.log.

################### Begin Area Report (spi_test)######################
Number of register bits => 6 of 5280 (0 % )
SB_DFF => 3
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 7
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : SCK_c, loads : 6
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : bit_count_0, loads : 5
  Net : SS_c, loads : 4
  Net : bit_count_1, loads : 4
  Net : bit_count_2, loads : 3
  Net : byte_rcvd, loads : 3
  Net : LEDR_c, loads : 2
  Net : LEDG_c, loads : 2
  Net : LEDR_N_9, loads : 1
  Net : n119, loads : 1
  Net : LEDR_N_7, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SCK_c]                   |    1.000 MHz|  208.464 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 45.262  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.297  secs
--------------------------------------------------------------
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal connectivity MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LEDG_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LEDR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SCK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.8 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	7/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 250.03 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 20
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 20
used logic cells: 7
Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\netlist\oadb-spi_test D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design spi_test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 9 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/outputs/simulation_netlist\spi_test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\netlister\spi_test_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\simulation_netlist\spi_test_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\outputs\timer\spi_test_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
instanceRefrule Error:Unable find Gate MOwSI_pad at net MOwSI
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal connectivity MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LEDG_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LEDR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SCK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
instanceRefrule Error:Unable find Gate MOwSI_pad at net MOwSI
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal connectivity MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LEDG_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LEDR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SCK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --no_autolutcascade  --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --no_autolutcascade --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.6 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	7/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_test|SCK | Frequency: 189.26 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 23
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Feb 01 19:14:36 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Synthesizing work.spi_test.behavioral.
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":14:2:14:5|Signal MISO is floating; a simulation mismatch is possible.
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":33:2:33:3|Pruning unused register data_rcvd_5(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":11:2:11:4|Input clk is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:14:37 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:14:37 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:14:37 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":9:7:9:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 01 19:14:38 2018

###########################################################]
Pre-mapping Report

# Thu Feb 01 19:14:38 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
spi_test|SCK     358.1 MHz     2.792         inferred     Autoconstr_clkgroup_0     6    
=========================================================================================

@W: MT529 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|Found inferred clock spi_test|SCK which controls 6 sequential elements including LEDG. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:14:39 2018

###########################################################]
Map & Optimize Report

# Thu Feb 01 19:14:39 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance LEDG is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance bit_count[2:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance LEDR is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":33:2:33:3|User-specified initial value defined for instance byte_rcvd is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   7 /         6


@N: FX1016 :"d:\fpga code\spi\testspi2.vhd":12:2:12:4|SB_GB_IO inserted on the port SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       SCK_ibuf_gb_io      SB_GB_IO               6          bit_count[2]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|SCK with period 5.57ns. Please declare a user-defined clock on object "p:SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 01 19:14:40 2018
#


Top view:               spi_test
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
spi_test|SCK       179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
spi_test|SCK  spi_test|SCK  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_test|SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference        Type         Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       Q       LEDR_c           0.796       -0.983
bit_count[0]     spi_test|SCK     SB_DFF       Q       bit_count[0]     0.796       -0.911
bit_count[2]     spi_test|SCK     SB_DFFSR     Q       bit_count[2]     0.796       -0.880
byte_rcvd        spi_test|SCK     SB_DFF       Q       byte_rcvd        0.796       -0.787
LEDG             spi_test|SCK     SB_DFF       Q       LEDG_c           0.796       0.853 
bit_count[1]     spi_test|SCK     SB_DFF       Q       bit_count[1]     0.796       0.925 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                   Required           
Instance         Reference        Type         Pin     Net                  Time         Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
LEDR             spi_test|SCK     SB_DFF       D       LEDR_0               5.416        -0.983
LEDG             spi_test|SCK     SB_DFF       D       LEDG_0               5.416        0.853 
bit_count[2]     spi_test|SCK     SB_DFFSR     D       bit_count_RNO[2]     5.416        0.853 
byte_rcvd        spi_test|SCK     SB_DFF       D       LEDR_0_sqmuxa        5.416        0.853 
bit_count[0]     spi_test|SCK     SB_DFF       D       bit_count            5.416        0.925 
bit_count[1]     spi_test|SCK     SB_DFF       D       bit_count_0          5.416        0.925 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          LEDR / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDR               SB_DFF      Q        Out     0.796     0.796       -         
LEDR_c             Net         -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4     I0       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.661     3.056       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.427       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.893       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.399       -         
================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          bit_count[0] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bit_count[0]       SB_DFF      Q        Out     0.796     0.796       -         
bit_count[0]       Net         -        -       1.599     -           5         
LEDR_RNO_0         SB_LUT4     I1       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.589     2.984       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.355       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.820       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.327       -         
================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          bit_count[2] / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
bit_count[2]       SB_DFFSR     Q        Out     0.796     0.796       -         
bit_count[2]       Net          -        -       1.599     -           3         
LEDR_RNO_0         SB_LUT4      I2       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4      O        Out     0.558     2.953       -         
LEDR_RNO_0         Net          -        -       1.371     -           1         
LEDR_RNO           SB_LUT4      I3       In      -         4.324       -         
LEDR_RNO           SB_LUT4      O        Out     0.465     4.789       -         
LEDR_0             Net          -        -       1.507     -           1         
LEDR               SB_DFF       D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                2
    Starting point:                          byte_rcvd / Q
    Ending point:                            LEDR / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
byte_rcvd          SB_DFF      Q        Out     0.796     0.796       -         
byte_rcvd          Net         -        -       1.599     -           4         
LEDR_RNO_0         SB_LUT4     I3       In      -         2.395       -         
LEDR_RNO_0         SB_LUT4     O        Out     0.465     2.860       -         
LEDR_RNO_0         Net         -        -       1.371     -           1         
LEDR_RNO           SB_LUT4     I3       In      -         4.231       -         
LEDR_RNO           SB_LUT4     O        Out     0.465     4.696       -         
LEDR_0             Net         -        -       1.507     -           1         
LEDR               SB_DFF      D        In      -         6.203       -         
================================================================================
Total path delay (propagation time + setup) of 6.358 is 1.881(29.6%) logic and 4.477(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          LEDG / Q
    Ending point:                            LEDG / D
    The start point is clocked by            spi_test|SCK [rising] on pin C
    The end   point is clocked by            spi_test|SCK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
LEDG               SB_DFF      Q        Out     0.796     0.796       -         
LEDG_c             Net         -        -       1.599     -           2         
LEDG_RNO           SB_LUT4     I0       In      -         2.395       -         
LEDG_RNO           SB_LUT4     O        Out     0.661     3.056       -         
LEDG_0             Net         -        -       1.507     -           1         
LEDG               SB_DFF      D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_DFF          5 uses
SB_DFFSR        1 use
SB_LUT4         7 uses

I/O ports: 7
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   spi_test|SCK: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 01 19:14:40 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
7:15:23 PM
