NDSummary.OnToolTipsLoaded("File:mvau.sv",{301:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",303:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Word length of the weight memory address</div></div>",304:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Number of vertical matrix chunks to be processed in parallel by one PE</div></div>",305:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Number of horizontal matrix chunks to be processed by PEs in parallel</div></div>",307:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid synchronized to clock</div></div>",308:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream synchronized to clock</div></div>",309:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This signal holds the address of the weight memory</div></div>",310:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This holds the streaming weight tile</div></div>",311:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This signal is connected to the output of streaming module (mvau_stream)</div></div>",312:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Signal showing when output from the MVAU Stream block is valid</div></div>",313:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output ready signal for the weight stream</div></div>",314:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Valid signal of weight stream</div></div>",316:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Register the input valid and activation always_ff @(posedge aclk) begin if(!aresetn) begin in_v_reg &lt;= 1\'b0; in_reg&nbsp; &lt;= \'d0; end else begin in_v_reg &lt;= in_v;// &amp; wready; in_reg&nbsp; &lt;= in;//in_v &amp; wready ? in: \'d0; end end</div></div>",317:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering the output activation stream</div></div>",318:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering the output activation stream valid signal</div></div>"});