-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLPayloadFull/payload_full_ip_src_valid_to_ctrl.vhd
-- Created: 2024-08-31 17:52:44
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: payload_full_ip_src_valid_to_ctrl
-- Source Path: HDLPayloadFull/payload_full/valid_to_ctrl
-- Hierarchy Level: 1
-- Model version: 1.46
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY payload_full_ip_src_valid_to_ctrl IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        validIn                           :   IN    std_logic;
        ctrlOut_start                     :   OUT   std_logic;
        ctrlOut_end                       :   OUT   std_logic;
        ctrlOut_valid                     :   OUT   std_logic
        );
END payload_full_ip_src_valid_to_ctrl;


ARCHITECTURE rtl OF payload_full_ip_src_valid_to_ctrl IS

  -- Component Declarations
  COMPONENT payload_full_ip_src_Sample_Control_Bus_Creator_block
    PORT( In1                             :   IN    std_logic;
          In2                             :   IN    std_logic;
          In3                             :   IN    std_logic;
          Out1_start                      :   OUT   std_logic;
          Out1_end                        :   OUT   std_logic;
          Out1_valid                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : payload_full_ip_src_Sample_Control_Bus_Creator_block
    USE ENTITY work.payload_full_ip_src_Sample_Control_Bus_Creator_block(rtl);

  -- Signals
  SIGNAL valid                            : std_logic;
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL start                            : std_logic;
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL end_rsvd                         : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_start : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_end : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_valid : std_logic;

BEGIN
  u_Sample_Control_Bus_Creator : payload_full_ip_src_Sample_Control_Bus_Creator_block
    PORT MAP( In1 => start,
              In2 => end_rsvd,
              In3 => valid,
              Out1_start => Sample_Control_Bus_Creator_out1_start,
              Out1_end => Sample_Control_Bus_Creator_out1_end,
              Out1_valid => Sample_Control_Bus_Creator_out1_valid
              );

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        valid <= '0';
      ELSIF enb = '1' THEN
        valid <= validIn;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay2_out1 <= valid;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Logical_Operator1_out1 <=  NOT Delay2_out1;

  start <= valid AND Logical_Operator1_out1;

  Logical_Operator3_out1 <=  NOT validIn;

  end_rsvd <= valid AND Logical_Operator3_out1;

  ctrlOut_start <= Sample_Control_Bus_Creator_out1_start;

  ctrlOut_end <= Sample_Control_Bus_Creator_out1_end;

  ctrlOut_valid <= Sample_Control_Bus_Creator_out1_valid;

END rtl;

