Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.47 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.47 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: scram20.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "scram20.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "scram20"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : scram20
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : scram20.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_Module_1/scramtx20.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/PT8612/VHDL/xilinx/SDHD_Module_1/scramtx20.vhd" is newer than current system time.
Entity <scram20> compiled.
Entity <scram20> (Architecture <archscram>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scram20>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_Module_1/scramtx20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 222.
    Found 1-bit xor2 for signal <$n0002> created at line 224.
    Found 1-bit xor2 for signal <$n0003> created at line 226.
    Found 1-bit xor2 for signal <$n0004> created at line 228.
    Found 1-bit xor2 for signal <$n0005> created at line 160.
    Found 1-bit xor6 for signal <$n0006> created at line 134.
    Found 1-bit xor5 for signal <$n0007> created at line 137.
    Found 1-bit xor5 for signal <$n0008> created at line 139.
    Found 1-bit xor5 for signal <$n0009> created at line 141.
    Found 1-bit xor5 for signal <$n0010> created at line 143.
    Found 1-bit xor4 for signal <$n0011> created at line 145.
    Found 1-bit xor3 for signal <$n0012> created at line 147.
    Found 1-bit xor3 for signal <$n0013> created at line 148.
    Found 1-bit xor4 for signal <$n0014> created at line 149.
    Found 1-bit xor2 for signal <$n0015> created at line 230.
    Found 1-bit xor2 for signal <$n0016> created at line 232.
    Found 1-bit xor2 for signal <$n0017> created at line 234.
    Found 1-bit xor2 for signal <$n0018> created at line 236.
    Found 1-bit xor2 for signal <$n0019> created at line 238.
    Found 1-bit xor2 for signal <$n0020> created at line 239.
    Found 1-bit xor2 for signal <$n0021> created at line 240.
    Found 1-bit xor2 for signal <$n0022> created at line 241.
    Found 1-bit xor4 for signal <$n0023> created at line 150.
    Found 1-bit xor2 for signal <$n0024> created at line 242.
    Found 1-bit xor3 for signal <$n0025> created at line 151.
    Found 1-bit xor2 for signal <$n0026> created at line 243.
    Found 1-bit xor3 for signal <$n0027> created at line 152.
    Found 1-bit xor3 for signal <$n0028> created at line 153.
    Found 1-bit xor2 for signal <$n0029> created at line 154.
    Found 1-bit xor3 for signal <$n0030> created at line 155.
    Found 1-bit xor2 for signal <$n0031> created at line 156.
    Found 1-bit xor2 for signal <$n0032> created at line 157.
    Found 1-bit xor2 for signal <$n0033> created at line 158.
    Found 1-bit xor2 for signal <$n0035> created at line 159.
    Found 1-bit xor2 for signal <$n0036> created at line 244.
    Found 1-bit xor2 for signal <$n0037> created at line 207.
    Found 1-bit xor2 for signal <$n0038> created at line 210.
    Found 1-bit xor2 for signal <$n0039> created at line 213.
    Found 1-bit xor2 for signal <$n0040> created at line 216.
    Found 1-bit xor16 for signal <$n0041> created at line 219.
    Found 1-bit xor2 for signal <$n0042> created at line 160.
    Found 1-bit xor2 for signal <$n0043> created at line 134.
    Found 1-bit xor2 for signal <$n0045> created at line 134.
    Found 1-bit xor2 for signal <$n0046> created at line 137.
    Found 1-bit xor2 for signal <$n0047> created at line 137.
    Found 1-bit xor2 for signal <$n0048> created at line 137.
    Found 1-bit xor2 for signal <$n0049> created at line 139.
    Found 1-bit xor2 for signal <$n0050> created at line 139.
    Found 1-bit xor2 for signal <$n0051> created at line 141.
    Found 1-bit xor2 for signal <$n0052> created at line 143.
    Found 1-bit xor2 for signal <$n0053> created at line 143.
    Found 1-bit xor2 for signal <$n0056> created at line 147.
    Found 1-bit xor2 for signal <$n0057> created at line 148.
    Found 1-bit xor2 for signal <$n0059> created at line 149.
    Found 1-bit xor2 for signal <$n0060> created at line 149.
    Found 1-bit xor2 for signal <$n0062> created at line 150.
    Found 20-bit register for signal <A>.
    Found 1-bit register for signal <bypassl>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 63
 1-bit register                    : 61
 20-bit register                   : 2
# Xors                             : 56
 1-bit xor16                       : 1
 1-bit xor2                        : 41
 1-bit xor3                        : 6
 1-bit xor4                        : 3
 1-bit xor5                        : 4
 1-bit xor6                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0047>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed

Optimizing unit <scram20> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block scram20, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : scram20.ngr
Top Level Output File Name         : scram20
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Macro Statistics :
# Registers                        : 63
#      1-bit register              : 61
#      20-bit register             : 2
# Xors                             : 15
#      1-bit xor16                 : 1
#      1-bit xor3                  : 6
#      1-bit xor4                  : 3
#      1-bit xor5                  : 4
#      1-bit xor6                  : 1

Cell Usage :
# BELS                             : 101
#      INV                         : 1
#      LUT2                        : 1
#      LUT2_D                      : 2
#      LUT2_L                      : 8
#      LUT3                        : 26
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 11
#      LUT4_D                      : 2
#      LUT4_L                      : 42
# FlipFlops/Latches                : 101
#      FDCE                        : 101
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 23
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-12 

 Number of Slices:                      69  out of   8544     0%  
 Number of Slice Flip Flops:           101  out of  17088     0%  
 Number of 4 input LUTs:               100  out of  17088     0%  
 Number of bonded IOBs:                 44  out of    360    12%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
txclk                              | BUFGP                  | 101   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 2.345ns (Maximum Frequency: 426.485MHz)
   Minimum input arrival time before clock: 2.288ns
   Maximum output required time after clock: 3.073ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'txclk'
  Clock period: 2.345ns (frequency: 426.485MHz)
  Total number of paths / destination ports: 434 / 80
-------------------------------------------------------------------------
Delay:               2.345ns (Levels of Logic = 3)
  Source:            S_15 (FF)
  Destination:       N_6 (FF)
  Source Clock:      txclk rising
  Destination Clock: txclk rising

  Data Path: S_15 to N_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.265   0.575  S_15 (S_15)
     LUT4:I0->O            2   0.143   0.463  Mxor__n0018_Result1_SW3 (N70)
     LUT4_D:I2->O          3   0.143   0.415  Mxor__n0018_Result1 (_n0161<0>)
     LUT4_L:I3->LO         1   0.143   0.000  Mxor__n0003_Result1 (_n0146<0>)
     FDCE:D                    0.197          N_8
    ----------------------------------------
    Total                      2.345ns (0.891ns logic, 1.454ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'txclk'
  Total number of paths / destination ports: 122 / 122
-------------------------------------------------------------------------
Offset:              2.288ns (Levels of Logic = 1)
  Source:            enable_sync (PAD)
  Destination:       N_6 (FF)
  Destination Clock: txclk rising

  Data Path: enable_sync to N_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   0.754   1.089  enable_sync_IBUF (enable_sync_IBUF)
     FDCE:CE                   0.445          N_7
    ----------------------------------------
    Total                      2.288ns (1.199ns logic, 1.089ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txclk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.073ns (Levels of Logic = 1)
  Source:            dout_0 (FF)
  Destination:       txd_out<0> (PAD)
  Source Clock:      txclk rising

  Data Path: dout_0 to txd_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.265   0.394  dout_0 (dout_0)
     OBUF:I->O                 2.414          txd_out_0_OBUF (txd_out<0>)
    ----------------------------------------
    Total                      3.073ns (2.679ns logic, 0.394ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
CPU : 26.20 / 28.86 s | Elapsed : 26.00 / 27.00 s
 
--> 

Total memory usage is 195692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

