{"vcs1":{"timestamp_begin":1731380382.389637490, "rt":1.89, "ut":1.05, "st":0.27}}
{"vcselab":{"timestamp_begin":1731380384.357976428, "rt":1.08, "ut":0.36, "st":0.14}}
{"link":{"timestamp_begin":1731380385.515714647, "rt":0.38, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731380381.713461653}
{"VCS_COMP_START_TIME": 1731380381.713461653}
{"VCS_COMP_END_TIME": 1731380387.410775968}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334056}}
{"stitch_vcselab": {"peak_mem": 231580}}
