<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: caravel_clocking</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_caravel_clocking'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_caravel_clocking')">caravel_clocking</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt"><a href="mod9.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod9.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod9.html#Toggle" > 78.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod9.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/caravel_clocking.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/caravel_clocking.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod9.html#inst_tag_146"  onclick="showContent('inst_tag_146')">caravel_top.uut.clock_ctrl</a></td>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt"><a href="mod9.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod9.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod9.html#Toggle" > 78.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod9.html#Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_caravel_clocking'>
<hr>
<a name="inst_tag_146"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_146" >caravel_top.uut.clock_ctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt"><a href="mod9.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod9.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod9.html#Toggle" > 78.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod9.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s7 cl rt"> 76.03</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_1617" >uut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_1921" id="tag_urg_inst_1921">divider</a></td>
<td class="s9 cl rt"> 94.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_1922" id="tag_urg_inst_1922">divider2</a></td>
<td class="s8 cl rt"> 84.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 72.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_caravel_clocking'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod9.html" >caravel_clocking</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>101</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
51                          always @(posedge pll_clk or negedge resetb) begin
52         1/1          	if (resetb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
53         1/1          	    use_pll_first &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
54         1/1          	    use_pll_second &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
55         1/1          	    ext_clk_syncd &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
56                      	end else begin
57         1/1          	    use_pll_first &lt;= pll_clk_sel;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
58         1/1          	    use_pll_second &lt;= use_pll_first;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
59         1/1          	    ext_clk_syncd_pre &lt;= ext_clk;	// Sync ext_clk to pll_clk
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
60         1/1          	    ext_clk_syncd &lt;= ext_clk_syncd_pre;	// Do this twice (resolve metastability)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
61                      	end
62                          end
63                      
64                          // Apply PLL clock divider
65                      
66                          clock_div #(
67                      	.SIZE(3)
68                          ) divider (
69                      	.in(pll_clk),
70                      	.out(pll_clk_divided),
71                      	.N(sel),
72                      	.resetb(resetb)
73                          ); 
74                      
75                          // Secondary PLL clock divider for user space access
76                      
77                          clock_div #(
78                      	.SIZE(3)
79                          ) divider2 (
80                      	.in(pll_clk90),
81                      	.out(pll_clk90_divided),
82                      	.N(sel2),
83                      	.resetb(resetb)
84                          ); 
85                      
86                      
87                          // Multiplex the clock output
88                      
89                          assign core_ext_clk = (use_pll_first) ? ext_clk_syncd : ext_clk;
90                          assign core_clk = (use_pll_second) ? pll_clk_divided : core_ext_clk;
91                          assign user_clk = (use_pll_second) ? pll_clk90_divided : core_ext_clk;
92                      
93                          // Reset assignment.  &quot;reset&quot; comes from POR, while &quot;ext_reset&quot;
94                          // comes from standalone SPI (and is normally zero unless
95                          // activated from the SPI).
96                      
97                          // Staged-delay reset
98                          reg [2:0] reset_delay;
99                      
100                         always @(negedge core_clk or negedge resetb) begin
101        1/1                  if (resetb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
102        1/1                  reset_delay &lt;= 3'b111;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
103                             end else begin
104        1/1                  reset_delay &lt;= {1'b0, reset_delay[2:1]};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod9.html" >caravel_clocking</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (use_pll_first ? ext_clk_syncd : ext_clk)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-pll/simv/test">T34</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (use_pll_second ? pll_clk_divided : core_ext_clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-pll/simv/test">T34</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION (use_pll_second ? pll_clk90_divided : core_ext_clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-pll/simv/test">T34</span></td>
</tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod9.html" >caravel_clocking</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">56</td>
<td class="rt">44</td>
<td class="rt">78.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">21</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">23</td>
<td class="rt">82.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">8</td>
<td class="rt">61.54 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">28</td>
<td class="rt">82.35 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ext_clk_sel</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ext_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>pll_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>pll_clk90</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>sel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>INPUT</td>
</tr><tr>
<td>sel2[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>sel2[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>sel2[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>ext_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td>INPUT</td>
</tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>user_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>resetb_sync</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>pll_clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>pll_clk_divided</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>pll_clk90_divided</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>core_ext_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>use_pll_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>use_pll_second</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>ext_clk_syncd_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>ext_clk_syncd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>reset_delay[2:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod9.html" >caravel_clocking</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">89</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
89             assign core_ext_clk = (use_pll_first) ? ext_clk_syncd : ext_clk;
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90             assign core_clk = (use_pll_second) ? pll_clk_divided : core_ext_clk;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91             assign user_clk = (use_pll_second) ? pll_clk90_divided : core_ext_clk;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52         	if (resetb == 1'b0) begin
           	<font color = "green">-1-</font>  
53         	    use_pll_first <= 1'b0;
           <font color = "green">	    ==></font>
54         	    use_pll_second <= 1'b0;
55         	    ext_clk_syncd <= 1'b0;
56         	end else begin
57         	    use_pll_first <= pll_clk_sel;
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101                if (resetb == 1'b0) begin
                   <font color = "green">-1-</font>  
102                reset_delay <= 3'b111;
           <font color = "green">        ==></font>
103                end else begin
104                reset_delay <= {1'b0, reset_delay[2:1]};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_146">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_caravel_clocking">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
