// Seed: 1564845144
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  supply0 id_6;
  initial begin
    id_6 = 1'b0;
    id_2 = id_4;
  end
  or (id_2, id_1, id_3);
  module_0(
      id_6, id_6
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1
);
  always @(posedge 1 or 1 or 1);
  wor id_3;
  assign id_3 = 1;
  wire id_4;
  module_0(
      id_3, id_3
  );
  final $display(1'b0, id_0);
endmodule
