--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52066 paths analyzed, 2393 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.098ns.
--------------------------------------------------------------------------------
Slack:                  22.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.C1        net (fanout=114)      5.818   n0057[2]
    SLICE_X5Y5.C         Tilo                  0.259   bitmap_41_8
                                                       R_inv370
    SLICE_X5Y5.A2        net (fanout=1)        0.542   R_inv370
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     17.023ns (2.144ns logic, 14.879ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  23.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X7Y8.C1        net (fanout=114)      5.823   n0057[2]
    SLICE_X7Y8.C         Tilo                  0.259   bitmap_36_8
                                                       R_inv374
    SLICE_X7Y8.A2        net (fanout=1)        0.542   R_inv374
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_36_8
                                                       R_inv378
    SLICE_X5Y15.A3       net (fanout=1)        1.216   R_inv378
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.895ns (2.144ns logic, 14.751ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  23.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.863ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y4.A3        net (fanout=114)      5.873   n0057[2]
    SLICE_X5Y4.A         Tilo                  0.259   bitmap_33_8
                                                       R_inv372
    SLICE_X5Y5.A6        net (fanout=1)        0.327   R_inv372
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.863ns (2.144ns logic, 14.719ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  23.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.731ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X1Y4.D6        net (fanout=114)      5.231   n0057[2]
    SLICE_X1Y4.D         Tilo                  0.259   bitmap_33_22
                                                       R_inv180
    SLICE_X3Y7.B4        net (fanout=1)        0.802   R_inv180
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.731ns (2.144ns logic, 14.587ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  23.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y7.C6        net (fanout=114)      5.044   n0057[2]
    SLICE_X3Y7.C         Tilo                  0.259   bitmap_16_8
                                                       R_inv177
    SLICE_X3Y7.B1        net (fanout=1)        0.960   R_inv177
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.702ns (2.144ns logic, 14.558ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  23.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.D6        net (fanout=114)      5.441   n0057[2]
    SLICE_X5Y5.D         Tilo                  0.259   bitmap_41_8
                                                       R_inv369
    SLICE_X5Y5.A4        net (fanout=1)        0.503   R_inv369
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.607ns (2.144ns logic, 14.463ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  23.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.B3        net (fanout=114)      5.668   n0057[2]
    SLICE_X5Y5.B         Tilo                  0.259   bitmap_41_8
                                                       R_inv371
    SLICE_X5Y5.A5        net (fanout=1)        0.230   R_inv371
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.561ns (2.144ns logic, 14.417ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  23.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.433ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X7Y8.B3        net (fanout=114)      5.673   n0057[2]
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_36_8
                                                       R_inv376
    SLICE_X7Y8.A5        net (fanout=1)        0.230   R_inv376
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_36_8
                                                       R_inv378
    SLICE_X5Y15.A3       net (fanout=1)        1.216   R_inv378
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.433ns (2.144ns logic, 14.289ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  23.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.335ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X7Y8.D6        net (fanout=114)      5.446   n0057[2]
    SLICE_X7Y8.D         Tilo                  0.259   bitmap_36_8
                                                       R_inv375
    SLICE_X7Y8.A3        net (fanout=1)        0.359   R_inv375
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_36_8
                                                       R_inv378
    SLICE_X5Y15.A3       net (fanout=1)        1.216   R_inv378
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.335ns (2.144ns logic, 14.191ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  23.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.312ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X7Y10.A3       net (fanout=114)      5.424   n0057[2]
    SLICE_X7Y10.A        Tilo                  0.259   bitmap_32_22
                                                       R_inv377
    SLICE_X7Y8.A6        net (fanout=1)        0.358   R_inv377
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_36_8
                                                       R_inv378
    SLICE_X5Y15.A3       net (fanout=1)        1.216   R_inv378
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.312ns (2.144ns logic, 14.168ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  23.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_3
    SLICE_X15Y51.D1      net (fanout=6)        3.138   CounterX_0_3
    SLICE_X15Y51.D       Tilo                  0.259   bitmap_49_6
                                                       tiles/selector/Msub_n0037_Madd_lut<0>11
    SLICE_X3Y8.B1        net (fanout=81)       5.920   Msub_n0037_Madd_lut<0>1
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_31_8
                                                       R_inv383
    SLICE_X5Y15.B4       net (fanout=1)        1.345   R_inv383
    SLICE_X5Y15.B        Tilo                  0.259   bitmap_48_8
                                                       R_inv385
    SLICE_X5Y15.A5       net (fanout=1)        0.230   R_inv385
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.308ns (2.144ns logic, 14.164ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  23.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y7.A6        net (fanout=114)      5.448   n0057[2]
    SLICE_X3Y7.A         Tilo                  0.259   bitmap_16_8
                                                       R_inv179
    SLICE_X3Y7.B6        net (fanout=1)        0.143   R_inv179
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.289ns (2.144ns logic, 14.145ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  23.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.285ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y7.D6        net (fanout=114)      5.044   n0057[2]
    SLICE_X3Y7.D         Tilo                  0.259   bitmap_16_8
                                                       R_inv178
    SLICE_X3Y7.B2        net (fanout=1)        0.543   R_inv178
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.285ns (2.144ns logic, 14.141ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  23.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X3Y55.D4       net (fanout=12)       3.212   CounterX_1_2
    SLICE_X3Y55.D        Tilo                  0.259   bitmap_49_1
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_2
    SLICE_X5Y9.D6        net (fanout=23)       4.247   Msub_n0057_Madd_xor<0>311
    SLICE_X5Y9.D         Tilo                  0.259   bitmap_42_8
                                                       R_inv381
    SLICE_X3Y8.B2        net (fanout=1)        1.130   R_inv381
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_31_8
                                                       R_inv383
    SLICE_X5Y15.B4       net (fanout=1)        1.345   R_inv383
    SLICE_X5Y15.B        Tilo                  0.259   bitmap_48_8
                                                       R_inv385
    SLICE_X5Y15.A5       net (fanout=1)        0.230   R_inv385
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.147ns (2.452ns logic, 13.695ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  23.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.078ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y13.D6       net (fanout=114)      4.734   n0057[2]
    SLICE_X3Y13.D        Tilo                  0.259   bitmap_5_22
                                                       R_inv183
    SLICE_X3Y13.B2       net (fanout=1)        0.543   R_inv183
    SLICE_X3Y13.B        Tilo                  0.259   bitmap_5_22
                                                       R_inv186
    SLICE_X7Y17.A3       net (fanout=1)        1.290   R_inv186
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.078ns (2.144ns logic, 13.934ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  23.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.947ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X2Y14.D4       net (fanout=114)      4.843   n0057[2]
    SLICE_X2Y14.D        Tilo                  0.235   bitmap_4_22
                                                       R_inv185
    SLICE_X3Y13.B6       net (fanout=1)        0.327   R_inv185
    SLICE_X3Y13.B        Tilo                  0.259   bitmap_5_22
                                                       R_inv186
    SLICE_X7Y17.A3       net (fanout=1)        1.290   R_inv186
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.947ns (2.120ns logic, 13.827ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  24.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.887ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X17Y55.A6      net (fanout=12)       3.639   CounterX_0_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y13.C6       net (fanout=114)      4.734   n0057[2]
    SLICE_X3Y13.C        Tilo                  0.259   bitmap_5_22
                                                       R_inv184
    SLICE_X3Y13.B4       net (fanout=1)        0.352   R_inv184
    SLICE_X3Y13.B        Tilo                  0.259   bitmap_5_22
                                                       R_inv186
    SLICE_X7Y17.A3       net (fanout=1)        1.290   R_inv186
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.887ns (2.144ns logic, 13.743ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  24.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.C1        net (fanout=114)      5.818   n0057[2]
    SLICE_X5Y5.C         Tilo                  0.259   bitmap_41_8
                                                       R_inv370
    SLICE_X5Y5.A2        net (fanout=1)        0.542   R_inv370
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.898ns (2.193ns logic, 13.705ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  24.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.770ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X7Y8.C1        net (fanout=114)      5.823   n0057[2]
    SLICE_X7Y8.C         Tilo                  0.259   bitmap_36_8
                                                       R_inv374
    SLICE_X7Y8.A2        net (fanout=1)        0.542   R_inv374
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_36_8
                                                       R_inv378
    SLICE_X5Y15.A3       net (fanout=1)        1.216   R_inv378
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.770ns (2.193ns logic, 13.577ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  24.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_3
    SLICE_X15Y51.D1      net (fanout=6)        3.138   CounterX_0_3
    SLICE_X15Y51.D       Tilo                  0.259   bitmap_49_6
                                                       tiles/selector/Msub_n0037_Madd_lut<0>11
    SLICE_X3Y7.B3        net (fanout=81)       5.769   Msub_n0037_Madd_lut<0>1
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.707ns (1.885ns logic, 13.822ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  24.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y4.A3        net (fanout=114)      5.873   n0057[2]
    SLICE_X5Y4.A         Tilo                  0.259   bitmap_33_8
                                                       R_inv372
    SLICE_X5Y5.A6        net (fanout=1)        0.327   R_inv372
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.738ns (2.193ns logic, 13.545ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  24.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.635ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.706 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   CounterX_0_1
                                                       syncgen/CounterX_0_2
    SLICE_X3Y55.D5       net (fanout=12)       2.749   CounterX_0_2
    SLICE_X3Y55.D        Tilo                  0.259   bitmap_49_1
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_2
    SLICE_X5Y9.D6        net (fanout=23)       4.247   Msub_n0057_Madd_xor<0>311
    SLICE_X5Y9.D         Tilo                  0.259   bitmap_42_8
                                                       R_inv381
    SLICE_X3Y8.B2        net (fanout=1)        1.130   R_inv381
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_31_8
                                                       R_inv383
    SLICE_X5Y15.B4       net (fanout=1)        1.345   R_inv383
    SLICE_X5Y15.B        Tilo                  0.259   bitmap_48_8
                                                       R_inv385
    SLICE_X5Y15.A5       net (fanout=1)        0.230   R_inv385
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.635ns (2.403ns logic, 13.232ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  24.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.663ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.618 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.AQ      Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X9Y8.C2        net (fanout=8)        3.936   CounterX_2_1
    SLICE_X9Y8.C         Tilo                  0.259   bitmap_7_8
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51_1
    SLICE_X17Y18.A4      net (fanout=8)        1.479   Msub_n0057_Madd_xor<0>51
    SLICE_X17Y18.A       Tilo                  0.259   bitmap_23_13
                                                       R_inv53
    SLICE_X9Y8.A2        net (fanout=1)        2.083   R_inv53
    SLICE_X9Y8.A         Tilo                  0.259   bitmap_7_8
                                                       R_inv57
    SLICE_X12Y8.A4       net (fanout=1)        0.933   R_inv57
    SLICE_X12Y8.A        Tilo                  0.254   R_inv51
                                                       R_inv59
    SLICE_X12Y8.B4       net (fanout=1)        0.435   R_inv59
    SLICE_X12Y8.B        Tilo                  0.254   R_inv51
                                                       R_inv78_SW0
    SLICE_X17Y21.D1      net (fanout=1)        1.919   N96
    SLICE_X17Y21.D       Tilo                  0.259   bitmap_46_16
                                                       R_inv78
    SLICE_X17Y21.C5      net (fanout=1)        0.406   R_inv78
    SLICE_X17Y21.C       Tilo                  0.259   bitmap_46_16
                                                       R_inv137
    SLICE_X9Y39.B5       net (fanout=1)        1.866   R_inv137
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.663ns (2.606ns logic, 13.057ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  24.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X1Y4.D6        net (fanout=114)      5.231   n0057[2]
    SLICE_X1Y4.D         Tilo                  0.259   bitmap_33_22
                                                       R_inv180
    SLICE_X3Y7.B4        net (fanout=1)        0.802   R_inv180
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.606ns (2.193ns logic, 13.413ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  24.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.590ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.618 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.BQ      Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_2
    SLICE_X3Y55.D2       net (fanout=9)        2.750   CounterX_2_2
    SLICE_X3Y55.D        Tilo                  0.259   bitmap_49_1
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_2
    SLICE_X5Y9.D6        net (fanout=23)       4.247   Msub_n0057_Madd_xor<0>311
    SLICE_X5Y9.D         Tilo                  0.259   bitmap_42_8
                                                       R_inv381
    SLICE_X3Y8.B2        net (fanout=1)        1.130   R_inv381
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_31_8
                                                       R_inv383
    SLICE_X5Y15.B4       net (fanout=1)        1.345   R_inv383
    SLICE_X5Y15.B        Tilo                  0.259   bitmap_48_8
                                                       R_inv385
    SLICE_X5Y15.A5       net (fanout=1)        0.230   R_inv385
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.590ns (2.357ns logic, 13.233ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  24.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.577ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X3Y7.C6        net (fanout=114)      5.044   n0057[2]
    SLICE_X3Y7.C         Tilo                  0.259   bitmap_16_8
                                                       R_inv177
    SLICE_X3Y7.B1        net (fanout=1)        0.960   R_inv177
    SLICE_X3Y7.B         Tilo                  0.259   bitmap_16_8
                                                       R_inv181
    SLICE_X7Y17.A6       net (fanout=1)        1.187   R_inv181
    SLICE_X7Y17.A        Tilo                  0.259   bitmap_26_17
                                                       R_inv194
    SLICE_X11Y41.A3      net (fanout=1)        2.546   R_inv194
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.577ns (2.193ns logic, 13.384ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  24.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.556ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.618 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.CQ      Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_3
    SLICE_X11Y17.D5      net (fanout=11)       2.975   CounterX_2_3
    SLICE_X11Y17.D       Tilo                  0.259   tiles/tile7_shape0/raddr_3
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>41
    SLICE_X15Y49.C3      net (fanout=22)       4.540   GND_333_o_GND_333_o_sub_30_OUT<2>1
    SLICE_X15Y49.C       Tilo                  0.259   tiles/tile24_shape0/Msub_n0056_Madd_cy<0>4
                                                       tiles/tile24_shape0/Msub_GND_67_o_GND_67_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X3Y36.A3       net (fanout=7)        2.141   GND_227_o_GND_227_o_sub_30_OUT<5>1_0
    SLICE_X3Y36.A        Tilo                  0.259   bitmap_7_14
                                                       R_inv143
    SLICE_X7Y36.A1       net (fanout=1)        1.158   R_inv143
    SLICE_X7Y36.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv156
    SLICE_X11Y41.A1      net (fanout=1)        1.462   R_inv156
    SLICE_X11Y41.A       Tilo                  0.259   N202
                                                       vga_R_rstpot_SW0
    SLICE_X9Y39.B2       net (fanout=1)        1.182   N125
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.556ns (2.098ns logic, 13.458ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  24.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.D6        net (fanout=114)      5.441   n0057[2]
    SLICE_X5Y5.D         Tilo                  0.259   bitmap_41_8
                                                       R_inv369
    SLICE_X5Y5.A4        net (fanout=1)        0.503   R_inv369
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.482ns (2.193ns logic, 13.289ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  24.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.436ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X17Y55.A4      net (fanout=12)       2.465   CounterX_1_2
    SLICE_X17Y55.A       Tilo                  0.259   bitmap_20_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31
    SLICE_X5Y5.B3        net (fanout=114)      5.668   n0057[2]
    SLICE_X5Y5.B         Tilo                  0.259   bitmap_41_8
                                                       R_inv371
    SLICE_X5Y5.A5        net (fanout=1)        0.230   R_inv371
    SLICE_X5Y5.A         Tilo                  0.259   bitmap_41_8
                                                       R_inv373
    SLICE_X5Y15.A4       net (fanout=1)        1.349   R_inv373
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.436ns (2.193ns logic, 13.243ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  24.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.525   CounterX_1_1
                                                       syncgen/CounterX_1_3
    SLICE_X15Y51.D4      net (fanout=6)        2.194   CounterX_1_3
    SLICE_X15Y51.D       Tilo                  0.259   bitmap_49_6
                                                       tiles/selector/Msub_n0037_Madd_lut<0>11
    SLICE_X3Y8.B1        net (fanout=81)       5.920   Msub_n0037_Madd_lut<0>1
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_31_8
                                                       R_inv383
    SLICE_X5Y15.B4       net (fanout=1)        1.345   R_inv383
    SLICE_X5Y15.B        Tilo                  0.259   bitmap_48_8
                                                       R_inv385
    SLICE_X5Y15.A5       net (fanout=1)        0.230   R_inv385
    SLICE_X5Y15.A        Tilo                  0.259   bitmap_48_8
                                                       R_inv386
    SLICE_X5Y40.C4       net (fanout=1)        2.497   R_inv386
    SLICE_X5Y40.C        Tilo                  0.259   bitmap_36_0
                                                       R_inv405
    SLICE_X9Y39.B1       net (fanout=1)        1.034   R_inv405
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.413ns (2.193ns logic, 13.220ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y26.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y27.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.098|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 52066 paths, 0 nets, and 6396 connections

Design statistics:
   Minimum period:  17.098ns{1}   (Maximum frequency:  58.486MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 09 10:02:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



