// Seed: 1010032702
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    output tri id_3,
    output wor id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    input wor id_18,
    input wand id_19,
    input uwire id_20,
    input tri1 id_21
);
endmodule
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 module_1,
    input tri0 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    output wand id_12,
    input wand id_13,
    input supply0 id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19
);
  assign id_12 = id_4;
  module_0(
      id_4,
      id_10,
      id_6,
      id_5,
      id_5,
      id_2,
      id_4,
      id_9,
      id_19,
      id_5,
      id_14,
      id_12,
      id_13,
      id_6,
      id_4,
      id_12,
      id_16,
      id_12,
      id_11,
      id_8,
      id_14,
      id_16
  );
endmodule
