$date
   Thu Jan 15 19:49:09 2026 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module testbench $end
    $var reg 1 ! clk $end
    $var reg 8 " x $end
    $var reg 8 # y $end
    $var reg 8 $ z $end
    $var reg 1 % ready $end
    $scope module qst_hardware_logic1 $end
      $var reg 1 ! clk $end
      $var reg 8 " x $end
      $var reg 8 # y $end
      $var reg 8 $ z $end
      $var reg 1 % ready $end
      $var reg 8 " x_in $end
      $var reg 8 # y_in $end
      $var reg 8 $ z_in $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
b00000000 "
b00000000 #
b00000000 $
0%
$end
#10
b00001010 "
b00010100 #
b00011110 $
1%
#20
b00010100 "
b00101000 #
b00111100 $
#30
b00011110 "
b00111100 #
b01011010 $
#40
b00101000 "
b01010000 #
b01111000 $
#50
