Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 14:41:25 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.034        0.000                      0                 2273        0.042        0.000                      0                 2242        3.000        0.000                       0                   989  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk100_zed                       {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  clk_25_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clk_50_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100_zed                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0         1.034        0.000                      0                 1075        0.059        0.000                      0                 1075        4.500        0.000                       0                   427  
  clk_25_design_1_clk_wiz_0_0         33.817        0.000                      0                  754        0.121        0.000                      0                  754       19.500        0.000                       0                   390  
  clk_50_design_1_clk_wiz_0_0         14.296        0.000                      0                  413        0.042        0.000                      0                  413        9.020        0.000                       0                   168  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0       38.672        0.000                      0                   10                                                                        
clk_100_design_1_clk_wiz_0_0  clk_25_design_1_clk_wiz_0_0         8.685        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100_zed
  To Clock:  clk100_zed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_zed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_zed }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/mul_ln35_reg_450_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 7.069ns (83.295%)  route 1.418ns (16.705%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.882    -0.730    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y5           DSP48E1                                      r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.476 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.478    design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.996 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__1/P[0]
                         net (fo=2, routed)           0.924     5.919    design_1_i/mire_0/U0/p_1_in[17]
    SLICE_X93Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.043 r  design_1_i/mire_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.043    design_1_i/mire_0/U0/i__carry_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.593 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__0_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.821    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__1_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.935    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.264 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.492     7.757    design_1_i/mire_0/U0/mul_ln29_fu_317_p2__2[35]
    SLICE_X97Y18         FDRE                                         r  design_1_i/mire_0/U0/mul_ln35_reg_450_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.538    design_1_i/mire_0/U0/ap_clk
    SLICE_X97Y18         FDRE                                         r  design_1_i/mire_0/U0/mul_ln35_reg_450_reg[35]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X97Y18         FDRE (Setup_fdre_C_D)       -0.249     8.791    design_1_i/mire_0/U0/mul_ln35_reg_450_reg[35]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/mul_ln29_reg_455_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 7.069ns (88.423%)  route 0.926ns (11.577%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.882    -0.730    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y5           DSP48E1                                      r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.476 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.478    design_1_i/mire_0/U0/mul_ln29_fu_317_p2__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.996 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2__1/P[0]
                         net (fo=2, routed)           0.924     5.919    design_1_i/mire_0/U0/p_1_in[17]
    SLICE_X93Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.043 r  design_1_i/mire_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.043    design_1_i/mire_0/U0/i__carry_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.593 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.593    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__0_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.821    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__1_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.935    design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.264 r  design_1_i/mire_0/U0/mul_ln29_fu_317_p2_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.000     7.264    design_1_i/mire_0/U0/mul_ln29_fu_317_p2__2[35]
    SLICE_X93Y18         FDRE                                         r  design_1_i/mire_0/U0/mul_ln29_reg_455_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.609     8.536    design_1_i/mire_0/U0/ap_clk
    SLICE_X93Y18         FDRE                                         r  design_1_i/mire_0/U0/mul_ln29_reg_455_reg[35]/C
                         clock pessimism              0.615     9.150    
                         clock uncertainty           -0.074     9.076    
    SLICE_X93Y18         FDRE (Setup_fdre_C_D)        0.051     9.127    design_1_i/mire_0/U0/mul_ln29_reg_455_reg[35]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 3.544ns (49.449%)  route 3.623ns (50.551%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.337     6.442    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[0]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y0          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[0]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 3.544ns (49.449%)  route 3.623ns (50.551%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.337     6.442    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[1]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y0          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[1]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 3.544ns (49.449%)  route 3.623ns (50.551%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.337     6.442    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[2]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y0          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[2]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 3.544ns (49.449%)  route 3.623ns (50.551%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.337     6.442    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y0          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[3]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y0          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[3]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.544ns (49.471%)  route 3.620ns (50.529%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.334     6.439    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[4]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y1          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[4]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.544ns (49.471%)  route 3.620ns (50.529%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.334     6.439    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[5]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y1          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[5]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.544ns (49.471%)  route 3.620ns (50.529%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.334     6.439    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[6]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y1          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[6]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.544ns (49.471%)  route 3.620ns (50.529%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.887    -0.725    design_1_i/mire_0/U0/ap_clk
    DSP48_X3Y1           DSP48E1                                      r  design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.291 r  design_1_i/mire_0/U0/bound_reg_394_reg__0/P[4]
                         net (fo=2, routed)           0.851     0.560    design_1_i/mire_0/U0/bound_reg_394_reg__0_n_101
    SLICE_X93Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.684 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.684    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_i_3_n_0
    SLICE_X93Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.234 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/mire_0/U0/bound_fu_202_p2_carry__0_n_0
    SLICE_X93Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/mire_0/U0/bound_fu_202_p2_carry__1_n_0
    SLICE_X93Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/mire_0/U0/bound_fu_202_p2_carry__2_n_0
    SLICE_X93Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/mire_0/U0/bound_fu_202_p2_carry__3_n_0
    SLICE_X93Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.690 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/mire_0/U0/bound_fu_202_p2_carry__4_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.804    design_1_i/mire_0/U0/bound_fu_202_p2_carry__5_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.918    design_1_i/mire_0/U0/bound_fu_202_p2_carry__6_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     2.032    design_1_i/mire_0/U0/bound_fu_202_p2_carry__7_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     2.146    design_1_i/mire_0/U0/bound_fu_202_p2_carry__8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  design_1_i/mire_0/U0/bound_fu_202_p2_carry__9/O[1]
                         net (fo=1, routed)           0.800     3.280    design_1_i/mire_0/U0/bound_reg_394_reg__1[57]
    SLICE_X95Y8          LUT6 (Prop_lut6_I1_O)        0.303     3.583 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.583    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_i_1_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.984 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.984    design_1_i/mire_0/U0/ap_NS_fsm6_carry__3_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.141 r  design_1_i/mire_0/U0/ap_NS_fsm6_carry__4/CO[1]
                         net (fo=7, routed)           0.635     4.776    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X97Y14         LUT5 (Prop_lut5_I2_O)        0.329     5.105 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.334     6.439    design_1_i/mire_0/U0/indvar_flatten_reg_123
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.622     8.549    design_1_i/mire_0/U0/ap_clk
    SLICE_X94Y1          FDRE                                         r  design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[7]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X94Y1          FDRE (Setup_fdre_C_R)       -0.524     8.527    design_1_i/mire_0/U0/indvar_flatten_reg_123_reg[7]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  2.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.901%)  route 0.269ns (62.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.609    -0.570    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X100Y12        FDRE                                         r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y12        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=1, routed)           0.269    -0.137    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.765    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X5Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.196    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.901%)  route 0.269ns (62.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.609    -0.570    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X100Y12        FDRE                                         r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y12        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[2]/Q
                         net (fo=1, routed)           0.269    -0.137    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.765    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X5Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.196    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.771%)  route 0.282ns (63.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.610    -0.569    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X100Y11        FDRE                                         r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y11        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[3]/Q
                         net (fo=1, routed)           0.282    -0.123    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.765    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X5Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.196    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/mire_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.551%)  route 0.336ns (70.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.608    -0.571    design_1_i/mire_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X101Y13        FDRE                                         r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/mire_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=2, routed)           0.336    -0.094    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.765    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X5Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.196    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.882    -0.803    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X103Y4         FDRE (Hold_fdre_C_D)         0.076    -0.491    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y5         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X101Y5         FDRE (Hold_fdre_C_D)         0.076    -0.491    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.882    -0.803    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X103Y4         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y5          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X99Y5          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y5          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X99Y5          FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y5         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X101Y5         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.639    -0.540    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X107Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X107Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.910    -0.775    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X107Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X107Y4         FDRE (Hold_fdre_C_D)         0.075    -0.465    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y8       design_1_i/mire_0/U0/tmp_reg_434_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y4      design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y7       design_1_i/mire_0/U0/tmp_reg_434_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y1       design_1_i/mire_0/U0/bound_reg_394_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y3       design_1_i/mire_0/U0/bound_reg_394_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y12     design_1_i/mire_0/U0/add_ln23_reg_376_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X92Y12     design_1_i/mire_0/U0/add_ln23_reg_376_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y1      design_1_i/mire_0/U0/bound_reg_394_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y9      design_1_i/mire_0/U0/bound_reg_394_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y14     design_1_i/mire_0/U0/icmp_ln12_reg_399_pp0_iter1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y14    design_1_i/mire_0/U0/icmp_ln12_reg_399_pp0_iter2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y14     design_1_i/mire_0/U0/icmp_ln12_reg_399_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y16    design_1_i/mire_0/U0/icmp_ln879_1_reg_385_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y16    design_1_i/mire_0/U0/icmp_ln879_2_reg_389_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y16    design_1_i/mire_0/U0/icmp_ln879_reg_381_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y15    design_1_i/mire_0/U0/tmp_reg_434_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y15    design_1_i/mire_0/U0/tmp_reg_434_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y15    design_1_i/mire_0/U0/tmp_reg_434_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y1      design_1_i/mire_0/U0/bound_reg_394_reg[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y1      design_1_i/mire_0/U0/bound_reg_394_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y2      design_1_i/mire_0/U0/bound_reg_394_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y2      design_1_i/mire_0/U0/bound_reg_394_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y2      design_1_i/mire_0/U0/bound_reg_394_reg[11]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y2      design_1_i/mire_0/U0/bound_reg_394_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y3      design_1_i/mire_0/U0/bound_reg_394_reg[12]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y3      design_1_i/mire_0/U0/bound_reg_394_reg[12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y3      design_1_i/mire_0/U0/bound_reg_394_reg[13]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y3      design_1_i/mire_0/U0/bound_reg_394_reg[13]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.817ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 1.214ns (20.057%)  route 4.839ns (79.943%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT5 (Prop_lut5_I2_O)        0.124     1.533 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[7]_i_1/O
                         net (fo=31, routed)          1.451     2.984    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X104Y5         LUT4 (Prop_lut4_I2_O)        0.117     3.101 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.937     4.039    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X106Y5         LUT6 (Prop_lut6_I3_O)        0.331     4.370 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.824     5.194    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X106Y4         LUT4 (Prop_lut4_I1_O)        0.124     5.318 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.318    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.697    38.624    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.577    39.200    
                         clock uncertainty           -0.095    39.106    
    SLICE_X106Y4         FDRE (Setup_fdre_C_D)        0.029    39.135    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         39.135    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 33.817    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.214ns (20.081%)  route 4.831ns (79.919%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT5 (Prop_lut5_I2_O)        0.124     1.533 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[7]_i_1/O
                         net (fo=31, routed)          1.451     2.984    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X104Y5         LUT4 (Prop_lut4_I2_O)        0.117     3.101 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.937     4.039    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X106Y5         LUT6 (Prop_lut6_I3_O)        0.331     4.370 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.817     5.187    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X106Y4         LUT6 (Prop_lut6_I2_O)        0.124     5.311 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.311    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.697    38.624    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.577    39.200    
                         clock uncertainty           -0.095    39.106    
    SLICE_X106Y4         FDRE (Setup_fdre_C_D)        0.031    39.137    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         39.137    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 33.826    

Slack (MET) :             33.835ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.242ns (20.425%)  route 4.839ns (79.575%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT5 (Prop_lut5_I2_O)        0.124     1.533 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[7]_i_1/O
                         net (fo=31, routed)          1.451     2.984    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X104Y5         LUT4 (Prop_lut4_I2_O)        0.117     3.101 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.937     4.039    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X106Y5         LUT6 (Prop_lut6_I3_O)        0.331     4.370 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.824     5.194    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X106Y4         LUT5 (Prop_lut5_I1_O)        0.152     5.346 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.697    38.624    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X106Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.577    39.200    
                         clock uncertainty           -0.095    39.106    
    SLICE_X106Y4         FDRE (Setup_fdre_C_D)        0.075    39.181    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         39.181    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                 33.835    

Slack (MET) :             34.068ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.759ns (14.934%)  route 4.324ns (85.066%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT5 (Prop_lut5_I2_O)        0.124     1.533 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[7]_i_1/O
                         net (fo=31, routed)          1.451     2.984    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X104Y5         LUT4 (Prop_lut4_I2_O)        0.117     3.101 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.246     4.348    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.658    38.584    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.577    39.161    
                         clock uncertainty           -0.095    39.066    
    RAMB18_X5Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.650    38.416    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 34.068    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.996ns (18.996%)  route 4.247ns (81.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.706     3.267    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X108Y17        LUT4 (Prop_lut4_I2_O)        0.326     3.593 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.916     4.509    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.690    38.617    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.577    39.193    
                         clock uncertainty           -0.095    39.099    
    SLICE_X109Y16        FDRE (Setup_fdre_C_R)       -0.429    38.670    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.996ns (18.996%)  route 4.247ns (81.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.706     3.267    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X108Y17        LUT4 (Prop_lut4_I2_O)        0.326     3.593 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.916     4.509    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.690    38.617    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.577    39.193    
                         clock uncertainty           -0.095    39.099    
    SLICE_X109Y16        FDRE (Setup_fdre_C_R)       -0.429    38.670    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.996ns (18.996%)  route 4.247ns (81.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.706     3.267    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X108Y17        LUT4 (Prop_lut4_I2_O)        0.326     3.593 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.916     4.509    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.690    38.617    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.577    39.193    
                         clock uncertainty           -0.095    39.099    
    SLICE_X109Y16        FDRE (Setup_fdre_C_R)       -0.429    38.670    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.996ns (18.996%)  route 4.247ns (81.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.706     3.267    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X108Y17        LUT4 (Prop_lut4_I2_O)        0.326     3.593 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.916     4.509    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.690    38.617    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y16        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.577    39.193    
                         clock uncertainty           -0.095    39.099    
    SLICE_X109Y16        FDRE (Setup_fdre_C_R)       -0.429    38.670    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.325ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.026ns (21.248%)  route 3.803ns (78.752%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.213     2.774    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X111Y14        LUT4 (Prop_lut4_I1_O)        0.356     3.130 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.964     4.094    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X112Y10        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.697    38.624    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y10        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.095    39.146    
    SLICE_X112Y10        FDRE (Setup_fdre_C_R)       -0.727    38.419    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                 34.325    

Slack (MET) :             34.325ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.026ns (21.248%)  route 3.803ns (78.752%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.877    -0.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y9         FDSE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDSE (Prop_fdse_C_Q)         0.518    -0.217 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          1.626     1.409    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X111Y11        LUT4 (Prop_lut4_I0_O)        0.152     1.561 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=96, routed)          1.213     2.774    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X111Y14        LUT4 (Prop_lut4_I1_O)        0.356     3.130 r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.964     4.094    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X112Y10        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         1.697    38.624    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X112Y10        FDRE                                         r  design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.095    39.146    
    SLICE_X112Y10        FDRE (Setup_fdre_C_R)       -0.727    38.419    design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                 34.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.611    -0.568    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y8         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y8         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X105Y8         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y8         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X105Y8         FDRE (Hold_fdre_C_D)         0.076    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.611    -0.568    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y9         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X105Y9         FDRE (Hold_fdre_C_D)         0.076    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X105Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.882    -0.803    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X105Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X105Y4         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y5         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X103Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.882    -0.803    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X103Y5         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.612    -0.567    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y6         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X103Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.882    -0.803    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X103Y6         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.611    -0.568    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X99Y9          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X99Y9          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.880    -0.805    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X99Y9          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X99Y9          FDRE (Hold_fdre_C_D)         0.075    -0.493    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.611    -0.568    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y9         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X101Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.880    -0.805    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X101Y9         FDRE (Hold_fdre_C_D)         0.075    -0.493    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.610    -0.569    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y11        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y11        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X101Y11        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.879    -0.806    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y11        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X101Y11        FDRE (Hold_fdre_C_D)         0.075    -0.494    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.610    -0.569    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y10        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X101Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.879    -0.806    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X101Y10        FDRE (Hold_fdre_C_D)         0.075    -0.494    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.611    -0.568    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y9         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=389, routed)         0.881    -0.804    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X105Y9         FDRE (Hold_fdre_C_D)         0.075    -0.493    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X5Y4      design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y6     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y5     design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_1_clk_wiz_0_0
  To Clock:  clk_50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[19]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[19]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[21]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[6]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X112Y53        FDSE (Setup_fdse_C_S)       -0.524    18.584    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.391ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X113Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X113Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[20]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X113Y53        FDSE (Setup_fdse_C_S)       -0.429    18.679    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[20]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.391    

Slack (MET) :             14.391ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.064ns (21.143%)  route 3.968ns (78.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.867    -0.745    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y51        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider_reg[0]/Q
                         net (fo=7, routed)           1.046     0.757    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[0]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.881 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.991     1.872    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_0
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.152     2.024 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4/O
                         net (fo=2, routed)           0.962     2.985    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.332     3.317 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1/O
                         net (fo=27, routed)          0.970     4.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0
    SLICE_X113Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X113Y53        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[7]/C
                         clock pessimism              0.576    19.191    
                         clock uncertainty           -0.084    19.108    
    SLICE_X113Y53        FDSE (Setup_fdse_C_S)       -0.429    18.679    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 14.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.210ns (47.561%)  route 0.232ns (52.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.640    -0.539    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[18]/Q
                         net (fo=1, routed)           0.232    -0.143    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg_n_0_[18]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.046    -0.097 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_2_in[19]
    SLICE_X108Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.908    -0.777    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[19]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X108Y50        FDSE (Hold_fdse_C_D)         0.131    -0.139    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.247ns (51.949%)  route 0.228ns (48.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.640    -0.539    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.162    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg_n_0_[9]
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.099    -0.063 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_2_in[10]
    SLICE_X108Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.908    -0.777    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[10]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X108Y50        FDSE (Hold_fdse_C_D)         0.120    -0.150    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg_n_0_[12]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.074 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.074    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_7
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[13]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[13]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.294%)  route 0.276ns (59.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.638    -0.541    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/Q
                         net (fo=16, routed)          0.276    -0.124    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]
    SLICE_X107Y49        LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value[2]_i_1_n_0
    SLICE_X107Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[2]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.092    -0.175    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.206%)  route 0.277ns (59.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.638    -0.541    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]/Q
                         net (fo=16, routed)          0.277    -0.123    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[5]
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value[7]_i_1_n_0
    SLICE_X107Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[7]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.092    -0.175    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/reg_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg_n_0_[12]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.063 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.063    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_5
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[15]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[15]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.250ns (48.556%)  route 0.265ns (51.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.639    -0.540    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDSE (Prop_fdse_C_Q)         0.148    -0.392 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/Q
                         net (fo=44, routed)          0.265    -0.127    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_0_in_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I1_O)        0.102    -0.025 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_2_in[4]
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[4]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.131    -0.136    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.246ns (48.154%)  route 0.265ns (51.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.639    -0.540    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y50        FDSE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDSE (Prop_fdse_C_Q)         0.148    -0.392 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr_reg[28]/Q
                         net (fo=44, routed)          0.265    -0.127    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_0_in_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I1_O)        0.098    -0.029 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/p_2_in[2]
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[2]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.121    -0.146    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg_n_0_[12]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.038 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.038    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_6
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[14]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[14]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.288    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg_n_0_[12]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.038 r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.038    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_4
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause_reg[16]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y51    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y51    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y51    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg_rep[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X108Y49    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X108Y49    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X108Y49    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X107Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X112Y48    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y50    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X107Y51    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X107Y51    design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.672ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.069%)  route 0.632ns (56.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.632     1.110    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X100Y3         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y3         FDRE (Setup_fdre_C_D)       -0.218    39.782    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.672    

Slack (MET) :             38.764ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.392%)  route 0.623ns (54.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.623     1.141    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X99Y5          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X99Y5          FDRE (Setup_fdre_C_D)       -0.095    39.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 38.764    

Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.612     1.130    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X101Y5         FDRE (Setup_fdre_C_D)       -0.095    39.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 38.775    

Slack (MET) :             38.786ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.377%)  route 0.471ns (49.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.471     0.949    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X101Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X101Y5         FDRE (Setup_fdre_C_D)       -0.265    39.735    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 38.786    

Slack (MET) :             38.837ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.397%)  route 0.598ns (53.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.598     1.116    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X100Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y5         FDRE (Setup_fdre_C_D)       -0.047    39.953    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 38.837    

Slack (MET) :             38.843ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.150%)  route 0.457ns (48.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.457     0.935    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X100Y5         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y5         FDRE (Setup_fdre_C_D)       -0.222    39.778    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.843    

Slack (MET) :             38.861ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.681%)  route 0.588ns (56.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y6                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y6         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X103Y4         FDRE (Setup_fdre_C_D)       -0.095    39.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 38.861    

Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.853ns  (logic 0.419ns (49.096%)  route 0.434ns (50.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y6                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y6         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.434     0.853    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X103Y4         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X103Y4         FDRE (Setup_fdre_C_D)       -0.268    39.732    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.913ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.040ns  (logic 0.518ns (49.788%)  route 0.522ns (50.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.522     1.040    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X100Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y6         FDRE (Setup_fdre_C_D)       -0.047    39.953    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.913    

Slack (MET) :             38.985ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.970ns  (logic 0.518ns (53.376%)  route 0.452ns (46.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y3                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y3         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.452     0.970    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X100Y3         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y3         FDRE (Setup_fdre_C_D)       -0.045    39.955    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 38.985    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.685ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.280%)  route 0.676ns (61.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.676     1.095    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y6         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.348%)  route 0.619ns (59.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X103Y6         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y6         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.022%)  route 0.608ns (55.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.608     1.086    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X102Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X102Y10        FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.284%)  route 0.601ns (55.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11                                     0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X102Y11        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.601     1.079    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X100Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y10        FDRE (Setup_fdre_C_D)       -0.224     9.776    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.698%)  route 0.562ns (57.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.562     0.981    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y8         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y8         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.856%)  route 0.612ns (54.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11                                     0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y11        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.612     1.130    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X103Y11        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y11        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.944ns  (logic 0.478ns (50.613%)  route 0.466ns (49.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11                                     0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y11        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.466     0.944    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X101Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y10        FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.115ns  (logic 0.518ns (46.443%)  route 0.597ns (53.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.597     1.115    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X103Y10        FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y10        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.480%)  route 0.451ns (48.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.929    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X101Y9         FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y9         FDRE (Setup_fdre_C_D)       -0.272     9.728    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.287%)  route 0.577ns (52.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9                                      0.000     0.000 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.577     1.095    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X99Y9          FDRE                                         r  design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y9          FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.810    





