
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20952 
WARNING: [Synth 8-992] valid is already implicitly declared earlier [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/top.v:19]
WARNING: [Synth 8-992] qout is already implicitly declared earlier [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/top.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 707.285 ; gain = 182.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Quantize' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:1]
	Parameter q_factor bound to: 1783293 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Quantize' (1#1) [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:1]
INFO: [Synth 8-6157] synthesizing module 'Dequantize' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Dequantize.v:1]
	Parameter dq_factor bound to: 2408 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Dequantize' (2#1) [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Dequantize.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[30]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[29]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[28]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[27]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[26]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[25]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[24]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[23]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[7]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[6]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[5]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[4]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[3]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[2]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[1]
WARNING: [Synth 8-3331] design Quantize has unconnected port din_i[0]
WARNING: [Synth 8-3331] design top has unconnected port start_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 745.113 ; gain = 220.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 745.113 ; gain = 220.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 745.113 ; gain = 220.398
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/josuh/Desktop/DSD2024/projects/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/josuh/Desktop/DSD2024/projects/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/josuh/Desktop/DSD2024/projects/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 883.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Quantize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module Dequantize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP uut0/qout0_reg, operation Mode is: (A*(B:0x1b35))'.
DSP Report: register uut0/qout0_reg is absorbed into DSP uut0/qout0_reg.
DSP Report: operator uut0/qout00 is absorbed into DSP uut0/qout0_reg.
WARNING: [Synth 8-3331] design top has unconnected port start_i
WARNING: [Synth 8-3331] design top has unconnected port din_i[30]
WARNING: [Synth 8-3331] design top has unconnected port din_i[29]
WARNING: [Synth 8-3331] design top has unconnected port din_i[28]
WARNING: [Synth 8-3331] design top has unconnected port din_i[27]
WARNING: [Synth 8-3331] design top has unconnected port din_i[26]
WARNING: [Synth 8-3331] design top has unconnected port din_i[25]
WARNING: [Synth 8-3331] design top has unconnected port din_i[24]
WARNING: [Synth 8-3331] design top has unconnected port din_i[23]
WARNING: [Synth 8-3331] design top has unconnected port din_i[7]
WARNING: [Synth 8-3331] design top has unconnected port din_i[6]
WARNING: [Synth 8-3331] design top has unconnected port din_i[5]
WARNING: [Synth 8-3331] design top has unconnected port din_i[4]
WARNING: [Synth 8-3331] design top has unconnected port din_i[3]
WARNING: [Synth 8-3331] design top has unconnected port din_i[2]
WARNING: [Synth 8-3331] design top has unconnected port din_i[1]
WARNING: [Synth 8-3331] design top has unconnected port din_i[0]
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[0]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[1]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[2]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[3]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[4]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[5]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[6]' (FDR) to 'uut1/dqout0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut1/dqout0_reg[7] )
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[19]' (FDR) to 'uut1/dqout0_reg[20]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[7]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[6]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[5]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[4]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[3]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[2]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[1]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uut0/qout1_reg[0]/Q' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v:19]
INFO: [Synth 8-3886] merging instance 'uut1/dqout0_reg[10]' (FDR) to 'uut1/dqout0_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut1/dqout0_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Quantize    | (A*(B:0x1b35))' | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 883.211 ; gain = 358.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |     5|
|6     |LUT5 |     4|
|7     |FDRE |    10|
|8     |IBUF |     3|
|9     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    61|
|2     |  uut0   |Quantize   |    12|
|3     |  uut1   |Dequantize |    12|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 889.418 ; gain = 226.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 889.418 ; gain = 364.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 36 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 910.172 ; gain = 636.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 16:50:11 2025...
