
Doc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009254  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08009438  08009438  00019438  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098cc  080098cc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  080098cc  080098cc  000198cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d4  080098d4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d4  080098d4  000198d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d8  080098d8  000198d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080098dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  200001e8  08009ac0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000578  08009ac0  00020578  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014140  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000266d  00000000  00000000  00034354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  000369c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001070  00000000  00000000  00037b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027408  00000000  00000000  00038b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013696  00000000  00000000  0005ff98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd5b1  00000000  00000000  0007362e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00170bdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a30  00000000  00000000  00170c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800941c 	.word	0x0800941c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800941c 	.word	0x0800941c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <toggleLD2>:
static void MX_TIM4_Init(void);
/* USER CODE BEGIN PFP */
//Redirect printf to UART
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
//define a function to toggle the LD2 LED in a certain pattern
void toggleLD2(int delay) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	2120      	movs	r1, #32
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0c:	f001 fe44 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f001 fb8c 	bl	8002630 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2120      	movs	r1, #32
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f20:	f001 fe3a 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f001 fb82 	bl	8002630 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2120      	movs	r1, #32
 8000f30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f34:	f001 fe30 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(2*delay);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f001 fb77 	bl	8002630 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	2120      	movs	r1, #32
 8000f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4a:	f001 fe25 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(2*delay);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fb6c 	bl	8002630 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2120      	movs	r1, #32
 8000f5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f60:	f001 fe1a 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fb62 	bl	8002630 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2120      	movs	r1, #32
 8000f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f74:	f001 fe10 	bl	8002b98 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 fb58 	bl	8002630 <HAL_Delay>

  printf("Working\r\n");
 8000f80:	4803      	ldr	r0, [pc, #12]	; (8000f90 <toggleLD2+0x94>)
 8000f82:	f006 f999 	bl	80072b8 <puts>
  
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	08009438 	.word	0x08009438
 8000f94:	00000000 	.word	0x00000000

08000f98 <HAL_TIM_IC_CaptureCallback>:

//interrupt handler for the timer
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM5) {
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a8e      	ldr	r2, [pc, #568]	; (80011e0 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	f040 80ab 	bne.w	8001102 <HAL_TIM_IC_CaptureCallback+0x16a>
      switch (htim->Channel) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	7f1b      	ldrb	r3, [r3, #28]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d002      	beq.n	8000fba <HAL_TIM_IC_CaptureCallback+0x22>
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d050      	beq.n	800105a <HAL_TIM_IC_CaptureCallback+0xc2>
 8000fb8:	e09f      	b.n	80010fa <HAL_TIM_IC_CaptureCallback+0x162>
        case HAL_TIM_ACTIVE_CHANNEL_1://right sensor 
          if(timer_flag==0)
 8000fba:	4b8a      	ldr	r3, [pc, #552]	; (80011e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10d      	bne.n	8000fde <HAL_TIM_IC_CaptureCallback+0x46>
          {
            timer_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f003 fe1b 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a86      	ldr	r2, [pc, #536]	; (80011e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 8000fce:	6013      	str	r3, [r2, #0]
            timer_flag=1;
 8000fd0:	4b84      	ldr	r3, [pc, #528]	; (80011e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	701a      	strb	r2, [r3, #0]
            timer_fin=0;
 8000fd6:	4b85      	ldr	r3, [pc, #532]	; (80011ec <HAL_TIM_IC_CaptureCallback+0x254>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
 8000fdc:	e038      	b.n	8001050 <HAL_TIM_IC_CaptureCallback+0xb8>
          }
          else
          {
            timer_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000fde:	2100      	movs	r1, #0
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f003 fe0d 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4a81      	ldr	r2, [pc, #516]	; (80011f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8000fea:	6013      	str	r3, [r2, #0]
            timer_flag=0;
 8000fec:	4b7d      	ldr	r3, [pc, #500]	; (80011e4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
            timer_fin=1;
 8000ff2:	4b7e      	ldr	r3, [pc, #504]	; (80011ec <HAL_TIM_IC_CaptureCallback+0x254>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
            if(timer_1<timer_2)//if the timer is not overflowed
 8000ff8:	4b7b      	ldr	r3, [pc, #492]	; (80011e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b7c      	ldr	r3, [pc, #496]	; (80011f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d212      	bcs.n	800102a <HAL_TIM_IC_CaptureCallback+0x92>
            {
              cmr = (double)(timer_2 - timer_1) * 0.017;//340*100/1e6/2
 8001004:	4b7a      	ldr	r3, [pc, #488]	; (80011f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b77      	ldr	r3, [pc, #476]	; (80011e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff faa0 	bl	8000554 <__aeabi_ui2d>
 8001014:	a36e      	add	r3, pc, #440	; (adr r3, 80011d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101a:	f7ff fb15 	bl	8000648 <__aeabi_dmul>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4974      	ldr	r1, [pc, #464]	; (80011f4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001024:	e9c1 2300 	strd	r2, r3, [r1]
 8001028:	e012      	b.n	8001050 <HAL_TIM_IC_CaptureCallback+0xb8>
            }
            else
            {
              cmr = (double)(timer_2 + 0xffffffff - timer_1) * 0.017;//340*100/1e6/2
 800102a:	4b71      	ldr	r3, [pc, #452]	; (80011f0 <HAL_TIM_IC_CaptureCallback+0x258>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	4b6e      	ldr	r3, [pc, #440]	; (80011e8 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	3b01      	subs	r3, #1
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff fa8c 	bl	8000554 <__aeabi_ui2d>
 800103c:	a364      	add	r3, pc, #400	; (adr r3, 80011d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 800103e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001042:	f7ff fb01 	bl	8000648 <__aeabi_dmul>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	496a      	ldr	r1, [pc, #424]	; (80011f4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800104c:	e9c1 2300 	strd	r2, r3, [r1]
            }
          }
          //printf("Echo right: t1= %.3f us,  t2= %.3f us\r",timer_1*10, timer_2*10);
          //printf("Distance right = %.3f cm. \r\n",  cmr);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001050:	2100      	movs	r1, #0
 8001052:	4869      	ldr	r0, [pc, #420]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001054:	f003 f83e 	bl	80040d4 <HAL_TIM_IC_Start_IT>
          break;
 8001058:	e054      	b.n	8001104 <HAL_TIM_IC_CaptureCallback+0x16c>

        case HAL_TIM_ACTIVE_CHANNEL_2://left sensor
          if(timel_flag==0)
 800105a:	4b68      	ldr	r3, [pc, #416]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x264>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10d      	bne.n	800107e <HAL_TIM_IC_CaptureCallback+0xe6>
          {
            timel_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001062:	2104      	movs	r1, #4
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f003 fdcb 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 800106a:	4603      	mov	r3, r0
 800106c:	4a64      	ldr	r2, [pc, #400]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x268>)
 800106e:	6013      	str	r3, [r2, #0]
            timel_flag=1;
 8001070:	4b62      	ldr	r3, [pc, #392]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x264>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
            timel_fin=0;
 8001076:	4b63      	ldr	r3, [pc, #396]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	e038      	b.n	80010f0 <HAL_TIM_IC_CaptureCallback+0x158>
          }
          else
          {
            timel_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800107e:	2104      	movs	r1, #4
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f003 fdbd 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 8001086:	4603      	mov	r3, r0
 8001088:	4a5f      	ldr	r2, [pc, #380]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x270>)
 800108a:	6013      	str	r3, [r2, #0]
            timel_flag=0;
 800108c:	4b5b      	ldr	r3, [pc, #364]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x264>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
            timel_fin=1;
 8001092:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001094:	2201      	movs	r2, #1
 8001096:	701a      	strb	r2, [r3, #0]
            if(timel_1<timel_2)//if the timer is not overflowed
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x268>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4b5a      	ldr	r3, [pc, #360]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x270>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d212      	bcs.n	80010ca <HAL_TIM_IC_CaptureCallback+0x132>
            {
              cml = (double)(timel_2 - timel_1) * 0.017;//340*100/1e6/2
 80010a4:	4b58      	ldr	r3, [pc, #352]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x270>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b55      	ldr	r3, [pc, #340]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x268>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa50 	bl	8000554 <__aeabi_ui2d>
 80010b4:	a346      	add	r3, pc, #280	; (adr r3, 80011d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fac5 	bl	8000648 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4952      	ldr	r1, [pc, #328]	; (800120c <HAL_TIM_IC_CaptureCallback+0x274>)
 80010c4:	e9c1 2300 	strd	r2, r3, [r1]
 80010c8:	e012      	b.n	80010f0 <HAL_TIM_IC_CaptureCallback+0x158>
            }
            else
            {
              cml = (double)(timel_2 + 0xffffffff - timel_1) * 0.017;//340*100/1e6/2
 80010ca:	4b4f      	ldr	r3, [pc, #316]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x270>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	4b4c      	ldr	r3, [pc, #304]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x268>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	3b01      	subs	r3, #1
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fa3c 	bl	8000554 <__aeabi_ui2d>
 80010dc:	a33c      	add	r3, pc, #240	; (adr r3, 80011d0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80010de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e2:	f7ff fab1 	bl	8000648 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4948      	ldr	r1, [pc, #288]	; (800120c <HAL_TIM_IC_CaptureCallback+0x274>)
 80010ec:	e9c1 2300 	strd	r2, r3, [r1]
            }
          }
          //printf("Echo left: t1= %.3f us,  t2= %.3f us\r",timel_1*10, timel_2*10);
          //printf("Distance left = %.3f cm. \r\n",  cml);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80010f0:	2104      	movs	r1, #4
 80010f2:	4841      	ldr	r0, [pc, #260]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x260>)
 80010f4:	f002 ffee 	bl	80040d4 <HAL_TIM_IC_Start_IT>
          break;
 80010f8:	e004      	b.n	8001104 <HAL_TIM_IC_CaptureCallback+0x16c>
        default:
          printf("Error timer channel.\r\n");
 80010fa:	4845      	ldr	r0, [pc, #276]	; (8001210 <HAL_TIM_IC_CaptureCallback+0x278>)
 80010fc:	f006 f8dc 	bl	80072b8 <puts>
          break;
 8001100:	e000      	b.n	8001104 <HAL_TIM_IC_CaptureCallback+0x16c>
      }
    }
 8001102:	bf00      	nop
  if (htim->Instance == TIM4) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a42      	ldr	r2, [pc, #264]	; (8001214 <HAL_TIM_IC_CaptureCallback+0x27c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d159      	bne.n	80011c2 <HAL_TIM_IC_CaptureCallback+0x22a>
    switch (htim->Channel) {
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	7f1b      	ldrb	r3, [r3, #28]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d151      	bne.n	80011ba <HAL_TIM_IC_CaptureCallback+0x222>
        case HAL_TIM_ACTIVE_CHANNEL_1://right sensor 
          if(timef_flag==0)
 8001116:	4b40      	ldr	r3, [pc, #256]	; (8001218 <HAL_TIM_IC_CaptureCallback+0x280>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10d      	bne.n	800113a <HAL_TIM_IC_CaptureCallback+0x1a2>
          {
            timef_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800111e:	2100      	movs	r1, #0
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f003 fd6d 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 8001126:	4603      	mov	r3, r0
 8001128:	4a3c      	ldr	r2, [pc, #240]	; (800121c <HAL_TIM_IC_CaptureCallback+0x284>)
 800112a:	6013      	str	r3, [r2, #0]
            timef_flag=1;
 800112c:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <HAL_TIM_IC_CaptureCallback+0x280>)
 800112e:	2201      	movs	r2, #1
 8001130:	701a      	strb	r2, [r3, #0]
            timef_fin=0;
 8001132:	4b3b      	ldr	r3, [pc, #236]	; (8001220 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
 8001138:	e03a      	b.n	80011b0 <HAL_TIM_IC_CaptureCallback+0x218>
          }
          else
          {
            timef_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800113a:	2100      	movs	r1, #0
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f003 fd5f 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 8001142:	4603      	mov	r3, r0
 8001144:	4a37      	ldr	r2, [pc, #220]	; (8001224 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001146:	6013      	str	r3, [r2, #0]
            timef_flag=0;
 8001148:	4b33      	ldr	r3, [pc, #204]	; (8001218 <HAL_TIM_IC_CaptureCallback+0x280>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
            timef_fin=1;
 800114e:	4b34      	ldr	r3, [pc, #208]	; (8001220 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
            if(timef_1<timef_2)//if the timer is not overflowed
 8001154:	4b31      	ldr	r3, [pc, #196]	; (800121c <HAL_TIM_IC_CaptureCallback+0x284>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4b32      	ldr	r3, [pc, #200]	; (8001224 <HAL_TIM_IC_CaptureCallback+0x28c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	429a      	cmp	r2, r3
 800115e:	d212      	bcs.n	8001186 <HAL_TIM_IC_CaptureCallback+0x1ee>
            {
              cmf = (double)(timef_2 - timef_1) * 3.4;//340*100/5e3/2
 8001160:	4b30      	ldr	r3, [pc, #192]	; (8001224 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b2d      	ldr	r3, [pc, #180]	; (800121c <HAL_TIM_IC_CaptureCallback+0x284>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9f2 	bl	8000554 <__aeabi_ui2d>
 8001170:	a319      	add	r3, pc, #100	; (adr r3, 80011d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001176:	f7ff fa67 	bl	8000648 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	492a      	ldr	r1, [pc, #168]	; (8001228 <HAL_TIM_IC_CaptureCallback+0x290>)
 8001180:	e9c1 2300 	strd	r2, r3, [r1]
 8001184:	e014      	b.n	80011b0 <HAL_TIM_IC_CaptureCallback+0x218>
            }
            else
            {
              cmf = (double)(timef_2 + 0xffff - timef_1) * 3.4;//340*100/5e3/2
 8001186:	4b27      	ldr	r3, [pc, #156]	; (8001224 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b24      	ldr	r3, [pc, #144]	; (800121c <HAL_TIM_IC_CaptureCallback+0x284>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001194:	33ff      	adds	r3, #255	; 0xff
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9dc 	bl	8000554 <__aeabi_ui2d>
 800119c:	a30e      	add	r3, pc, #56	; (adr r3, 80011d8 <HAL_TIM_IC_CaptureCallback+0x240>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff fa51 	bl	8000648 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	491f      	ldr	r1, [pc, #124]	; (8001228 <HAL_TIM_IC_CaptureCallback+0x290>)
 80011ac:	e9c1 2300 	strd	r2, r3, [r1]
            }
          }
          //printf("Echo right: t1= %.3f us,  t2= %.3f us\r",timer_1*10, timer_2*10);
          //printf("Distance right = %.3f cm. \r\n",  cmr);
          HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80011b0:	2100      	movs	r1, #0
 80011b2:	481e      	ldr	r0, [pc, #120]	; (800122c <HAL_TIM_IC_CaptureCallback+0x294>)
 80011b4:	f002 ff8e 	bl	80040d4 <HAL_TIM_IC_Start_IT>
          break;
 80011b8:	e004      	b.n	80011c4 <HAL_TIM_IC_CaptureCallback+0x22c>
        default:
          printf("Error timer channel.\r\n");
 80011ba:	4815      	ldr	r0, [pc, #84]	; (8001210 <HAL_TIM_IC_CaptureCallback+0x278>)
 80011bc:	f006 f87c 	bl	80072b8 <puts>
          break;
 80011c0:	e000      	b.n	80011c4 <HAL_TIM_IC_CaptureCallback+0x22c>
    }
  } 
 80011c2:	bf00      	nop
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	f3af 8000 	nop.w
 80011d0:	b020c49c 	.word	0xb020c49c
 80011d4:	3f916872 	.word	0x3f916872
 80011d8:	33333333 	.word	0x33333333
 80011dc:	400b3333 	.word	0x400b3333
 80011e0:	40000c00 	.word	0x40000c00
 80011e4:	20000420 	.word	0x20000420
 80011e8:	20000424 	.word	0x20000424
 80011ec:	20000421 	.word	0x20000421
 80011f0:	20000428 	.word	0x20000428
 80011f4:	20000430 	.word	0x20000430
 80011f8:	200003bc 	.word	0x200003bc
 80011fc:	20000408 	.word	0x20000408
 8001200:	2000040c 	.word	0x2000040c
 8001204:	20000409 	.word	0x20000409
 8001208:	20000410 	.word	0x20000410
 800120c:	20000418 	.word	0x20000418
 8001210:	08009444 	.word	0x08009444
 8001214:	40000800 	.word	0x40000800
 8001218:	20000438 	.word	0x20000438
 800121c:	2000043c 	.word	0x2000043c
 8001220:	20000439 	.word	0x20000439
 8001224:	20000440 	.word	0x20000440
 8001228:	20000448 	.word	0x20000448
 800122c:	20000370 	.word	0x20000370

08001230 <drive>:

void drive ()
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
  //Transfer int to char for output
    char outputstr [10];
    outputstr [0] = xflag  + 30;
 8001236:	4b3b      	ldr	r3, [pc, #236]	; (8001324 <drive+0xf4>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	331e      	adds	r3, #30
 800123c:	b2db      	uxtb	r3, r3
 800123e:	713b      	strb	r3, [r7, #4]
    outputstr [1] = xspeed / 10 + 30;
 8001240:	4b39      	ldr	r3, [pc, #228]	; (8001328 <drive+0xf8>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4a39      	ldr	r2, [pc, #228]	; (800132c <drive+0xfc>)
 8001246:	fba2 2303 	umull	r2, r3, r2, r3
 800124a:	08db      	lsrs	r3, r3, #3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	331e      	adds	r3, #30
 8001250:	b2db      	uxtb	r3, r3
 8001252:	717b      	strb	r3, [r7, #5]
    outputstr [2] = xspeed % 10 + 30;
 8001254:	4b34      	ldr	r3, [pc, #208]	; (8001328 <drive+0xf8>)
 8001256:	781a      	ldrb	r2, [r3, #0]
 8001258:	4b34      	ldr	r3, [pc, #208]	; (800132c <drive+0xfc>)
 800125a:	fba3 1302 	umull	r1, r3, r3, r2
 800125e:	08d9      	lsrs	r1, r3, #3
 8001260:	460b      	mov	r3, r1
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	440b      	add	r3, r1
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	331e      	adds	r3, #30
 800126e:	b2db      	uxtb	r3, r3
 8001270:	71bb      	strb	r3, [r7, #6]
    outputstr [3] = yflag  + 30;
 8001272:	4b2f      	ldr	r3, [pc, #188]	; (8001330 <drive+0x100>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	331e      	adds	r3, #30
 8001278:	b2db      	uxtb	r3, r3
 800127a:	71fb      	strb	r3, [r7, #7]
    outputstr [4] = yspeed / 10 + 30;
 800127c:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <drive+0x104>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4a2a      	ldr	r2, [pc, #168]	; (800132c <drive+0xfc>)
 8001282:	fba2 2303 	umull	r2, r3, r2, r3
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	b2db      	uxtb	r3, r3
 800128a:	331e      	adds	r3, #30
 800128c:	b2db      	uxtb	r3, r3
 800128e:	723b      	strb	r3, [r7, #8]
    outputstr [5] = yspeed % 10 + 30;
 8001290:	4b28      	ldr	r3, [pc, #160]	; (8001334 <drive+0x104>)
 8001292:	781a      	ldrb	r2, [r3, #0]
 8001294:	4b25      	ldr	r3, [pc, #148]	; (800132c <drive+0xfc>)
 8001296:	fba3 1302 	umull	r1, r3, r3, r2
 800129a:	08d9      	lsrs	r1, r3, #3
 800129c:	460b      	mov	r3, r1
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	440b      	add	r3, r1
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	331e      	adds	r3, #30
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	727b      	strb	r3, [r7, #9]
    outputstr [6] = wflag  + 30;
 80012ae:	4b22      	ldr	r3, [pc, #136]	; (8001338 <drive+0x108>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	331e      	adds	r3, #30
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	72bb      	strb	r3, [r7, #10]
    outputstr [7] = wspeed / 100 + 30;
 80012b8:	4b20      	ldr	r3, [pc, #128]	; (800133c <drive+0x10c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4a20      	ldr	r2, [pc, #128]	; (8001340 <drive+0x110>)
 80012be:	fba2 2303 	umull	r2, r3, r2, r3
 80012c2:	095b      	lsrs	r3, r3, #5
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	331e      	adds	r3, #30
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	72fb      	strb	r3, [r7, #11]
    outputstr [8] = wspeed % 100 / 10 + 30;
 80012cc:	4b1b      	ldr	r3, [pc, #108]	; (800133c <drive+0x10c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4a1b      	ldr	r2, [pc, #108]	; (8001340 <drive+0x110>)
 80012d2:	fba2 1203 	umull	r1, r2, r2, r3
 80012d6:	0952      	lsrs	r2, r2, #5
 80012d8:	2164      	movs	r1, #100	; 0x64
 80012da:	fb01 f202 	mul.w	r2, r1, r2
 80012de:	1a9b      	subs	r3, r3, r2
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4a12      	ldr	r2, [pc, #72]	; (800132c <drive+0xfc>)
 80012e4:	fba2 2303 	umull	r2, r3, r2, r3
 80012e8:	08db      	lsrs	r3, r3, #3
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	331e      	adds	r3, #30
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	733b      	strb	r3, [r7, #12]
    outputstr [9] = wspeed % 10 + 30;
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <drive+0x10c>)
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	4b0d      	ldr	r3, [pc, #52]	; (800132c <drive+0xfc>)
 80012f8:	fba3 1302 	umull	r1, r3, r3, r2
 80012fc:	08d9      	lsrs	r1, r3, #3
 80012fe:	460b      	mov	r3, r1
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	440b      	add	r3, r1
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	b2db      	uxtb	r3, r3
 800130a:	331e      	adds	r3, #30
 800130c:	b2db      	uxtb	r3, r3
 800130e:	737b      	strb	r3, [r7, #13]
    //Transmit the instruction to the motor driver
    HAL_UART_Transmit(&huart4, (uint8_t*)outputstr, 10, 100);
 8001310:	1d39      	adds	r1, r7, #4
 8001312:	2364      	movs	r3, #100	; 0x64
 8001314:	220a      	movs	r2, #10
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <drive+0x114>)
 8001318:	f004 fc7a 	bl	8005c10 <HAL_UART_Transmit>
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000559 	.word	0x20000559
 8001328:	20000558 	.word	0x20000558
 800132c:	cccccccd 	.word	0xcccccccd
 8001330:	2000055b 	.word	0x2000055b
 8001334:	2000055a 	.word	0x2000055a
 8001338:	2000055d 	.word	0x2000055d
 800133c:	2000055c 	.word	0x2000055c
 8001340:	51eb851f 	.word	0x51eb851f
 8001344:	20000294 	.word	0x20000294

08001348 <Right>:
  printf("%.3f\r\n", str);
}
//Redifine output functions

void Right(uint8_t speed)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
  yspeed=speed;
 8001352:	4a06      	ldr	r2, [pc, #24]	; (800136c <Right+0x24>)
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	7013      	strb	r3, [r2, #0]
  yflag=2;
 8001358:	4b05      	ldr	r3, [pc, #20]	; (8001370 <Right+0x28>)
 800135a:	2202      	movs	r2, #2
 800135c:	701a      	strb	r2, [r3, #0]
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	2000055a 	.word	0x2000055a
 8001370:	2000055b 	.word	0x2000055b

08001374 <Forward>:
  yspeed=speed;
  yflag=1;
}

void Forward(uint8_t speed)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  xspeed=speed;
 800137e:	4a06      	ldr	r2, [pc, #24]	; (8001398 <Forward+0x24>)
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	7013      	strb	r3, [r2, #0]
  xflag=2;
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <Forward+0x28>)
 8001386:	2202      	movs	r2, #2
 8001388:	701a      	strb	r2, [r3, #0]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000558 	.word	0x20000558
 800139c:	20000559 	.word	0x20000559

080013a0 <Turn_Left>:
  xspeed=speed;
  xflag=1;
}

void Turn_Left(uint8_t speed)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
  wspeed=speed;
 80013aa:	4a06      	ldr	r2, [pc, #24]	; (80013c4 <Turn_Left+0x24>)
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	7013      	strb	r3, [r2, #0]
  wflag=2;
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <Turn_Left+0x28>)
 80013b2:	2202      	movs	r2, #2
 80013b4:	701a      	strb	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	2000055c 	.word	0x2000055c
 80013c8:	2000055d 	.word	0x2000055d
 80013cc:	00000000 	.word	0x00000000

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d6:	f001 f8ba 	bl	800254e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013da:	f000 f8a5 	bl	8001528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013de:	f000 fb25 	bl	8001a2c <MX_GPIO_Init>
  MX_TIM5_Init();
 80013e2:	f000 faa7 	bl	8001934 <MX_TIM5_Init>
  MX_TIM1_Init();
 80013e6:	f000 f981 	bl	80016ec <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80013ea:	f000 f8e9 	bl	80015c0 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 80013ee:	f000 f931 	bl	8001654 <MX_UART4_Init>
  MX_TIM4_Init();
 80013f2:	f000 fa2d 	bl	8001850 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //Load parameters to PID
  PID(&myPIDultra, &Inputultra, &Outputultra, &Setpointultra,  1, 80, 1, _PID_P_ON_E, _PID_CD_DIRECT);
 80013f6:	2300      	movs	r3, #0
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	2301      	movs	r3, #1
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	ed9f 2b2e 	vldr	d2, [pc, #184]	; 80014b8 <main+0xe8>
 8001402:	ed9f 1b2f 	vldr	d1, [pc, #188]	; 80014c0 <main+0xf0>
 8001406:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 80014b8 <main+0xe8>
 800140a:	4b3b      	ldr	r3, [pc, #236]	; (80014f8 <main+0x128>)
 800140c:	4a3b      	ldr	r2, [pc, #236]	; (80014fc <main+0x12c>)
 800140e:	493c      	ldr	r1, [pc, #240]	; (8001500 <main+0x130>)
 8001410:	483c      	ldr	r0, [pc, #240]	; (8001504 <main+0x134>)
 8001412:	f000 fbcd 	bl	8001bb0 <PID>
  PID_SetMode(&myPIDultra, _PID_MODE_AUTOMATIC);
 8001416:	2101      	movs	r1, #1
 8001418:	483a      	ldr	r0, [pc, #232]	; (8001504 <main+0x134>)
 800141a:	f000 fc15 	bl	8001c48 <PID_SetMode>
  PID_SetSampleTime(&myPIDultra, 50);
 800141e:	2132      	movs	r1, #50	; 0x32
 8001420:	4838      	ldr	r0, [pc, #224]	; (8001504 <main+0x134>)
 8001422:	f000 fd85 	bl	8001f30 <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDultra, -255,255);
 8001426:	ed9f 1b28 	vldr	d1, [pc, #160]	; 80014c8 <main+0xf8>
 800142a:	ed9f 0b29 	vldr	d0, [pc, #164]	; 80014d0 <main+0x100>
 800142e:	4835      	ldr	r0, [pc, #212]	; (8001504 <main+0x134>)
 8001430:	f000 fc28 	bl	8001c84 <PID_SetOutputLimits>

  PID(&myPIDdistance, &Inputdistance, &Outputdistance, &Setpointdistance,  0.1, 8, 0.1, _PID_P_ON_E, _PID_CD_DIRECT);
 8001434:	2300      	movs	r3, #0
 8001436:	9301      	str	r3, [sp, #4]
 8001438:	2301      	movs	r3, #1
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	ed9f 2b26 	vldr	d2, [pc, #152]	; 80014d8 <main+0x108>
 8001440:	ed9f 1b27 	vldr	d1, [pc, #156]	; 80014e0 <main+0x110>
 8001444:	ed9f 0b24 	vldr	d0, [pc, #144]	; 80014d8 <main+0x108>
 8001448:	4b2f      	ldr	r3, [pc, #188]	; (8001508 <main+0x138>)
 800144a:	4a30      	ldr	r2, [pc, #192]	; (800150c <main+0x13c>)
 800144c:	4930      	ldr	r1, [pc, #192]	; (8001510 <main+0x140>)
 800144e:	4831      	ldr	r0, [pc, #196]	; (8001514 <main+0x144>)
 8001450:	f000 fbae 	bl	8001bb0 <PID>
  PID_SetMode(&myPIDdistance, _PID_MODE_AUTOMATIC);
 8001454:	2101      	movs	r1, #1
 8001456:	482f      	ldr	r0, [pc, #188]	; (8001514 <main+0x144>)
 8001458:	f000 fbf6 	bl	8001c48 <PID_SetMode>
  PID_SetSampleTime(&myPIDdistance, 50);
 800145c:	2132      	movs	r1, #50	; 0x32
 800145e:	482d      	ldr	r0, [pc, #180]	; (8001514 <main+0x144>)
 8001460:	f000 fd66 	bl	8001f30 <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDdistance, -30, 30);
 8001464:	ed9f 1b20 	vldr	d1, [pc, #128]	; 80014e8 <main+0x118>
 8001468:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80014f0 <main+0x120>
 800146c:	4829      	ldr	r0, [pc, #164]	; (8001514 <main+0x144>)
 800146e:	f000 fc09 	bl	8001c84 <PID_SetOutputLimits>

  //start TIM1 PWM generator
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001472:	2100      	movs	r1, #0
 8001474:	4828      	ldr	r0, [pc, #160]	; (8001518 <main+0x148>)
 8001476:	f002 fcb9 	bl	8003dec <HAL_TIM_PWM_Start>
  //start TIM5 IT left and right sensor
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 800147a:	2100      	movs	r1, #0
 800147c:	4827      	ldr	r0, [pc, #156]	; (800151c <main+0x14c>)
 800147e:	f002 fe29 	bl	80040d4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 8001482:	2104      	movs	r1, #4
 8001484:	4825      	ldr	r0, [pc, #148]	; (800151c <main+0x14c>)
 8001486:	f002 fe25 	bl	80040d4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800148a:	2100      	movs	r1, #0
 800148c:	4824      	ldr	r0, [pc, #144]	; (8001520 <main+0x150>)
 800148e:	f002 fe21 	bl	80040d4 <HAL_TIM_IC_Start_IT>

  printf("Initialized. \r\n");
 8001492:	4824      	ldr	r0, [pc, #144]	; (8001524 <main+0x154>)
 8001494:	f005 ff10 	bl	80072b8 <puts>
    // // }
    // Forward(20);
    // drive();
    while(1)
      {
        Forward(0);
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff ff6b 	bl	8001374 <Forward>
        Right(0);
 800149e:	2000      	movs	r0, #0
 80014a0:	f7ff ff52 	bl	8001348 <Right>
        Turn_Left(0);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f7ff ff7b 	bl	80013a0 <Turn_Left>
        drive();
 80014aa:	f7ff fec1 	bl	8001230 <drive>
        toggleLD2(20);
 80014ae:	2014      	movs	r0, #20
 80014b0:	f7ff fd24 	bl	8000efc <toggleLD2>
        Forward(0);
 80014b4:	e7f0      	b.n	8001498 <main+0xc8>
 80014b6:	bf00      	nop
 80014b8:	00000000 	.word	0x00000000
 80014bc:	3ff00000 	.word	0x3ff00000
 80014c0:	00000000 	.word	0x00000000
 80014c4:	40540000 	.word	0x40540000
 80014c8:	00000000 	.word	0x00000000
 80014cc:	406fe000 	.word	0x406fe000
 80014d0:	00000000 	.word	0x00000000
 80014d4:	c06fe000 	.word	0xc06fe000
 80014d8:	9999999a 	.word	0x9999999a
 80014dc:	3fb99999 	.word	0x3fb99999
 80014e0:	00000000 	.word	0x00000000
 80014e4:	40200000 	.word	0x40200000
 80014e8:	00000000 	.word	0x00000000
 80014ec:	403e0000 	.word	0x403e0000
 80014f0:	00000000 	.word	0x00000000
 80014f4:	c03e0000 	.word	0xc03e0000
 80014f8:	20000460 	.word	0x20000460
 80014fc:	20000458 	.word	0x20000458
 8001500:	20000450 	.word	0x20000450
 8001504:	20000478 	.word	0x20000478
 8001508:	20000000 	.word	0x20000000
 800150c:	20000470 	.word	0x20000470
 8001510:	20000468 	.word	0x20000468
 8001514:	200004e8 	.word	0x200004e8
 8001518:	20000324 	.word	0x20000324
 800151c:	200003bc 	.word	0x200003bc
 8001520:	20000370 	.word	0x20000370
 8001524:	080094a4 	.word	0x080094a4

08001528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b094      	sub	sp, #80	; 0x50
 800152c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152e:	f107 0318 	add.w	r3, r7, #24
 8001532:	2238      	movs	r2, #56	; 0x38
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f005 f9de 	bl	80068f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800154a:	2000      	movs	r0, #0
 800154c:	f001 fb60 	bl	8002c10 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001550:	2302      	movs	r3, #2
 8001552:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001554:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800155a:	2340      	movs	r3, #64	; 0x40
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155e:	2302      	movs	r3, #2
 8001560:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001562:	2302      	movs	r3, #2
 8001564:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001566:	2304      	movs	r3, #4
 8001568:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800156a:	2355      	movs	r3, #85	; 0x55
 800156c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800156e:	2302      	movs	r3, #2
 8001570:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001572:	2302      	movs	r3, #2
 8001574:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001576:	2302      	movs	r3, #2
 8001578:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157a:	f107 0318 	add.w	r3, r7, #24
 800157e:	4618      	mov	r0, r3
 8001580:	f001 fbfa 	bl	8002d78 <HAL_RCC_OscConfig>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800158a:	f000 fad1 	bl	8001b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158e:	230f      	movs	r3, #15
 8001590:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001592:	2303      	movs	r3, #3
 8001594:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2104      	movs	r1, #4
 80015a6:	4618      	mov	r0, r3
 80015a8:	f001 fefe 	bl	80033a8 <HAL_RCC_ClockConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80015b2:	f000 fabd 	bl	8001b30 <Error_Handler>
  }
}
 80015b6:	bf00      	nop
 80015b8:	3750      	adds	r7, #80	; 0x50
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80015c4:	4b21      	ldr	r3, [pc, #132]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015c6:	4a22      	ldr	r2, [pc, #136]	; (8001650 <MX_LPUART1_UART_Init+0x90>)
 80015c8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80015ca:	4b20      	ldr	r3, [pc, #128]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015d2:	4b1e      	ldr	r3, [pc, #120]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80015d8:	4b1c      	ldr	r3, [pc, #112]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80015e4:	4b19      	ldr	r3, [pc, #100]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015f0:	4b16      	ldr	r3, [pc, #88]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001602:	4812      	ldr	r0, [pc, #72]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 8001604:	f004 fab4 	bl	8005b70 <HAL_UART_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800160e:	f000 fa8f 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001612:	2100      	movs	r1, #0
 8001614:	480d      	ldr	r0, [pc, #52]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 8001616:	f005 f87b 	bl	8006710 <HAL_UARTEx_SetTxFifoThreshold>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001620:	f000 fa86 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001624:	2100      	movs	r1, #0
 8001626:	4809      	ldr	r0, [pc, #36]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 8001628:	f005 f8b0 	bl	800678c <HAL_UARTEx_SetRxFifoThreshold>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001632:	f000 fa7d 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001636:	4805      	ldr	r0, [pc, #20]	; (800164c <MX_LPUART1_UART_Init+0x8c>)
 8001638:	f005 f831 	bl	800669e <HAL_UARTEx_DisableFifoMode>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001642:	f000 fa75 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000204 	.word	0x20000204
 8001650:	40008000 	.word	0x40008000

08001654 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <MX_UART4_Init+0x90>)
 800165a:	4a23      	ldr	r2, [pc, #140]	; (80016e8 <MX_UART4_Init+0x94>)
 800165c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <MX_UART4_Init+0x90>)
 8001660:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001664:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001666:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <MX_UART4_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800166c:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <MX_UART4_Init+0x90>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001672:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <MX_UART4_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001678:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <MX_UART4_Init+0x90>)
 800167a:	220c      	movs	r2, #12
 800167c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167e:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <MX_UART4_Init+0x90>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <MX_UART4_Init+0x90>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800168a:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <MX_UART4_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001690:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <MX_UART4_Init+0x90>)
 8001692:	2200      	movs	r2, #0
 8001694:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <MX_UART4_Init+0x90>)
 8001698:	2200      	movs	r2, #0
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800169c:	4811      	ldr	r0, [pc, #68]	; (80016e4 <MX_UART4_Init+0x90>)
 800169e:	f004 fa67 	bl	8005b70 <HAL_UART_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80016a8:	f000 fa42 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ac:	2100      	movs	r1, #0
 80016ae:	480d      	ldr	r0, [pc, #52]	; (80016e4 <MX_UART4_Init+0x90>)
 80016b0:	f005 f82e 	bl	8006710 <HAL_UARTEx_SetTxFifoThreshold>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80016ba:	f000 fa39 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016be:	2100      	movs	r1, #0
 80016c0:	4808      	ldr	r0, [pc, #32]	; (80016e4 <MX_UART4_Init+0x90>)
 80016c2:	f005 f863 	bl	800678c <HAL_UARTEx_SetRxFifoThreshold>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80016cc:	f000 fa30 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80016d0:	4804      	ldr	r0, [pc, #16]	; (80016e4 <MX_UART4_Init+0x90>)
 80016d2:	f004 ffe4 	bl	800669e <HAL_UARTEx_DisableFifoMode>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80016dc:	f000 fa28 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000294 	.word	0x20000294
 80016e8:	40004c00 	.word	0x40004c00

080016ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b09c      	sub	sp, #112	; 0x70
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
 800171c:	615a      	str	r2, [r3, #20]
 800171e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2234      	movs	r2, #52	; 0x34
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f005 f8e6 	bl	80068f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800172c:	4b46      	ldr	r3, [pc, #280]	; (8001848 <MX_TIM1_Init+0x15c>)
 800172e:	4a47      	ldr	r2, [pc, #284]	; (800184c <MX_TIM1_Init+0x160>)
 8001730:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1699;
 8001732:	4b45      	ldr	r3, [pc, #276]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001734:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8001738:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173a:	4b43      	ldr	r3, [pc, #268]	; (8001848 <MX_TIM1_Init+0x15c>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3499;
 8001740:	4b41      	ldr	r3, [pc, #260]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001742:	f640 52ab 	movw	r2, #3499	; 0xdab
 8001746:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001748:	4b3f      	ldr	r3, [pc, #252]	; (8001848 <MX_TIM1_Init+0x15c>)
 800174a:	2200      	movs	r2, #0
 800174c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800174e:	4b3e      	ldr	r3, [pc, #248]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001750:	2200      	movs	r2, #0
 8001752:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001754:	4b3c      	ldr	r3, [pc, #240]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001756:	2200      	movs	r2, #0
 8001758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800175a:	483b      	ldr	r0, [pc, #236]	; (8001848 <MX_TIM1_Init+0x15c>)
 800175c:	f002 fa8e 	bl	8003c7c <HAL_TIM_Base_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001766:	f000 f9e3 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001770:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001774:	4619      	mov	r1, r3
 8001776:	4834      	ldr	r0, [pc, #208]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001778:	f003 f92c 	bl	80049d4 <HAL_TIM_ConfigClockSource>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001782:	f000 f9d5 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001786:	4830      	ldr	r0, [pc, #192]	; (8001848 <MX_TIM1_Init+0x15c>)
 8001788:	f002 facf 	bl	8003d2a <HAL_TIM_PWM_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001792:	f000 f9cd 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800179a:	2300      	movs	r3, #0
 800179c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017a2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017a6:	4619      	mov	r1, r3
 80017a8:	4827      	ldr	r0, [pc, #156]	; (8001848 <MX_TIM1_Init+0x15c>)
 80017aa:	f004 f853 	bl	8005854 <HAL_TIMEx_MasterConfigSynchronization>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80017b4:	f000 f9bc 	bl	8001b30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b8:	2360      	movs	r3, #96	; 0x60
 80017ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1;
 80017bc:	2301      	movs	r3, #1
 80017be:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017c0:	2300      	movs	r3, #0
 80017c2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017c4:	2300      	movs	r3, #0
 80017c6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017cc:	2300      	movs	r3, #0
 80017ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017d0:	2300      	movs	r3, #0
 80017d2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017d8:	2200      	movs	r2, #0
 80017da:	4619      	mov	r1, r3
 80017dc:	481a      	ldr	r0, [pc, #104]	; (8001848 <MX_TIM1_Init+0x15c>)
 80017de:	f002 ffe5 	bl	80047ac <HAL_TIM_PWM_ConfigChannel>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80017e8:	f000 f9a2 	bl	8001b30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001800:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001804:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001812:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001816:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800181c:	2300      	movs	r3, #0
 800181e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	4619      	mov	r1, r3
 8001828:	4807      	ldr	r0, [pc, #28]	; (8001848 <MX_TIM1_Init+0x15c>)
 800182a:	f004 f8a9 	bl	8005980 <HAL_TIMEx_ConfigBreakDeadTime>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001834:	f000 f97c 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001838:	4803      	ldr	r0, [pc, #12]	; (8001848 <MX_TIM1_Init+0x15c>)
 800183a:	f000 fd09 	bl	8002250 <HAL_TIM_MspPostInit>

}
 800183e:	bf00      	nop
 8001840:	3770      	adds	r7, #112	; 0x70
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000324 	.word	0x20000324
 800184c:	40012c00 	.word	0x40012c00

08001850 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001856:	f107 0320 	add.w	r3, r7, #32
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800187c:	4b2b      	ldr	r3, [pc, #172]	; (800192c <MX_TIM4_Init+0xdc>)
 800187e:	4a2c      	ldr	r2, [pc, #176]	; (8001930 <MX_TIM4_Init+0xe0>)
 8001880:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 33999;
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <MX_TIM4_Init+0xdc>)
 8001884:	f248 42cf 	movw	r2, #33999	; 0x84cf
 8001888:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188a:	4b28      	ldr	r3, [pc, #160]	; (800192c <MX_TIM4_Init+0xdc>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001890:	4b26      	ldr	r3, [pc, #152]	; (800192c <MX_TIM4_Init+0xdc>)
 8001892:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001896:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001898:	4b24      	ldr	r3, [pc, #144]	; (800192c <MX_TIM4_Init+0xdc>)
 800189a:	2200      	movs	r2, #0
 800189c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800189e:	4b23      	ldr	r3, [pc, #140]	; (800192c <MX_TIM4_Init+0xdc>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018a4:	4821      	ldr	r0, [pc, #132]	; (800192c <MX_TIM4_Init+0xdc>)
 80018a6:	f002 f9e9 	bl	8003c7c <HAL_TIM_Base_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80018b0:	f000 f93e 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018ba:	f107 0320 	add.w	r3, r7, #32
 80018be:	4619      	mov	r1, r3
 80018c0:	481a      	ldr	r0, [pc, #104]	; (800192c <MX_TIM4_Init+0xdc>)
 80018c2:	f003 f887 	bl	80049d4 <HAL_TIM_ConfigClockSource>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80018cc:	f000 f930 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80018d0:	4816      	ldr	r0, [pc, #88]	; (800192c <MX_TIM4_Init+0xdc>)
 80018d2:	f002 fb9d 	bl	8004010 <HAL_TIM_IC_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 80018dc:	f000 f928 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	4619      	mov	r1, r3
 80018ee:	480f      	ldr	r0, [pc, #60]	; (800192c <MX_TIM4_Init+0xdc>)
 80018f0:	f003 ffb0 	bl	8005854 <HAL_TIMEx_MasterConfigSynchronization>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80018fa:	f000 f919 	bl	8001b30 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001902:	2301      	movs	r3, #1
 8001904:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_TIM4_Init+0xdc>)
 8001916:	f002 feac 	bl	8004672 <HAL_TIM_IC_ConfigChannel>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001920:	f000 f906 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	3730      	adds	r7, #48	; 0x30
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000370 	.word	0x20000370
 8001930:	40000800 	.word	0x40000800

08001934 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	; 0x30
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001960:	4b30      	ldr	r3, [pc, #192]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001962:	4a31      	ldr	r2, [pc, #196]	; (8001a28 <MX_TIM5_Init+0xf4>)
 8001964:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8001966:	4b2f      	ldr	r3, [pc, #188]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001968:	22a9      	movs	r2, #169	; 0xa9
 800196a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196c:	4b2d      	ldr	r3, [pc, #180]	; (8001a24 <MX_TIM5_Init+0xf0>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 8001972:	4b2c      	ldr	r3, [pc, #176]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001974:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001978:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <MX_TIM5_Init+0xf0>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001980:	4b28      	ldr	r3, [pc, #160]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001982:	2200      	movs	r2, #0
 8001984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001986:	4827      	ldr	r0, [pc, #156]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001988:	f002 f978 	bl	8003c7c <HAL_TIM_Base_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8001992:	f000 f8cd 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800199c:	f107 0320 	add.w	r3, r7, #32
 80019a0:	4619      	mov	r1, r3
 80019a2:	4820      	ldr	r0, [pc, #128]	; (8001a24 <MX_TIM5_Init+0xf0>)
 80019a4:	f003 f816 	bl	80049d4 <HAL_TIM_ConfigClockSource>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80019ae:	f000 f8bf 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80019b2:	481c      	ldr	r0, [pc, #112]	; (8001a24 <MX_TIM5_Init+0xf0>)
 80019b4:	f002 fb2c 	bl	8004010 <HAL_TIM_IC_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80019be:	f000 f8b7 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	4814      	ldr	r0, [pc, #80]	; (8001a24 <MX_TIM5_Init+0xf0>)
 80019d2:	f003 ff3f 	bl	8005854 <HAL_TIMEx_MasterConfigSynchronization>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80019dc:	f000 f8a8 	bl	8001b30 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80019e0:	230a      	movs	r3, #10
 80019e2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80019e4:	2301      	movs	r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2200      	movs	r2, #0
 80019f4:	4619      	mov	r1, r3
 80019f6:	480b      	ldr	r0, [pc, #44]	; (8001a24 <MX_TIM5_Init+0xf0>)
 80019f8:	f002 fe3b 	bl	8004672 <HAL_TIM_IC_ConfigChannel>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 8001a02:	f000 f895 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2204      	movs	r2, #4
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_TIM5_Init+0xf0>)
 8001a0e:	f002 fe30 	bl	8004672 <HAL_TIM_IC_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 8001a18:	f000 f88a 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a1c:	bf00      	nop
 8001a1e:	3730      	adds	r7, #48	; 0x30
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200003bc 	.word	0x200003bc
 8001a28:	40000c00 	.word	0x40000c00

08001a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	; 0x28
 8001a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a42:	4b30      	ldr	r3, [pc, #192]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a46:	4a2f      	ldr	r2, [pc, #188]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a48:	f043 0304 	orr.w	r3, r3, #4
 8001a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a4e:	4b2d      	ldr	r3, [pc, #180]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a5a:	4b2a      	ldr	r3, [pc, #168]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5e:	4a29      	ldr	r2, [pc, #164]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a60:	f043 0320 	orr.w	r3, r3, #32
 8001a64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a66:	4b27      	ldr	r3, [pc, #156]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	4b24      	ldr	r3, [pc, #144]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a76:	4a23      	ldr	r2, [pc, #140]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7e:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8e:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a96:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <MX_GPIO_Init+0xd8>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Trig_Pin, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001aa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aac:	f001 f874 	bl	8002b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ab0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ab6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4810      	ldr	r0, [pc, #64]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001ac8:	f000 fee4 	bl	8002894 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Trig_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Trig_Pin;
 8001acc:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae8:	f000 fed4 	bl	8002894 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	2028      	movs	r0, #40	; 0x28
 8001af2:	f000 fe9a 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001af6:	2028      	movs	r0, #40	; 0x28
 8001af8:	f000 feb1 	bl	800285e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001afc:	bf00      	nop
 8001afe:	3728      	adds	r7, #40	; 0x28
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40021000 	.word	0x40021000
 8001b08:	48000800 	.word	0x48000800

08001b0c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001b14:	1d39      	adds	r1, r7, #4
 8001b16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4803      	ldr	r0, [pc, #12]	; (8001b2c <__io_putchar+0x20>)
 8001b1e:	f004 f877 	bl	8005c10 <HAL_UART_Transmit>

  return ch;
 8001b22:	687b      	ldr	r3, [r7, #4]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000204 	.word	0x20000204

08001b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b34:	b672      	cpsid	i
}
 8001b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <Error_Handler+0x8>

08001b3a <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001b6a:	f7fe fffd 	bl	8000b68 <__aeabi_dcmpgt>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d006      	beq.n	8001b82 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8001b80:	e011      	b.n	8001ba6 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001b8e:	f7fe ffcd 	bl	8000b2c <__aeabi_dcmplt>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d100      	bne.n	8001b9a <PID_Init+0x60>
}
 8001b98:	e005      	b.n	8001ba6 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6278      	str	r0, [r7, #36]	; 0x24
 8001bb8:	6239      	str	r1, [r7, #32]
 8001bba:	61fa      	str	r2, [r7, #28]
 8001bbc:	61bb      	str	r3, [r7, #24]
 8001bbe:	ed87 0b04 	vstr	d0, [r7, #16]
 8001bc2:	ed87 1b02 	vstr	d1, [r7, #8]
 8001bc6:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	69fa      	ldr	r2, [r7, #28]
 8001bce:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd2:	6a3a      	ldr	r2, [r7, #32]
 8001bd4:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bde:	2200      	movs	r2, #0
 8001be0:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8001be2:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001c38 <PID+0x88>
 8001be6:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8001c40 <PID+0x90>
 8001bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bec:	f000 f84a 	bl	8001c84 <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf2:	2264      	movs	r2, #100	; 0x64
 8001bf4:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 8001bf6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bfe:	f000 f957 	bl	8001eb0 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8001c02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c06:	4619      	mov	r1, r3
 8001c08:	ed97 2b00 	vldr	d2, [r7]
 8001c0c:	ed97 1b02 	vldr	d1, [r7, #8]
 8001c10:	ed97 0b04 	vldr	d0, [r7, #16]
 8001c14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c16:	f000 f8a3 	bl	8001d60 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 8001c1a:	f000 fcfd 	bl	8002618 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	1ad2      	subs	r2, r2, r3
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	605a      	str	r2, [r3, #4]
	
}
 8001c2a:	bf00      	nop
 8001c2c:	3728      	adds	r7, #40	; 0x28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	f3af 8000 	nop.w
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	406fe000 	.word	0x406fe000
	...

08001c48 <PID_SetMode>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8001c54:	78fb      	ldrb	r3, [r7, #3]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	bf0c      	ite	eq
 8001c5a:	2301      	moveq	r3, #1
 8001c5c:	2300      	movne	r3, #0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d006      	beq.n	8001c76 <PID_SetMode+0x2e>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d102      	bne.n	8001c76 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff ff62 	bl	8001b3a <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	7bfa      	ldrb	r2, [r7, #15]
 8001c7a:	705a      	strb	r2, [r3, #1]
	
}
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6178      	str	r0, [r7, #20]
 8001c8c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001c90:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8001c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c9c:	f7fe ff5a 	bl	8000b54 <__aeabi_dcmpge>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d158      	bne.n	8001d58 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8001ca6:	6979      	ldr	r1, [r7, #20]
 8001ca8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cac:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 8001cb0:	6979      	ldr	r1, [r7, #20]
 8001cb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cb6:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	785b      	ldrb	r3, [r3, #1]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d04b      	beq.n	8001d5a <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001cd0:	f7fe ff4a 	bl	8000b68 <__aeabi_dcmpgt>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001ce4:	e9c1 2300 	strd	r2, r3, [r1]
 8001ce8:	e012      	b.n	8001d10 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001cf8:	f7fe ff18 	bl	8000b2c <__aeabi_dcmplt>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d006      	beq.n	8001d10 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001d0c:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001d1c:	f7fe ff24 	bl	8000b68 <__aeabi_dcmpgt>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d006      	beq.n	8001d34 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001d2c:	6979      	ldr	r1, [r7, #20]
 8001d2e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001d32:	e012      	b.n	8001d5a <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001d40:	f7fe fef4 	bl	8000b2c <__aeabi_dcmplt>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d007      	beq.n	8001d5a <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001d50:	6979      	ldr	r1, [r7, #20]
 8001d52:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001d56:	e000      	b.n	8001d5a <PID_SetOutputLimits+0xd6>
		return;
 8001d58:	bf00      	nop
		}
		else { }
		
	}
	
}
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	; 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	61f8      	str	r0, [r7, #28]
 8001d68:	ed87 0b04 	vstr	d0, [r7, #16]
 8001d6c:	ed87 1b02 	vstr	d1, [r7, #8]
 8001d70:	ed87 2b00 	vstr	d2, [r7]
 8001d74:	460b      	mov	r3, r1
 8001d76:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d84:	f7fe fed2 	bl	8000b2c <__aeabi_dcmplt>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 8089 	bne.w	8001ea2 <PID_SetTunings2+0x142>
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	f04f 0300 	mov.w	r3, #0
 8001d98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d9c:	f7fe fec6 	bl	8000b2c <__aeabi_dcmplt>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d17d      	bne.n	8001ea2 <PID_SetTunings2+0x142>
 8001da6:	f04f 0200 	mov.w	r2, #0
 8001daa:	f04f 0300 	mov.w	r3, #0
 8001dae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001db2:	f7fe febb 	bl	8000b2c <__aeabi_dcmplt>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d172      	bne.n	8001ea2 <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	7efa      	ldrb	r2, [r7, #27]
 8001dc0:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8001dc2:	7efb      	ldrb	r3, [r7, #27]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	bf0c      	ite	eq
 8001dc8:	2301      	moveq	r3, #1
 8001dca:	2300      	movne	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	461a      	mov	r2, r3
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8001dd4:	69f9      	ldr	r1, [r7, #28]
 8001dd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001dda:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8001dde:	69f9      	ldr	r1, [r7, #28]
 8001de0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001de4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8001de8:	69f9      	ldr	r1, [r7, #28]
 8001dea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dee:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe fbac 	bl	8000554 <__aeabi_ui2d>
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <PID_SetTunings2+0x14c>)
 8001e02:	f7fe fd4b 	bl	800089c <__aeabi_ddiv>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 8001e0e:	69f9      	ldr	r1, [r7, #28]
 8001e10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e14:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8001e18:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e20:	f7fe fc12 	bl	8000648 <__aeabi_dmul>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	69f9      	ldr	r1, [r7, #28]
 8001e2a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8001e2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e36:	f7fe fd31 	bl	800089c <__aeabi_ddiv>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	69f9      	ldr	r1, [r7, #28]
 8001e40:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	78db      	ldrb	r3, [r3, #3]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d12b      	bne.n	8001ea4 <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001e52:	f04f 0000 	mov.w	r0, #0
 8001e56:	f04f 0100 	mov.w	r1, #0
 8001e5a:	f7fe fa3d 	bl	80002d8 <__aeabi_dsub>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	69f9      	ldr	r1, [r7, #28]
 8001e64:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001e6e:	f04f 0000 	mov.w	r0, #0
 8001e72:	f04f 0100 	mov.w	r1, #0
 8001e76:	f7fe fa2f 	bl	80002d8 <__aeabi_dsub>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	69f9      	ldr	r1, [r7, #28]
 8001e80:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001e8a:	f04f 0000 	mov.w	r0, #0
 8001e8e:	f04f 0100 	mov.w	r1, #0
 8001e92:	f7fe fa21 	bl	80002d8 <__aeabi_dsub>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8001ea0:	e000      	b.n	8001ea4 <PID_SetTunings2+0x144>
		return;
 8001ea2:	bf00      	nop
		
	}
	
}
 8001ea4:	3728      	adds	r7, #40	; 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	408f4000 	.word	0x408f4000

08001eb0 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	785b      	ldrb	r3, [r3, #1]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d02e      	beq.n	8001f22 <PID_SetControllerDirection+0x72>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	78db      	ldrb	r3, [r3, #3]
 8001ec8:	78fa      	ldrb	r2, [r7, #3]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d029      	beq.n	8001f22 <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001ed4:	f04f 0000 	mov.w	r0, #0
 8001ed8:	f04f 0100 	mov.w	r1, #0
 8001edc:	f7fe f9fc 	bl	80002d8 <__aeabi_dsub>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001ef0:	f04f 0000 	mov.w	r0, #0
 8001ef4:	f04f 0100 	mov.w	r1, #0
 8001ef8:	f7fe f9ee 	bl	80002d8 <__aeabi_dsub>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001f0c:	f04f 0000 	mov.w	r0, #0
 8001f10:	f04f 0100 	mov.w	r1, #0
 8001f14:	f7fe f9e0 	bl	80002d8 <__aeabi_dsub>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	78fa      	ldrb	r2, [r7, #3]
 8001f26:	70da      	strb	r2, [r3, #3]
	
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	dd2e      	ble.n	8001f9e <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8001f40:	6838      	ldr	r0, [r7, #0]
 8001f42:	f7fe fb17 	bl	8000574 <__aeabi_i2d>
 8001f46:	4604      	mov	r4, r0
 8001f48:	460d      	mov	r5, r1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fb00 	bl	8000554 <__aeabi_ui2d>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4620      	mov	r0, r4
 8001f5a:	4629      	mov	r1, r5
 8001f5c:	f7fe fc9e 	bl	800089c <__aeabi_ddiv>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001f6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f72:	f7fe fb69 	bl	8000648 <__aeabi_dmul>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001f86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f8a:	f7fe fc87 	bl	800089c <__aeabi_ddiv>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
		
	}
	
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001fa8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <HAL_MspInit+0x44>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <HAL_MspInit+0x44>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <HAL_MspInit+0x44>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_MspInit+0x44>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_MspInit+0x44>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	6593      	str	r3, [r2, #88]	; 0x58
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_MspInit+0x44>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001fde:	f000 febb 	bl	8002d58 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000

08001ff0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b0a0      	sub	sp, #128	; 0x80
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002008:	f107 0318 	add.w	r3, r7, #24
 800200c:	2254      	movs	r2, #84	; 0x54
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f004 fc71 	bl	80068f8 <memset>
  if(huart->Instance==LPUART1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a3d      	ldr	r2, [pc, #244]	; (8002110 <HAL_UART_MspInit+0x120>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d137      	bne.n	8002090 <HAL_UART_MspInit+0xa0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002020:	2320      	movs	r3, #32
 8002022:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002024:	2300      	movs	r3, #0
 8002026:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002028:	f107 0318 	add.w	r3, r7, #24
 800202c:	4618      	mov	r0, r3
 800202e:	f001 fbd7 	bl	80037e0 <HAL_RCCEx_PeriphCLKConfig>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002038:	f7ff fd7a 	bl	8001b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800203c:	4b35      	ldr	r3, [pc, #212]	; (8002114 <HAL_UART_MspInit+0x124>)
 800203e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002040:	4a34      	ldr	r2, [pc, #208]	; (8002114 <HAL_UART_MspInit+0x124>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002048:	4b32      	ldr	r3, [pc, #200]	; (8002114 <HAL_UART_MspInit+0x124>)
 800204a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002054:	4b2f      	ldr	r3, [pc, #188]	; (8002114 <HAL_UART_MspInit+0x124>)
 8002056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002058:	4a2e      	ldr	r2, [pc, #184]	; (8002114 <HAL_UART_MspInit+0x124>)
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002060:	4b2c      	ldr	r3, [pc, #176]	; (8002114 <HAL_UART_MspInit+0x124>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800206c:	230c      	movs	r3, #12
 800206e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800207c:	230c      	movs	r3, #12
 800207e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002080:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002084:	4619      	mov	r1, r3
 8002086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208a:	f000 fc03 	bl	8002894 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 800208e:	e03b      	b.n	8002108 <HAL_UART_MspInit+0x118>
  else if(huart->Instance==UART4)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a20      	ldr	r2, [pc, #128]	; (8002118 <HAL_UART_MspInit+0x128>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d136      	bne.n	8002108 <HAL_UART_MspInit+0x118>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800209a:	2308      	movs	r3, #8
 800209c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800209e:	2300      	movs	r3, #0
 80020a0:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020a2:	f107 0318 	add.w	r3, r7, #24
 80020a6:	4618      	mov	r0, r3
 80020a8:	f001 fb9a 	bl	80037e0 <HAL_RCCEx_PeriphCLKConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80020b2:	f7ff fd3d 	bl	8001b30 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 80020b6:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ba:	4a16      	ldr	r2, [pc, #88]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020c0:	6593      	str	r3, [r2, #88]	; 0x58
 80020c2:	4b14      	ldr	r3, [pc, #80]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ce:	4b11      	ldr	r3, [pc, #68]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d2:	4a10      	ldr	r2, [pc, #64]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020d4:	f043 0304 	orr.w	r3, r3, #4
 80020d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <HAL_UART_MspInit+0x124>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020ea:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2300      	movs	r3, #0
 80020f6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80020f8:	2305      	movs	r3, #5
 80020fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020fc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002100:	4619      	mov	r1, r3
 8002102:	4806      	ldr	r0, [pc, #24]	; (800211c <HAL_UART_MspInit+0x12c>)
 8002104:	f000 fbc6 	bl	8002894 <HAL_GPIO_Init>
}
 8002108:	bf00      	nop
 800210a:	3780      	adds	r7, #128	; 0x80
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40008000 	.word	0x40008000
 8002114:	40021000 	.word	0x40021000
 8002118:	40004c00 	.word	0x40004c00
 800211c:	48000800 	.word	0x48000800

08002120 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08c      	sub	sp, #48	; 0x30
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a40      	ldr	r2, [pc, #256]	; (8002240 <HAL_TIM_Base_MspInit+0x120>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d10c      	bne.n	800215c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002142:	4b40      	ldr	r3, [pc, #256]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002146:	4a3f      	ldr	r2, [pc, #252]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002148:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800214c:	6613      	str	r3, [r2, #96]	; 0x60
 800214e:	4b3d      	ldr	r3, [pc, #244]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800215a:	e06d      	b.n	8002238 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM4)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a39      	ldr	r2, [pc, #228]	; (8002248 <HAL_TIM_Base_MspInit+0x128>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d132      	bne.n	80021cc <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002166:	4b37      	ldr	r3, [pc, #220]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216a:	4a36      	ldr	r2, [pc, #216]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 800216c:	f043 0304 	orr.w	r3, r3, #4
 8002170:	6593      	str	r3, [r2, #88]	; 0x58
 8002172:	4b34      	ldr	r3, [pc, #208]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217e:	4b31      	ldr	r3, [pc, #196]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002182:	4a30      	ldr	r2, [pc, #192]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800218a:	4b2e      	ldr	r3, [pc, #184]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	613b      	str	r3, [r7, #16]
 8002194:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002196:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800219a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80021a8:	230a      	movs	r3, #10
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	4619      	mov	r1, r3
 80021b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b6:	f000 fb6d 	bl	8002894 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201e      	movs	r0, #30
 80021c0:	f000 fb33 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021c4:	201e      	movs	r0, #30
 80021c6:	f000 fb4a 	bl	800285e <HAL_NVIC_EnableIRQ>
}
 80021ca:	e035      	b.n	8002238 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM5)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a1e      	ldr	r2, [pc, #120]	; (800224c <HAL_TIM_Base_MspInit+0x12c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d130      	bne.n	8002238 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021d6:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021da:	4a1a      	ldr	r2, [pc, #104]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021dc:	f043 0308 	orr.w	r3, r3, #8
 80021e0:	6593      	str	r3, [r2, #88]	; 0x58
 80021e2:	4b18      	ldr	r3, [pc, #96]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ee:	4b15      	ldr	r3, [pc, #84]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f2:	4a14      	ldr	r2, [pc, #80]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_TIM_Base_MspInit+0x124>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ul_Pin|ur_Pin;
 8002206:	2303      	movs	r3, #3
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002216:	2302      	movs	r3, #2
 8002218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4619      	mov	r1, r3
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f000 fb36 	bl	8002894 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	2032      	movs	r0, #50	; 0x32
 800222e:	f000 fafc 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002232:	2032      	movs	r0, #50	; 0x32
 8002234:	f000 fb13 	bl	800285e <HAL_NVIC_EnableIRQ>
}
 8002238:	bf00      	nop
 800223a:	3730      	adds	r7, #48	; 0x30
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40012c00 	.word	0x40012c00
 8002244:	40021000 	.word	0x40021000
 8002248:	40000800 	.word	0x40000800
 800224c:	40000c00 	.word	0x40000c00

08002250 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 030c 	add.w	r3, r7, #12
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a11      	ldr	r2, [pc, #68]	; (80022b4 <HAL_TIM_MspPostInit+0x64>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d11b      	bne.n	80022aa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002272:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <HAL_TIM_MspPostInit+0x68>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002276:	4a10      	ldr	r2, [pc, #64]	; (80022b8 <HAL_TIM_MspPostInit+0x68>)
 8002278:	f043 0304 	orr.w	r3, r3, #4
 800227c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800227e:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <HAL_TIM_MspPostInit+0x68>)
 8002280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002282:	f003 0304 	and.w	r3, r3, #4
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = uen_Pin;
 800228a:	2301      	movs	r3, #1
 800228c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228e:	2302      	movs	r3, #2
 8002290:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800229a:	2302      	movs	r3, #2
 800229c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(uen_GPIO_Port, &GPIO_InitStruct);
 800229e:	f107 030c 	add.w	r3, r7, #12
 80022a2:	4619      	mov	r1, r3
 80022a4:	4805      	ldr	r0, [pc, #20]	; (80022bc <HAL_TIM_MspPostInit+0x6c>)
 80022a6:	f000 faf5 	bl	8002894 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80022aa:	bf00      	nop
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40012c00 	.word	0x40012c00
 80022b8:	40021000 	.word	0x40021000
 80022bc:	48000800 	.word	0x48000800

080022c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022c4:	e7fe      	b.n	80022c4 <NMI_Handler+0x4>

080022c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ca:	e7fe      	b.n	80022ca <HardFault_Handler+0x4>

080022cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022d0:	e7fe      	b.n	80022d0 <MemManage_Handler+0x4>

080022d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022d2:	b480      	push	{r7}
 80022d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d6:	e7fe      	b.n	80022d6 <BusFault_Handler+0x4>

080022d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022dc:	e7fe      	b.n	80022dc <UsageFault_Handler+0x4>

080022de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022de:	b480      	push	{r7}
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800230c:	f000 f972 	bl	80025f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}

08002314 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002318:	4802      	ldr	r0, [pc, #8]	; (8002324 <TIM4_IRQHandler+0x10>)
 800231a:	f002 f82b 	bl	8004374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000370 	.word	0x20000370

08002328 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800232c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002330:	f000 fc4a 	bl	8002bc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}

08002338 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800233c:	4802      	ldr	r0, [pc, #8]	; (8002348 <TIM5_IRQHandler+0x10>)
 800233e:	f002 f819 	bl	8004374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	200003bc 	.word	0x200003bc

0800234c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return 1;
 8002350:	2301      	movs	r3, #1
}
 8002352:	4618      	mov	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_kill>:

int _kill(int pid, int sig)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002366:	f004 fa9d 	bl	80068a4 <__errno>
 800236a:	4603      	mov	r3, r0
 800236c:	2216      	movs	r2, #22
 800236e:	601a      	str	r2, [r3, #0]
  return -1;
 8002370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <_exit>:

void _exit (int status)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002384:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ffe7 	bl	800235c <_kill>
  while (1) {}    /* Make sure we hang here */
 800238e:	e7fe      	b.n	800238e <_exit+0x12>

08002390 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e00a      	b.n	80023b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023a2:	f3af 8000 	nop.w
 80023a6:	4601      	mov	r1, r0
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	1c5a      	adds	r2, r3, #1
 80023ac:	60ba      	str	r2, [r7, #8]
 80023ae:	b2ca      	uxtb	r2, r1
 80023b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	3301      	adds	r3, #1
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	429a      	cmp	r2, r3
 80023be:	dbf0      	blt.n	80023a2 <_read+0x12>
  }

  return len;
 80023c0:	687b      	ldr	r3, [r7, #4]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	e009      	b.n	80023f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	60ba      	str	r2, [r7, #8]
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fb91 	bl	8001b0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	617b      	str	r3, [r7, #20]
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	dbf1      	blt.n	80023dc <_write+0x12>
  }
  return len;
 80023f8:	687b      	ldr	r3, [r7, #4]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <_close>:

int _close(int file)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800240a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800242a:	605a      	str	r2, [r3, #4]
  return 0;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <_isatty>:

int _isatty(int file)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002442:	2301      	movs	r3, #1
}
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
	...

0800246c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002474:	4a14      	ldr	r2, [pc, #80]	; (80024c8 <_sbrk+0x5c>)
 8002476:	4b15      	ldr	r3, [pc, #84]	; (80024cc <_sbrk+0x60>)
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <_sbrk+0x64>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002488:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <_sbrk+0x64>)
 800248a:	4a12      	ldr	r2, [pc, #72]	; (80024d4 <_sbrk+0x68>)
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	429a      	cmp	r2, r3
 800249a:	d207      	bcs.n	80024ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800249c:	f004 fa02 	bl	80068a4 <__errno>
 80024a0:	4603      	mov	r3, r0
 80024a2:	220c      	movs	r2, #12
 80024a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024aa:	e009      	b.n	80024c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <_sbrk+0x64>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b2:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <_sbrk+0x64>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <_sbrk+0x64>)
 80024bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20020000 	.word	0x20020000
 80024cc:	00000400 	.word	0x00000400
 80024d0:	20000560 	.word	0x20000560
 80024d4:	20000578 	.word	0x20000578

080024d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80024dc:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <SystemInit+0x20>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e2:	4a05      	ldr	r2, [pc, #20]	; (80024f8 <SystemInit+0x20>)
 80024e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024fc:	480d      	ldr	r0, [pc, #52]	; (8002534 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002500:	480d      	ldr	r0, [pc, #52]	; (8002538 <LoopForever+0x6>)
  ldr r1, =_edata
 8002502:	490e      	ldr	r1, [pc, #56]	; (800253c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002504:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <LoopForever+0xe>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002508:	e002      	b.n	8002510 <LoopCopyDataInit>

0800250a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800250c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250e:	3304      	adds	r3, #4

08002510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002514:	d3f9      	bcc.n	800250a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002516:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002518:	4c0b      	ldr	r4, [pc, #44]	; (8002548 <LoopForever+0x16>)
  movs r3, #0
 800251a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800251c:	e001      	b.n	8002522 <LoopFillZerobss>

0800251e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002520:	3204      	adds	r2, #4

08002522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002524:	d3fb      	bcc.n	800251e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002526:	f7ff ffd7 	bl	80024d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800252a:	f004 f9c1 	bl	80068b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800252e:	f7fe ff4f 	bl	80013d0 <main>

08002532 <LoopForever>:

LoopForever:
    b LoopForever
 8002532:	e7fe      	b.n	8002532 <LoopForever>
  ldr   r0, =_estack
 8002534:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800253c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002540:	080098dc 	.word	0x080098dc
  ldr r2, =_sbss
 8002544:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002548:	20000578 	.word	0x20000578

0800254c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800254c:	e7fe      	b.n	800254c <ADC1_2_IRQHandler>

0800254e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002554:	2300      	movs	r3, #0
 8002556:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002558:	2003      	movs	r0, #3
 800255a:	f000 f95b 	bl	8002814 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800255e:	2000      	movs	r0, #0
 8002560:	f000 f80e 	bl	8002580 <HAL_InitTick>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	71fb      	strb	r3, [r7, #7]
 800256e:	e001      	b.n	8002574 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002570:	f7ff fd1a 	bl	8001fa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002574:	79fb      	ldrb	r3, [r7, #7]

}
 8002576:	4618      	mov	r0, r3
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800258c:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_InitTick+0x68>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d022      	beq.n	80025da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002594:	4b15      	ldr	r3, [pc, #84]	; (80025ec <HAL_InitTick+0x6c>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <HAL_InitTick+0x68>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 f966 	bl	800287a <HAL_SYSTICK_Config>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10f      	bne.n	80025d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b0f      	cmp	r3, #15
 80025b8:	d809      	bhi.n	80025ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ba:	2200      	movs	r2, #0
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025c2:	f000 f932 	bl	800282a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <HAL_InitTick+0x70>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	e007      	b.n	80025de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	73fb      	strb	r3, [r7, #15]
 80025d2:	e004      	b.n	80025de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	e001      	b.n	80025de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000010 	.word	0x20000010
 80025ec:	20000008 	.word	0x20000008
 80025f0:	2000000c 	.word	0x2000000c

080025f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f8:	4b05      	ldr	r3, [pc, #20]	; (8002610 <HAL_IncTick+0x1c>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <HAL_IncTick+0x20>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4413      	add	r3, r2
 8002602:	4a03      	ldr	r2, [pc, #12]	; (8002610 <HAL_IncTick+0x1c>)
 8002604:	6013      	str	r3, [r2, #0]
}
 8002606:	bf00      	nop
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	20000564 	.word	0x20000564
 8002614:	20000010 	.word	0x20000010

08002618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return uwTick;
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <HAL_GetTick+0x14>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000564 	.word	0x20000564

08002630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002638:	f7ff ffee 	bl	8002618 <HAL_GetTick>
 800263c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002648:	d004      	beq.n	8002654 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <HAL_Delay+0x40>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4413      	add	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002654:	bf00      	nop
 8002656:	f7ff ffdf 	bl	8002618 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	429a      	cmp	r2, r3
 8002664:	d8f7      	bhi.n	8002656 <HAL_Delay+0x26>
  {
  }
}
 8002666:	bf00      	nop
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20000010 	.word	0x20000010

08002674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002690:	4013      	ands	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800269c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	60d3      	str	r3, [r2, #12]
}
 80026ac:	bf00      	nop
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <__NVIC_GetPriorityGrouping+0x18>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	f003 0307 	and.w	r3, r3, #7
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	db0b      	blt.n	8002702 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	4907      	ldr	r1, [pc, #28]	; (8002710 <__NVIC_EnableIRQ+0x38>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000e100 	.word	0xe000e100

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002724:	2b00      	cmp	r3, #0
 8002726:	db0a      	blt.n	800273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	b2da      	uxtb	r2, r3
 800272c:	490c      	ldr	r1, [pc, #48]	; (8002760 <__NVIC_SetPriority+0x4c>)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273c:	e00a      	b.n	8002754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4908      	ldr	r1, [pc, #32]	; (8002764 <__NVIC_SetPriority+0x50>)
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3b04      	subs	r3, #4
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	440b      	add	r3, r1
 8002752:	761a      	strb	r2, [r3, #24]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	; 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf28      	it	cs
 8002786:	2304      	movcs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3304      	adds	r3, #4
 800278e:	2b06      	cmp	r3, #6
 8002790:	d902      	bls.n	8002798 <NVIC_EncodePriority+0x30>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3b03      	subs	r3, #3
 8002796:	e000      	b.n	800279a <NVIC_EncodePriority+0x32>
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	401a      	ands	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ba:	43d9      	mvns	r1, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	4313      	orrs	r3, r2
         );
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3724      	adds	r7, #36	; 0x24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e0:	d301      	bcc.n	80027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <SysTick_Config+0x40>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ee:	210f      	movs	r1, #15
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027f4:	f7ff ff8e 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <SysTick_Config+0x40>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fe:	4b04      	ldr	r3, [pc, #16]	; (8002810 <SysTick_Config+0x40>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	e000e010 	.word	0xe000e010

08002814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff29 	bl	8002674 <__NVIC_SetPriorityGrouping>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002838:	f7ff ff40 	bl	80026bc <__NVIC_GetPriorityGrouping>
 800283c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f7ff ff90 	bl	8002768 <NVIC_EncodePriority>
 8002848:	4602      	mov	r2, r0
 800284a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800284e:	4611      	mov	r1, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff5f 	bl	8002714 <__NVIC_SetPriority>
}
 8002856:	bf00      	nop
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	4603      	mov	r3, r0
 8002866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff33 	bl	80026d8 <__NVIC_EnableIRQ>
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff ffa4 	bl	80027d0 <SysTick_Config>
 8002888:	4603      	mov	r3, r0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002894:	b480      	push	{r7}
 8002896:	b087      	sub	sp, #28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028a2:	e15a      	b.n	8002b5a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2101      	movs	r1, #1
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	4013      	ands	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 814c 	beq.w	8002b54 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d005      	beq.n	80028d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d130      	bne.n	8002936 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	2203      	movs	r2, #3
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4013      	ands	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800290a:	2201      	movs	r2, #1
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	4013      	ands	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 0201 	and.w	r2, r3, #1
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b03      	cmp	r3, #3
 8002940:	d017      	beq.n	8002972 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	2203      	movs	r2, #3
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43db      	mvns	r3, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d123      	bne.n	80029c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	08da      	lsrs	r2, r3, #3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3208      	adds	r2, #8
 8002986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800298a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	220f      	movs	r2, #15
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	691a      	ldr	r2, [r3, #16]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	08da      	lsrs	r2, r3, #3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3208      	adds	r2, #8
 80029c0:	6939      	ldr	r1, [r7, #16]
 80029c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	2203      	movs	r2, #3
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 0203 	and.w	r2, r3, #3
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80a6 	beq.w	8002b54 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a08:	4b5b      	ldr	r3, [pc, #364]	; (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a0c:	4a5a      	ldr	r2, [pc, #360]	; (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6613      	str	r3, [r2, #96]	; 0x60
 8002a14:	4b58      	ldr	r3, [pc, #352]	; (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a20:	4a56      	ldr	r2, [pc, #344]	; (8002b7c <HAL_GPIO_Init+0x2e8>)
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	220f      	movs	r2, #15
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a4a:	d01f      	beq.n	8002a8c <HAL_GPIO_Init+0x1f8>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a4c      	ldr	r2, [pc, #304]	; (8002b80 <HAL_GPIO_Init+0x2ec>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d019      	beq.n	8002a88 <HAL_GPIO_Init+0x1f4>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a4b      	ldr	r2, [pc, #300]	; (8002b84 <HAL_GPIO_Init+0x2f0>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d013      	beq.n	8002a84 <HAL_GPIO_Init+0x1f0>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a4a      	ldr	r2, [pc, #296]	; (8002b88 <HAL_GPIO_Init+0x2f4>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00d      	beq.n	8002a80 <HAL_GPIO_Init+0x1ec>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a49      	ldr	r2, [pc, #292]	; (8002b8c <HAL_GPIO_Init+0x2f8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d007      	beq.n	8002a7c <HAL_GPIO_Init+0x1e8>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a48      	ldr	r2, [pc, #288]	; (8002b90 <HAL_GPIO_Init+0x2fc>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d101      	bne.n	8002a78 <HAL_GPIO_Init+0x1e4>
 8002a74:	2305      	movs	r3, #5
 8002a76:	e00a      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a78:	2306      	movs	r3, #6
 8002a7a:	e008      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	e006      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a80:	2303      	movs	r3, #3
 8002a82:	e004      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e002      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	f002 0203 	and.w	r2, r2, #3
 8002a94:	0092      	lsls	r2, r2, #2
 8002a96:	4093      	lsls	r3, r2
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a9e:	4937      	ldr	r1, [pc, #220]	; (8002b7c <HAL_GPIO_Init+0x2e8>)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	089b      	lsrs	r3, r3, #2
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002aac:	4b39      	ldr	r3, [pc, #228]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ad0:	4a30      	ldr	r2, [pc, #192]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ad6:	4b2f      	ldr	r3, [pc, #188]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002afa:	4a26      	ldr	r2, [pc, #152]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002b00:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b24:	4a1b      	ldr	r2, [pc, #108]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b2a:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4013      	ands	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b4e:	4a11      	ldr	r2, [pc, #68]	; (8002b94 <HAL_GPIO_Init+0x300>)
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	3301      	adds	r3, #1
 8002b58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f47f ae9d 	bne.w	80028a4 <HAL_GPIO_Init+0x10>
  }
}
 8002b6a:	bf00      	nop
 8002b6c:	bf00      	nop
 8002b6e:	371c      	adds	r7, #28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40010000 	.word	0x40010000
 8002b80:	48000400 	.word	0x48000400
 8002b84:	48000800 	.word	0x48000800
 8002b88:	48000c00 	.word	0x48000c00
 8002b8c:	48001000 	.word	0x48001000
 8002b90:	48001400 	.word	0x48001400
 8002b94:	40010400 	.word	0x40010400

08002b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	807b      	strh	r3, [r7, #2]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba8:	787b      	ldrb	r3, [r7, #1]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bae:	887a      	ldrh	r2, [r7, #2]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bb4:	e002      	b.n	8002bbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bb6:	887a      	ldrh	r2, [r7, #2]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002bd2:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	88fb      	ldrh	r3, [r7, #6]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d006      	beq.n	8002bec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bde:	4a05      	ldr	r2, [pc, #20]	; (8002bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002be0:	88fb      	ldrh	r3, [r7, #6]
 8002be2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002be4:	88fb      	ldrh	r3, [r7, #6]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 f806 	bl	8002bf8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bec:	bf00      	nop
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40010400 	.word	0x40010400

08002bf8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d141      	bne.n	8002ca2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c1e:	4b4b      	ldr	r3, [pc, #300]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c2a:	d131      	bne.n	8002c90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c2c:	4b47      	ldr	r3, [pc, #284]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c32:	4a46      	ldr	r2, [pc, #280]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c3c:	4b43      	ldr	r3, [pc, #268]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c44:	4a41      	ldr	r2, [pc, #260]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c4c:	4b40      	ldr	r3, [pc, #256]	; (8002d50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2232      	movs	r2, #50	; 0x32
 8002c52:	fb02 f303 	mul.w	r3, r2, r3
 8002c56:	4a3f      	ldr	r2, [pc, #252]	; (8002d54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002c58:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5c:	0c9b      	lsrs	r3, r3, #18
 8002c5e:	3301      	adds	r3, #1
 8002c60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c62:	e002      	b.n	8002c6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c6a:	4b38      	ldr	r3, [pc, #224]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c76:	d102      	bne.n	8002c7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f2      	bne.n	8002c64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c7e:	4b33      	ldr	r3, [pc, #204]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8a:	d158      	bne.n	8002d3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e057      	b.n	8002d40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c90:	4b2e      	ldr	r3, [pc, #184]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c96:	4a2d      	ldr	r2, [pc, #180]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ca0:	e04d      	b.n	8002d3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ca8:	d141      	bne.n	8002d2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002caa:	4b28      	ldr	r3, [pc, #160]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb6:	d131      	bne.n	8002d1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cb8:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002cbe:	4a23      	ldr	r2, [pc, #140]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cc4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cc8:	4b20      	ldr	r3, [pc, #128]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cd0:	4a1e      	ldr	r2, [pc, #120]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2232      	movs	r2, #50	; 0x32
 8002cde:	fb02 f303 	mul.w	r3, r2, r3
 8002ce2:	4a1c      	ldr	r2, [pc, #112]	; (8002d54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	0c9b      	lsrs	r3, r3, #18
 8002cea:	3301      	adds	r3, #1
 8002cec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cee:	e002      	b.n	8002cf6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cf6:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d02:	d102      	bne.n	8002d0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f2      	bne.n	8002cf0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d0a:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d16:	d112      	bne.n	8002d3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e011      	b.n	8002d40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d22:	4a0a      	ldr	r2, [pc, #40]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002d2c:	e007      	b.n	8002d3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d2e:	4b07      	ldr	r3, [pc, #28]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d36:	4a05      	ldr	r2, [pc, #20]	; (8002d4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d3c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	40007000 	.word	0x40007000
 8002d50:	20000008 	.word	0x20000008
 8002d54:	431bde83 	.word	0x431bde83

08002d58 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002d5c:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	4a04      	ldr	r2, [pc, #16]	; (8002d74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002d62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d66:	6093      	str	r3, [r2, #8]
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40007000 	.word	0x40007000

08002d78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e306      	b.n	8003398 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d075      	beq.n	8002e82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d96:	4b97      	ldr	r3, [pc, #604]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002da0:	4b94      	ldr	r3, [pc, #592]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	2b0c      	cmp	r3, #12
 8002dae:	d102      	bne.n	8002db6 <HAL_RCC_OscConfig+0x3e>
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d002      	beq.n	8002dbc <HAL_RCC_OscConfig+0x44>
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d10b      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	4b8d      	ldr	r3, [pc, #564]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d05b      	beq.n	8002e80 <HAL_RCC_OscConfig+0x108>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d157      	bne.n	8002e80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e2e1      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ddc:	d106      	bne.n	8002dec <HAL_RCC_OscConfig+0x74>
 8002dde:	4b85      	ldr	r3, [pc, #532]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a84      	ldr	r2, [pc, #528]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	e01d      	b.n	8002e28 <HAL_RCC_OscConfig+0xb0>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCC_OscConfig+0x98>
 8002df6:	4b7f      	ldr	r3, [pc, #508]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a7e      	ldr	r2, [pc, #504]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4b7c      	ldr	r3, [pc, #496]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a7b      	ldr	r2, [pc, #492]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	e00b      	b.n	8002e28 <HAL_RCC_OscConfig+0xb0>
 8002e10:	4b78      	ldr	r3, [pc, #480]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a77      	ldr	r2, [pc, #476]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	4b75      	ldr	r3, [pc, #468]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a74      	ldr	r2, [pc, #464]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d013      	beq.n	8002e58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e30:	f7ff fbf2 	bl	8002618 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e38:	f7ff fbee 	bl	8002618 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	; 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e2a6      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e4a:	4b6a      	ldr	r3, [pc, #424]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0xc0>
 8002e56:	e014      	b.n	8002e82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e58:	f7ff fbde 	bl	8002618 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e60:	f7ff fbda 	bl	8002618 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b64      	cmp	r3, #100	; 0x64
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e292      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e72:	4b60      	ldr	r3, [pc, #384]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0xe8>
 8002e7e:	e000      	b.n	8002e82 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d075      	beq.n	8002f7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e8e:	4b59      	ldr	r3, [pc, #356]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e98:	4b56      	ldr	r3, [pc, #344]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d102      	bne.n	8002eae <HAL_RCC_OscConfig+0x136>
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d002      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x13c>
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d11f      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eb4:	4b4f      	ldr	r3, [pc, #316]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_OscConfig+0x154>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e265      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ecc:	4b49      	ldr	r3, [pc, #292]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	061b      	lsls	r3, r3, #24
 8002eda:	4946      	ldr	r1, [pc, #280]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ee0:	4b45      	ldr	r3, [pc, #276]	; (8002ff8 <HAL_RCC_OscConfig+0x280>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fb4b 	bl	8002580 <HAL_InitTick>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d043      	beq.n	8002f78 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e251      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d023      	beq.n	8002f44 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002efc:	4b3d      	ldr	r3, [pc, #244]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a3c      	ldr	r2, [pc, #240]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7ff fb86 	bl	8002618 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f10:	f7ff fb82 	bl	8002618 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e23a      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f22:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0f0      	beq.n	8002f10 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2e:	4b31      	ldr	r3, [pc, #196]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	061b      	lsls	r3, r3, #24
 8002f3c:	492d      	ldr	r1, [pc, #180]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	604b      	str	r3, [r1, #4]
 8002f42:	e01a      	b.n	8002f7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f44:	4b2b      	ldr	r3, [pc, #172]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2a      	ldr	r2, [pc, #168]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7ff fb62 	bl	8002618 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f58:	f7ff fb5e 	bl	8002618 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e216      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f6a:	4b22      	ldr	r3, [pc, #136]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x1e0>
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f78:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0308 	and.w	r3, r3, #8
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d041      	beq.n	800300a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01c      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f8e:	4b19      	ldr	r3, [pc, #100]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f94:	4a17      	ldr	r2, [pc, #92]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9e:	f7ff fb3b 	bl	8002618 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa6:	f7ff fb37 	bl	8002618 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e1ef      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0ef      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x22e>
 8002fc6:	e020      	b.n	800300a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fce:	4a09      	ldr	r2, [pc, #36]	; (8002ff4 <HAL_RCC_OscConfig+0x27c>)
 8002fd0:	f023 0301 	bic.w	r3, r3, #1
 8002fd4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7ff fb1e 	bl	8002618 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fde:	e00d      	b.n	8002ffc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7ff fb1a 	bl	8002618 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d906      	bls.n	8002ffc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e1d2      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
 8002ff2:	bf00      	nop
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ffc:	4b8c      	ldr	r3, [pc, #560]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8002ffe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1ea      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	f000 80a6 	beq.w	8003164 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003018:	2300      	movs	r3, #0
 800301a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800301c:	4b84      	ldr	r3, [pc, #528]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800301e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <HAL_RCC_OscConfig+0x2b4>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x2b6>
 800302c:	2300      	movs	r3, #0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00d      	beq.n	800304e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003032:	4b7f      	ldr	r3, [pc, #508]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003036:	4a7e      	ldr	r2, [pc, #504]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303c:	6593      	str	r3, [r2, #88]	; 0x58
 800303e:	4b7c      	ldr	r3, [pc, #496]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800304a:	2301      	movs	r3, #1
 800304c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800304e:	4b79      	ldr	r3, [pc, #484]	; (8003234 <HAL_RCC_OscConfig+0x4bc>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d118      	bne.n	800308c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800305a:	4b76      	ldr	r3, [pc, #472]	; (8003234 <HAL_RCC_OscConfig+0x4bc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a75      	ldr	r2, [pc, #468]	; (8003234 <HAL_RCC_OscConfig+0x4bc>)
 8003060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003066:	f7ff fad7 	bl	8002618 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800306e:	f7ff fad3 	bl	8002618 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e18b      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003080:	4b6c      	ldr	r3, [pc, #432]	; (8003234 <HAL_RCC_OscConfig+0x4bc>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f0      	beq.n	800306e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d108      	bne.n	80030a6 <HAL_RCC_OscConfig+0x32e>
 8003094:	4b66      	ldr	r3, [pc, #408]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309a:	4a65      	ldr	r2, [pc, #404]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030a4:	e024      	b.n	80030f0 <HAL_RCC_OscConfig+0x378>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2b05      	cmp	r3, #5
 80030ac:	d110      	bne.n	80030d0 <HAL_RCC_OscConfig+0x358>
 80030ae:	4b60      	ldr	r3, [pc, #384]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b4:	4a5e      	ldr	r2, [pc, #376]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030b6:	f043 0304 	orr.w	r3, r3, #4
 80030ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030be:	4b5c      	ldr	r3, [pc, #368]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c4:	4a5a      	ldr	r2, [pc, #360]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030c6:	f043 0301 	orr.w	r3, r3, #1
 80030ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030ce:	e00f      	b.n	80030f0 <HAL_RCC_OscConfig+0x378>
 80030d0:	4b57      	ldr	r3, [pc, #348]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d6:	4a56      	ldr	r2, [pc, #344]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030e0:	4b53      	ldr	r3, [pc, #332]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e6:	4a52      	ldr	r2, [pc, #328]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80030e8:	f023 0304 	bic.w	r3, r3, #4
 80030ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d016      	beq.n	8003126 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f8:	f7ff fa8e 	bl	8002618 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7ff fa8a 	bl	8002618 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	; 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e140      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003116:	4b46      	ldr	r3, [pc, #280]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0ed      	beq.n	8003100 <HAL_RCC_OscConfig+0x388>
 8003124:	e015      	b.n	8003152 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003126:	f7ff fa77 	bl	8002618 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800312c:	e00a      	b.n	8003144 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312e:	f7ff fa73 	bl	8002618 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f241 3288 	movw	r2, #5000	; 0x1388
 800313c:	4293      	cmp	r3, r2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e129      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003144:	4b3a      	ldr	r3, [pc, #232]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1ed      	bne.n	800312e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003152:	7ffb      	ldrb	r3, [r7, #31]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d105      	bne.n	8003164 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003158:	4b35      	ldr	r3, [pc, #212]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	4a34      	ldr	r2, [pc, #208]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800315e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003162:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b00      	cmp	r3, #0
 800316e:	d03c      	beq.n	80031ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01c      	beq.n	80031b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003178:	4b2d      	ldr	r3, [pc, #180]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800317a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800317e:	4a2c      	ldr	r2, [pc, #176]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003188:	f7ff fa46 	bl	8002618 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003190:	f7ff fa42 	bl	8002618 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e0fa      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031a2:	4b23      	ldr	r3, [pc, #140]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80031a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ef      	beq.n	8003190 <HAL_RCC_OscConfig+0x418>
 80031b0:	e01b      	b.n	80031ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031b2:	4b1f      	ldr	r3, [pc, #124]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80031b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031b8:	4a1d      	ldr	r2, [pc, #116]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80031ba:	f023 0301 	bic.w	r3, r3, #1
 80031be:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c2:	f7ff fa29 	bl	8002618 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031ca:	f7ff fa25 	bl	8002618 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e0dd      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031dc:	4b14      	ldr	r3, [pc, #80]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80031de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1ef      	bne.n	80031ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 80d1 	beq.w	8003396 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031f4:	4b0e      	ldr	r3, [pc, #56]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f003 030c 	and.w	r3, r3, #12
 80031fc:	2b0c      	cmp	r3, #12
 80031fe:	f000 808b 	beq.w	8003318 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d15e      	bne.n	80032c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a08      	ldr	r2, [pc, #32]	; (8003230 <HAL_RCC_OscConfig+0x4b8>)
 8003210:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003214:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003216:	f7ff f9ff 	bl	8002618 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800321c:	e00c      	b.n	8003238 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321e:	f7ff f9fb 	bl	8002618 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d905      	bls.n	8003238 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e0b3      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
 8003230:	40021000 	.word	0x40021000
 8003234:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003238:	4b59      	ldr	r3, [pc, #356]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1ec      	bne.n	800321e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003244:	4b56      	ldr	r3, [pc, #344]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	4b56      	ldr	r3, [pc, #344]	; (80033a4 <HAL_RCC_OscConfig+0x62c>)
 800324a:	4013      	ands	r3, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6a11      	ldr	r1, [r2, #32]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003254:	3a01      	subs	r2, #1
 8003256:	0112      	lsls	r2, r2, #4
 8003258:	4311      	orrs	r1, r2
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800325e:	0212      	lsls	r2, r2, #8
 8003260:	4311      	orrs	r1, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003266:	0852      	lsrs	r2, r2, #1
 8003268:	3a01      	subs	r2, #1
 800326a:	0552      	lsls	r2, r2, #21
 800326c:	4311      	orrs	r1, r2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003272:	0852      	lsrs	r2, r2, #1
 8003274:	3a01      	subs	r2, #1
 8003276:	0652      	lsls	r2, r2, #25
 8003278:	4311      	orrs	r1, r2
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800327e:	06d2      	lsls	r2, r2, #27
 8003280:	430a      	orrs	r2, r1
 8003282:	4947      	ldr	r1, [pc, #284]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 8003284:	4313      	orrs	r3, r2
 8003286:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003288:	4b45      	ldr	r3, [pc, #276]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a44      	ldr	r2, [pc, #272]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 800328e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003292:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003294:	4b42      	ldr	r3, [pc, #264]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a41      	ldr	r2, [pc, #260]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 800329a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a0:	f7ff f9ba 	bl	8002618 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a8:	f7ff f9b6 	bl	8002618 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e06e      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ba:	4b39      	ldr	r3, [pc, #228]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x530>
 80032c6:	e066      	b.n	8003396 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c8:	4b35      	ldr	r3, [pc, #212]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a34      	ldr	r2, [pc, #208]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032d2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032d4:	4b32      	ldr	r3, [pc, #200]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4a31      	ldr	r2, [pc, #196]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80032e0:	4b2f      	ldr	r3, [pc, #188]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4a2e      	ldr	r2, [pc, #184]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 80032e6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7ff f992 	bl	8002618 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f8:	f7ff f98e 	bl	8002618 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e046      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330a:	4b25      	ldr	r3, [pc, #148]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x580>
 8003316:	e03e      	b.n	8003396 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	69db      	ldr	r3, [r3, #28]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d101      	bne.n	8003324 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e039      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003324:	4b1e      	ldr	r3, [pc, #120]	; (80033a0 <HAL_RCC_OscConfig+0x628>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f003 0203 	and.w	r2, r3, #3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	429a      	cmp	r2, r3
 8003336:	d12c      	bne.n	8003392 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003342:	3b01      	subs	r3, #1
 8003344:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003346:	429a      	cmp	r2, r3
 8003348:	d123      	bne.n	8003392 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003354:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003356:	429a      	cmp	r2, r3
 8003358:	d11b      	bne.n	8003392 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003364:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003366:	429a      	cmp	r2, r3
 8003368:	d113      	bne.n	8003392 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003374:	085b      	lsrs	r3, r3, #1
 8003376:	3b01      	subs	r3, #1
 8003378:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800337a:	429a      	cmp	r2, r3
 800337c:	d109      	bne.n	8003392 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	3b01      	subs	r3, #1
 800338c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d001      	beq.n	8003396 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	019f800c 	.word	0x019f800c

080033a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e11e      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033c0:	4b91      	ldr	r3, [pc, #580]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 030f 	and.w	r3, r3, #15
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d910      	bls.n	80033f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ce:	4b8e      	ldr	r3, [pc, #568]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f023 020f 	bic.w	r2, r3, #15
 80033d6:	498c      	ldr	r1, [pc, #560]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	4313      	orrs	r3, r2
 80033dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033de:	4b8a      	ldr	r3, [pc, #552]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 030f 	and.w	r3, r3, #15
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e106      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d073      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d129      	bne.n	8003458 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003404:	4b81      	ldr	r3, [pc, #516]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0f4      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003414:	f000 f99e 	bl	8003754 <RCC_GetSysClockFreqFromPLLSource>
 8003418:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4a7c      	ldr	r2, [pc, #496]	; (8003610 <HAL_RCC_ClockConfig+0x268>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d93f      	bls.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003422:	4b7a      	ldr	r3, [pc, #488]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d009      	beq.n	8003442 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003436:	2b00      	cmp	r3, #0
 8003438:	d033      	beq.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800343e:	2b00      	cmp	r3, #0
 8003440:	d12f      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003442:	4b72      	ldr	r3, [pc, #456]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800344a:	4a70      	ldr	r2, [pc, #448]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 800344c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003450:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	e024      	b.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d107      	bne.n	8003470 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003460:	4b6a      	ldr	r3, [pc, #424]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d109      	bne.n	8003480 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0c6      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003470:	4b66      	ldr	r3, [pc, #408]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e0be      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003480:	f000 f8ce 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 8003484:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4a61      	ldr	r2, [pc, #388]	; (8003610 <HAL_RCC_ClockConfig+0x268>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d909      	bls.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800348e:	4b5f      	ldr	r3, [pc, #380]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003496:	4a5d      	ldr	r2, [pc, #372]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800349e:	2380      	movs	r3, #128	; 0x80
 80034a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034a2:	4b5a      	ldr	r3, [pc, #360]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f023 0203 	bic.w	r2, r3, #3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	4957      	ldr	r1, [pc, #348]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034b4:	f7ff f8b0 	bl	8002618 <HAL_GetTick>
 80034b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ba:	e00a      	b.n	80034d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034bc:	f7ff f8ac 	bl	8002618 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e095      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d2:	4b4e      	ldr	r3, [pc, #312]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f003 020c 	and.w	r2, r3, #12
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d1eb      	bne.n	80034bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d023      	beq.n	8003538 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034fc:	4b43      	ldr	r3, [pc, #268]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a42      	ldr	r2, [pc, #264]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003502:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003506:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003514:	4b3d      	ldr	r3, [pc, #244]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800351c:	4a3b      	ldr	r2, [pc, #236]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 800351e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003522:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003524:	4b39      	ldr	r3, [pc, #228]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	4936      	ldr	r1, [pc, #216]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
 8003536:	e008      	b.n	800354a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2b80      	cmp	r3, #128	; 0x80
 800353c:	d105      	bne.n	800354a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800353e:	4b33      	ldr	r3, [pc, #204]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	4a32      	ldr	r2, [pc, #200]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 8003544:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003548:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800354a:	4b2f      	ldr	r3, [pc, #188]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	d21d      	bcs.n	8003594 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003558:	4b2b      	ldr	r3, [pc, #172]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f023 020f 	bic.w	r2, r3, #15
 8003560:	4929      	ldr	r1, [pc, #164]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	4313      	orrs	r3, r2
 8003566:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003568:	f7ff f856 	bl	8002618 <HAL_GetTick>
 800356c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356e:	e00a      	b.n	8003586 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003570:	f7ff f852 	bl	8002618 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	f241 3288 	movw	r2, #5000	; 0x1388
 800357e:	4293      	cmp	r3, r2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e03b      	b.n	80035fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003586:	4b20      	ldr	r3, [pc, #128]	; (8003608 <HAL_RCC_ClockConfig+0x260>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	429a      	cmp	r2, r3
 8003592:	d1ed      	bne.n	8003570 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	d008      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a0:	4b1a      	ldr	r3, [pc, #104]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4917      	ldr	r1, [pc, #92]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035be:	4b13      	ldr	r3, [pc, #76]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	490f      	ldr	r1, [pc, #60]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035d2:	f000 f825 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80035d6:	4602      	mov	r2, r0
 80035d8:	4b0c      	ldr	r3, [pc, #48]	; (800360c <HAL_RCC_ClockConfig+0x264>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	091b      	lsrs	r3, r3, #4
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	490c      	ldr	r1, [pc, #48]	; (8003614 <HAL_RCC_ClockConfig+0x26c>)
 80035e4:	5ccb      	ldrb	r3, [r1, r3]
 80035e6:	f003 031f 	and.w	r3, r3, #31
 80035ea:	fa22 f303 	lsr.w	r3, r2, r3
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <HAL_RCC_ClockConfig+0x270>)
 80035f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_RCC_ClockConfig+0x274>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe ffc2 	bl	8002580 <HAL_InitTick>
 80035fc:	4603      	mov	r3, r0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40022000 	.word	0x40022000
 800360c:	40021000 	.word	0x40021000
 8003610:	04c4b400 	.word	0x04c4b400
 8003614:	080094b4 	.word	0x080094b4
 8003618:	20000008 	.word	0x20000008
 800361c:	2000000c 	.word	0x2000000c

08003620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003626:	4b2c      	ldr	r3, [pc, #176]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b04      	cmp	r3, #4
 8003630:	d102      	bne.n	8003638 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003632:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003634:	613b      	str	r3, [r7, #16]
 8003636:	e047      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003638:	4b27      	ldr	r3, [pc, #156]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 030c 	and.w	r3, r3, #12
 8003640:	2b08      	cmp	r3, #8
 8003642:	d102      	bne.n	800364a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003644:	4b26      	ldr	r3, [pc, #152]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003646:	613b      	str	r3, [r7, #16]
 8003648:	e03e      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800364a:	4b23      	ldr	r3, [pc, #140]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	2b0c      	cmp	r3, #12
 8003654:	d136      	bne.n	80036c4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003656:	4b20      	ldr	r3, [pc, #128]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003660:	4b1d      	ldr	r3, [pc, #116]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	3301      	adds	r3, #1
 800366c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b03      	cmp	r3, #3
 8003672:	d10c      	bne.n	800368e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003674:	4a1a      	ldr	r2, [pc, #104]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	fbb2 f3f3 	udiv	r3, r2, r3
 800367c:	4a16      	ldr	r2, [pc, #88]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800367e:	68d2      	ldr	r2, [r2, #12]
 8003680:	0a12      	lsrs	r2, r2, #8
 8003682:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003686:	fb02 f303 	mul.w	r3, r2, r3
 800368a:	617b      	str	r3, [r7, #20]
      break;
 800368c:	e00c      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800368e:	4a13      	ldr	r2, [pc, #76]	; (80036dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	fbb2 f3f3 	udiv	r3, r2, r3
 8003696:	4a10      	ldr	r2, [pc, #64]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003698:	68d2      	ldr	r2, [r2, #12]
 800369a:	0a12      	lsrs	r2, r2, #8
 800369c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	617b      	str	r3, [r7, #20]
      break;
 80036a6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036a8:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	0e5b      	lsrs	r3, r3, #25
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	3301      	adds	r3, #1
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	e001      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80036c8:	693b      	ldr	r3, [r7, #16]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
 80036dc:	00f42400 	.word	0x00f42400
 80036e0:	016e3600 	.word	0x016e3600

080036e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036e8:	4b03      	ldr	r3, [pc, #12]	; (80036f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80036ea:	681b      	ldr	r3, [r3, #0]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	20000008 	.word	0x20000008

080036fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003700:	f7ff fff0 	bl	80036e4 <HAL_RCC_GetHCLKFreq>
 8003704:	4602      	mov	r2, r0
 8003706:	4b06      	ldr	r3, [pc, #24]	; (8003720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	0a1b      	lsrs	r3, r3, #8
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	4904      	ldr	r1, [pc, #16]	; (8003724 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003712:	5ccb      	ldrb	r3, [r1, r3]
 8003714:	f003 031f 	and.w	r3, r3, #31
 8003718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800371c:	4618      	mov	r0, r3
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40021000 	.word	0x40021000
 8003724:	080094c4 	.word	0x080094c4

08003728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800372c:	f7ff ffda 	bl	80036e4 <HAL_RCC_GetHCLKFreq>
 8003730:	4602      	mov	r2, r0
 8003732:	4b06      	ldr	r3, [pc, #24]	; (800374c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	0adb      	lsrs	r3, r3, #11
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	4904      	ldr	r1, [pc, #16]	; (8003750 <HAL_RCC_GetPCLK2Freq+0x28>)
 800373e:	5ccb      	ldrb	r3, [r1, r3]
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40021000 	.word	0x40021000
 8003750:	080094c4 	.word	0x080094c4

08003754 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800375a:	4b1e      	ldr	r3, [pc, #120]	; (80037d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 0303 	and.w	r3, r3, #3
 8003762:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003764:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	3301      	adds	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d10c      	bne.n	8003792 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003778:	4a17      	ldr	r2, [pc, #92]	; (80037d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003780:	4a14      	ldr	r2, [pc, #80]	; (80037d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003782:	68d2      	ldr	r2, [r2, #12]
 8003784:	0a12      	lsrs	r2, r2, #8
 8003786:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	617b      	str	r3, [r7, #20]
    break;
 8003790:	e00c      	b.n	80037ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003792:	4a12      	ldr	r2, [pc, #72]	; (80037dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	fbb2 f3f3 	udiv	r3, r2, r3
 800379a:	4a0e      	ldr	r2, [pc, #56]	; (80037d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800379c:	68d2      	ldr	r2, [r2, #12]
 800379e:	0a12      	lsrs	r2, r2, #8
 80037a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037a4:	fb02 f303 	mul.w	r3, r2, r3
 80037a8:	617b      	str	r3, [r7, #20]
    break;
 80037aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037ac:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	0e5b      	lsrs	r3, r3, #25
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	3301      	adds	r3, #1
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80037c6:	687b      	ldr	r3, [r7, #4]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	40021000 	.word	0x40021000
 80037d8:	016e3600 	.word	0x016e3600
 80037dc:	00f42400 	.word	0x00f42400

080037e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037e8:	2300      	movs	r3, #0
 80037ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037ec:	2300      	movs	r3, #0
 80037ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8098 	beq.w	800392e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003802:	4b43      	ldr	r3, [pc, #268]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10d      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	4b40      	ldr	r3, [pc, #256]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003812:	4a3f      	ldr	r2, [pc, #252]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003818:	6593      	str	r3, [r2, #88]	; 0x58
 800381a:	4b3d      	ldr	r3, [pc, #244]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800381c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003826:	2301      	movs	r3, #1
 8003828:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800382a:	4b3a      	ldr	r3, [pc, #232]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a39      	ldr	r2, [pc, #228]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003834:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003836:	f7fe feef 	bl	8002618 <HAL_GetTick>
 800383a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800383c:	e009      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800383e:	f7fe feeb 	bl	8002618 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d902      	bls.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	74fb      	strb	r3, [r7, #19]
        break;
 8003850:	e005      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003852:	4b30      	ldr	r3, [pc, #192]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0ef      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800385e:	7cfb      	ldrb	r3, [r7, #19]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d159      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003864:	4b2a      	ldr	r3, [pc, #168]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d01e      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387a:	697a      	ldr	r2, [r7, #20]
 800387c:	429a      	cmp	r2, r3
 800387e:	d019      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003880:	4b23      	ldr	r3, [pc, #140]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800388c:	4b20      	ldr	r3, [pc, #128]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003892:	4a1f      	ldr	r2, [pc, #124]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800389c:	4b1c      	ldr	r3, [pc, #112]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a2:	4a1b      	ldr	r2, [pc, #108]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038ac:	4a18      	ldr	r2, [pc, #96]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d016      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fe feab 	bl	8002618 <HAL_GetTick>
 80038c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038c4:	e00b      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038c6:	f7fe fea7 	bl	8002618 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d902      	bls.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	74fb      	strb	r3, [r7, #19]
            break;
 80038dc:	e006      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038de:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0ec      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10b      	bne.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038f2:	4b07      	ldr	r3, [pc, #28]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003900:	4903      	ldr	r1, [pc, #12]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003908:	e008      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800390a:	7cfb      	ldrb	r3, [r7, #19]
 800390c:	74bb      	strb	r3, [r7, #18]
 800390e:	e005      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003910:	40021000 	.word	0x40021000
 8003914:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003918:	7cfb      	ldrb	r3, [r7, #19]
 800391a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800391c:	7c7b      	ldrb	r3, [r7, #17]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d105      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003922:	4ba7      	ldr	r3, [pc, #668]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003926:	4aa6      	ldr	r2, [pc, #664]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003928:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800392c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00a      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800393a:	4ba1      	ldr	r3, [pc, #644]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003940:	f023 0203 	bic.w	r2, r3, #3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	499d      	ldr	r1, [pc, #628]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800394a:	4313      	orrs	r3, r2
 800394c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00a      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800395c:	4b98      	ldr	r3, [pc, #608]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800395e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003962:	f023 020c 	bic.w	r2, r3, #12
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4995      	ldr	r1, [pc, #596]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396c:	4313      	orrs	r3, r2
 800396e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0304 	and.w	r3, r3, #4
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00a      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800397e:	4b90      	ldr	r3, [pc, #576]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003984:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	498c      	ldr	r1, [pc, #560]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00a      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039a0:	4b87      	ldr	r3, [pc, #540]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	4984      	ldr	r1, [pc, #528]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0310 	and.w	r3, r3, #16
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039c2:	4b7f      	ldr	r3, [pc, #508]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	497b      	ldr	r1, [pc, #492]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0320 	and.w	r3, r3, #32
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00a      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039e4:	4b76      	ldr	r3, [pc, #472]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	4973      	ldr	r1, [pc, #460]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00a      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a06:	4b6e      	ldr	r3, [pc, #440]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	69db      	ldr	r3, [r3, #28]
 8003a14:	496a      	ldr	r1, [pc, #424]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00a      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a28:	4b65      	ldr	r3, [pc, #404]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	4962      	ldr	r1, [pc, #392]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00a      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a4a:	4b5d      	ldr	r3, [pc, #372]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	4959      	ldr	r1, [pc, #356]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00a      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a6c:	4b54      	ldr	r3, [pc, #336]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a72:	f023 0203 	bic.w	r2, r3, #3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7a:	4951      	ldr	r1, [pc, #324]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a8e:	4b4c      	ldr	r3, [pc, #304]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9c:	4948      	ldr	r1, [pc, #288]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ab0:	4b43      	ldr	r3, [pc, #268]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	4940      	ldr	r1, [pc, #256]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ace:	d105      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ad0:	4b3b      	ldr	r3, [pc, #236]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a3a      	ldr	r2, [pc, #232]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ada:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d015      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ae8:	4b35      	ldr	r3, [pc, #212]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af6:	4932      	ldr	r1, [pc, #200]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b06:	d105      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b08:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4a2c      	ldr	r2, [pc, #176]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b12:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d015      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b20:	4b27      	ldr	r3, [pc, #156]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2e:	4924      	ldr	r1, [pc, #144]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b40:	4b1f      	ldr	r3, [pc, #124]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a1e      	ldr	r2, [pc, #120]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d015      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b58:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b66:	4916      	ldr	r1, [pc, #88]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b76:	d105      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b78:	4b11      	ldr	r3, [pc, #68]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4a10      	ldr	r2, [pc, #64]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b82:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d019      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b90:	4b0b      	ldr	r3, [pc, #44]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b96:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	4908      	ldr	r1, [pc, #32]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bae:	d109      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bb0:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	4a02      	ldr	r2, [pc, #8]	; (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bba:	60d3      	str	r3, [r2, #12]
 8003bbc:	e002      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003bbe:	bf00      	nop
 8003bc0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d015      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003bd0:	4b29      	ldr	r3, [pc, #164]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bde:	4926      	ldr	r1, [pc, #152]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bee:	d105      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003bf0:	4b21      	ldr	r3, [pc, #132]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4a20      	ldr	r2, [pc, #128]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d015      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003c08:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c16:	4918      	ldr	r1, [pc, #96]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c26:	d105      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c28:	4b13      	ldr	r3, [pc, #76]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4a12      	ldr	r2, [pc, #72]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c32:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d015      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4e:	490a      	ldr	r1, [pc, #40]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c5e:	d105      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c60:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4a04      	ldr	r2, [pc, #16]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003c6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000

08003c7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e049      	b.n	8003d22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d106      	bne.n	8003ca8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fe fa3c 	bl	8002120 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4610      	mov	r0, r2
 8003cbc:	f001 f80c 	bl	8004cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b082      	sub	sp, #8
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e049      	b.n	8003dd0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d106      	bne.n	8003d56 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f841 	bl	8003dd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	3304      	adds	r3, #4
 8003d66:	4619      	mov	r1, r3
 8003d68:	4610      	mov	r0, r2
 8003d6a:	f000 ffb5 	bl	8004cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d109      	bne.n	8003e10 <HAL_TIM_PWM_Start+0x24>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	bf14      	ite	ne
 8003e08:	2301      	movne	r3, #1
 8003e0a:	2300      	moveq	r3, #0
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	e03c      	b.n	8003e8a <HAL_TIM_PWM_Start+0x9e>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d109      	bne.n	8003e2a <HAL_TIM_PWM_Start+0x3e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	bf14      	ite	ne
 8003e22:	2301      	movne	r3, #1
 8003e24:	2300      	moveq	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	e02f      	b.n	8003e8a <HAL_TIM_PWM_Start+0x9e>
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d109      	bne.n	8003e44 <HAL_TIM_PWM_Start+0x58>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	bf14      	ite	ne
 8003e3c:	2301      	movne	r3, #1
 8003e3e:	2300      	moveq	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	e022      	b.n	8003e8a <HAL_TIM_PWM_Start+0x9e>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b0c      	cmp	r3, #12
 8003e48:	d109      	bne.n	8003e5e <HAL_TIM_PWM_Start+0x72>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	bf14      	ite	ne
 8003e56:	2301      	movne	r3, #1
 8003e58:	2300      	moveq	r3, #0
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	e015      	b.n	8003e8a <HAL_TIM_PWM_Start+0x9e>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b10      	cmp	r3, #16
 8003e62:	d109      	bne.n	8003e78 <HAL_TIM_PWM_Start+0x8c>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	bf14      	ite	ne
 8003e70:	2301      	movne	r3, #1
 8003e72:	2300      	moveq	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	e008      	b.n	8003e8a <HAL_TIM_PWM_Start+0x9e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	bf14      	ite	ne
 8003e84:	2301      	movne	r3, #1
 8003e86:	2300      	moveq	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e0a6      	b.n	8003fe0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0xb6>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ea0:	e023      	b.n	8003eea <HAL_TIM_PWM_Start+0xfe>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_PWM_Start+0xc6>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eb0:	e01b      	b.n	8003eea <HAL_TIM_PWM_Start+0xfe>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0xd6>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ec0:	e013      	b.n	8003eea <HAL_TIM_PWM_Start+0xfe>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b0c      	cmp	r3, #12
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_PWM_Start+0xe6>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ed0:	e00b      	b.n	8003eea <HAL_TIM_PWM_Start+0xfe>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_PWM_Start+0xf6>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ee0:	e003      	b.n	8003eea <HAL_TIM_PWM_Start+0xfe>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	6839      	ldr	r1, [r7, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f001 fc88 	bl	8005808 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a3a      	ldr	r2, [pc, #232]	; (8003fe8 <HAL_TIM_PWM_Start+0x1fc>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d018      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x148>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a39      	ldr	r2, [pc, #228]	; (8003fec <HAL_TIM_PWM_Start+0x200>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d013      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x148>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a37      	ldr	r2, [pc, #220]	; (8003ff0 <HAL_TIM_PWM_Start+0x204>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00e      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x148>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a36      	ldr	r2, [pc, #216]	; (8003ff4 <HAL_TIM_PWM_Start+0x208>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d009      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x148>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a34      	ldr	r2, [pc, #208]	; (8003ff8 <HAL_TIM_PWM_Start+0x20c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d004      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x148>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a33      	ldr	r2, [pc, #204]	; (8003ffc <HAL_TIM_PWM_Start+0x210>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d101      	bne.n	8003f38 <HAL_TIM_PWM_Start+0x14c>
 8003f34:	2301      	movs	r3, #1
 8003f36:	e000      	b.n	8003f3a <HAL_TIM_PWM_Start+0x14e>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d007      	beq.n	8003f4e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a25      	ldr	r2, [pc, #148]	; (8003fe8 <HAL_TIM_PWM_Start+0x1fc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d022      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f60:	d01d      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a26      	ldr	r2, [pc, #152]	; (8004000 <HAL_TIM_PWM_Start+0x214>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d018      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a24      	ldr	r2, [pc, #144]	; (8004004 <HAL_TIM_PWM_Start+0x218>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d013      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a23      	ldr	r2, [pc, #140]	; (8004008 <HAL_TIM_PWM_Start+0x21c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d00e      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a19      	ldr	r2, [pc, #100]	; (8003fec <HAL_TIM_PWM_Start+0x200>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d009      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a18      	ldr	r2, [pc, #96]	; (8003ff0 <HAL_TIM_PWM_Start+0x204>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x1b2>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a18      	ldr	r2, [pc, #96]	; (8003ffc <HAL_TIM_PWM_Start+0x210>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d115      	bne.n	8003fca <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	4b19      	ldr	r3, [pc, #100]	; (800400c <HAL_TIM_PWM_Start+0x220>)
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b06      	cmp	r3, #6
 8003fae:	d015      	beq.n	8003fdc <HAL_TIM_PWM_Start+0x1f0>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb6:	d011      	beq.n	8003fdc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 0201 	orr.w	r2, r2, #1
 8003fc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc8:	e008      	b.n	8003fdc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 0201 	orr.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	e000      	b.n	8003fde <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fdc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40012c00 	.word	0x40012c00
 8003fec:	40013400 	.word	0x40013400
 8003ff0:	40014000 	.word	0x40014000
 8003ff4:	40014400 	.word	0x40014400
 8003ff8:	40014800 	.word	0x40014800
 8003ffc:	40015000 	.word	0x40015000
 8004000:	40000400 	.word	0x40000400
 8004004:	40000800 	.word	0x40000800
 8004008:	40000c00 	.word	0x40000c00
 800400c:	00010007 	.word	0x00010007

08004010 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e049      	b.n	80040b6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d106      	bne.n	800403c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f841 	bl	80040be <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f000 fe42 	bl	8004cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d104      	bne.n	80040f2 <HAL_TIM_IC_Start_IT+0x1e>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	e023      	b.n	800413a <HAL_TIM_IC_Start_IT+0x66>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d104      	bne.n	8004102 <HAL_TIM_IC_Start_IT+0x2e>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	e01b      	b.n	800413a <HAL_TIM_IC_Start_IT+0x66>
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b08      	cmp	r3, #8
 8004106:	d104      	bne.n	8004112 <HAL_TIM_IC_Start_IT+0x3e>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800410e:	b2db      	uxtb	r3, r3
 8004110:	e013      	b.n	800413a <HAL_TIM_IC_Start_IT+0x66>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b0c      	cmp	r3, #12
 8004116:	d104      	bne.n	8004122 <HAL_TIM_IC_Start_IT+0x4e>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800411e:	b2db      	uxtb	r3, r3
 8004120:	e00b      	b.n	800413a <HAL_TIM_IC_Start_IT+0x66>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b10      	cmp	r3, #16
 8004126:	d104      	bne.n	8004132 <HAL_TIM_IC_Start_IT+0x5e>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800412e:	b2db      	uxtb	r3, r3
 8004130:	e003      	b.n	800413a <HAL_TIM_IC_Start_IT+0x66>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004138:	b2db      	uxtb	r3, r3
 800413a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d104      	bne.n	800414c <HAL_TIM_IC_Start_IT+0x78>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e013      	b.n	8004174 <HAL_TIM_IC_Start_IT+0xa0>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b04      	cmp	r3, #4
 8004150:	d104      	bne.n	800415c <HAL_TIM_IC_Start_IT+0x88>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e00b      	b.n	8004174 <HAL_TIM_IC_Start_IT+0xa0>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	2b08      	cmp	r3, #8
 8004160:	d104      	bne.n	800416c <HAL_TIM_IC_Start_IT+0x98>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004168:	b2db      	uxtb	r3, r3
 800416a:	e003      	b.n	8004174 <HAL_TIM_IC_Start_IT+0xa0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004172:	b2db      	uxtb	r3, r3
 8004174:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004176:	7bbb      	ldrb	r3, [r7, #14]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d102      	bne.n	8004182 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800417c:	7b7b      	ldrb	r3, [r7, #13]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d001      	beq.n	8004186 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0e2      	b.n	800434c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d104      	bne.n	8004196 <HAL_TIM_IC_Start_IT+0xc2>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004194:	e023      	b.n	80041de <HAL_TIM_IC_Start_IT+0x10a>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b04      	cmp	r3, #4
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_IC_Start_IT+0xd2>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041a4:	e01b      	b.n	80041de <HAL_TIM_IC_Start_IT+0x10a>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_IC_Start_IT+0xe2>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041b4:	e013      	b.n	80041de <HAL_TIM_IC_Start_IT+0x10a>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b0c      	cmp	r3, #12
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_IC_Start_IT+0xf2>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041c4:	e00b      	b.n	80041de <HAL_TIM_IC_Start_IT+0x10a>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b10      	cmp	r3, #16
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_IC_Start_IT+0x102>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041d4:	e003      	b.n	80041de <HAL_TIM_IC_Start_IT+0x10a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d104      	bne.n	80041ee <HAL_TIM_IC_Start_IT+0x11a>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041ec:	e013      	b.n	8004216 <HAL_TIM_IC_Start_IT+0x142>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d104      	bne.n	80041fe <HAL_TIM_IC_Start_IT+0x12a>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041fc:	e00b      	b.n	8004216 <HAL_TIM_IC_Start_IT+0x142>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b08      	cmp	r3, #8
 8004202:	d104      	bne.n	800420e <HAL_TIM_IC_Start_IT+0x13a>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800420c:	e003      	b.n	8004216 <HAL_TIM_IC_Start_IT+0x142>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b0c      	cmp	r3, #12
 800421a:	d841      	bhi.n	80042a0 <HAL_TIM_IC_Start_IT+0x1cc>
 800421c:	a201      	add	r2, pc, #4	; (adr r2, 8004224 <HAL_TIM_IC_Start_IT+0x150>)
 800421e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004222:	bf00      	nop
 8004224:	08004259 	.word	0x08004259
 8004228:	080042a1 	.word	0x080042a1
 800422c:	080042a1 	.word	0x080042a1
 8004230:	080042a1 	.word	0x080042a1
 8004234:	0800426b 	.word	0x0800426b
 8004238:	080042a1 	.word	0x080042a1
 800423c:	080042a1 	.word	0x080042a1
 8004240:	080042a1 	.word	0x080042a1
 8004244:	0800427d 	.word	0x0800427d
 8004248:	080042a1 	.word	0x080042a1
 800424c:	080042a1 	.word	0x080042a1
 8004250:	080042a1 	.word	0x080042a1
 8004254:	0800428f 	.word	0x0800428f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0202 	orr.w	r2, r2, #2
 8004266:	60da      	str	r2, [r3, #12]
      break;
 8004268:	e01d      	b.n	80042a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0204 	orr.w	r2, r2, #4
 8004278:	60da      	str	r2, [r3, #12]
      break;
 800427a:	e014      	b.n	80042a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0208 	orr.w	r2, r2, #8
 800428a:	60da      	str	r2, [r3, #12]
      break;
 800428c:	e00b      	b.n	80042a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0210 	orr.w	r2, r2, #16
 800429c:	60da      	str	r2, [r3, #12]
      break;
 800429e:	e002      	b.n	80042a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	73fb      	strb	r3, [r7, #15]
      break;
 80042a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d14e      	bne.n	800434a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2201      	movs	r2, #1
 80042b2:	6839      	ldr	r1, [r7, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f001 faa7 	bl	8005808 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a25      	ldr	r2, [pc, #148]	; (8004354 <HAL_TIM_IC_Start_IT+0x280>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d022      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042cc:	d01d      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a21      	ldr	r2, [pc, #132]	; (8004358 <HAL_TIM_IC_Start_IT+0x284>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d018      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1f      	ldr	r2, [pc, #124]	; (800435c <HAL_TIM_IC_Start_IT+0x288>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d013      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a1e      	ldr	r2, [pc, #120]	; (8004360 <HAL_TIM_IC_Start_IT+0x28c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d00e      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1c      	ldr	r2, [pc, #112]	; (8004364 <HAL_TIM_IC_Start_IT+0x290>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d009      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a1b      	ldr	r2, [pc, #108]	; (8004368 <HAL_TIM_IC_Start_IT+0x294>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d004      	beq.n	800430a <HAL_TIM_IC_Start_IT+0x236>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a19      	ldr	r2, [pc, #100]	; (800436c <HAL_TIM_IC_Start_IT+0x298>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d115      	bne.n	8004336 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	4b17      	ldr	r3, [pc, #92]	; (8004370 <HAL_TIM_IC_Start_IT+0x29c>)
 8004312:	4013      	ands	r3, r2
 8004314:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b06      	cmp	r3, #6
 800431a:	d015      	beq.n	8004348 <HAL_TIM_IC_Start_IT+0x274>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004322:	d011      	beq.n	8004348 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0201 	orr.w	r2, r2, #1
 8004332:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004334:	e008      	b.n	8004348 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0201 	orr.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	e000      	b.n	800434a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004348:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800434a:	7bfb      	ldrb	r3, [r7, #15]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	40012c00 	.word	0x40012c00
 8004358:	40000400 	.word	0x40000400
 800435c:	40000800 	.word	0x40000800
 8004360:	40000c00 	.word	0x40000c00
 8004364:	40013400 	.word	0x40013400
 8004368:	40014000 	.word	0x40014000
 800436c:	40015000 	.word	0x40015000
 8004370:	00010007 	.word	0x00010007

08004374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b02      	cmp	r3, #2
 8004388:	d122      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b02      	cmp	r3, #2
 8004396:	d11b      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0202 	mvn.w	r2, #2
 80043a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fc fdee 	bl	8000f98 <HAL_TIM_IC_CaptureCallback>
 80043bc:	e005      	b.n	80043ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 fc6c 	bl	8004c9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 fc73 	bl	8004cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d122      	bne.n	8004424 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b04      	cmp	r3, #4
 80043ea:	d11b      	bne.n	8004424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0204 	mvn.w	r2, #4
 80043f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2202      	movs	r2, #2
 80043fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fc fdc4 	bl	8000f98 <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fc42 	bl	8004c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 fc49 	bl	8004cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b08      	cmp	r3, #8
 8004430:	d122      	bne.n	8004478 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b08      	cmp	r3, #8
 800443e:	d11b      	bne.n	8004478 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0208 	mvn.w	r2, #8
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fc fd9a 	bl	8000f98 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 fc18 	bl	8004c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fc1f 	bl	8004cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0310 	and.w	r3, r3, #16
 8004482:	2b10      	cmp	r3, #16
 8004484:	d122      	bne.n	80044cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b10      	cmp	r3, #16
 8004492:	d11b      	bne.n	80044cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0210 	mvn.w	r2, #16
 800449c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2208      	movs	r2, #8
 80044a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f7fc fd70 	bl	8000f98 <HAL_TIM_IC_CaptureCallback>
 80044b8:	e005      	b.n	80044c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fbee 	bl	8004c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fbf5 	bl	8004cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d10e      	bne.n	80044f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d107      	bne.n	80044f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0201 	mvn.w	r2, #1
 80044f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fbc8 	bl	8004c88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004502:	2b80      	cmp	r3, #128	; 0x80
 8004504:	d10e      	bne.n	8004524 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004510:	2b80      	cmp	r3, #128	; 0x80
 8004512:	d107      	bne.n	8004524 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800451c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f001 faea 	bl	8005af8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004532:	d10e      	bne.n	8004552 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453e:	2b80      	cmp	r3, #128	; 0x80
 8004540:	d107      	bne.n	8004552 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800454a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f001 fadd 	bl	8005b0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455c:	2b40      	cmp	r3, #64	; 0x40
 800455e:	d10e      	bne.n	800457e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456a:	2b40      	cmp	r3, #64	; 0x40
 800456c:	d107      	bne.n	800457e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fba3 	bl	8004cc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f003 0320 	and.w	r3, r3, #32
 8004588:	2b20      	cmp	r3, #32
 800458a:	d10e      	bne.n	80045aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	f003 0320 	and.w	r3, r3, #32
 8004596:	2b20      	cmp	r3, #32
 8004598:	d107      	bne.n	80045aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f06f 0220 	mvn.w	r2, #32
 80045a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f001 fa9d 	bl	8005ae4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045b8:	d10f      	bne.n	80045da <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045c8:	d107      	bne.n	80045da <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80045d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f001 faa3 	bl	8005b20 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045e8:	d10f      	bne.n	800460a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045f8:	d107      	bne.n	800460a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f001 fa95 	bl	8005b34 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004614:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004618:	d10f      	bne.n	800463a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004624:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004628:	d107      	bne.n	800463a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f001 fa87 	bl	8005b48 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004644:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004648:	d10f      	bne.n	800466a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004654:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004658:	d107      	bne.n	800466a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f001 fa79 	bl	8005b5c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b086      	sub	sp, #24
 8004676:	af00      	add	r7, sp, #0
 8004678:	60f8      	str	r0, [r7, #12]
 800467a:	60b9      	str	r1, [r7, #8]
 800467c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_TIM_IC_ConfigChannel+0x1e>
 800468c:	2302      	movs	r3, #2
 800468e:	e088      	b.n	80047a2 <HAL_TIM_IC_ConfigChannel+0x130>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d11b      	bne.n	80046d6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6818      	ldr	r0, [r3, #0]
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	6819      	ldr	r1, [r3, #0]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f000 fee5 	bl	800547c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	699a      	ldr	r2, [r3, #24]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 020c 	bic.w	r2, r2, #12
 80046c0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6999      	ldr	r1, [r3, #24]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	619a      	str	r2, [r3, #24]
 80046d4:	e060      	b.n	8004798 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d11c      	bne.n	8004716 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	6819      	ldr	r1, [r3, #0]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f000 ff69 	bl	80055c2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	699a      	ldr	r2, [r3, #24]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80046fe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6999      	ldr	r1, [r3, #24]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	021a      	lsls	r2, r3, #8
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	619a      	str	r2, [r3, #24]
 8004714:	e040      	b.n	8004798 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b08      	cmp	r3, #8
 800471a:	d11b      	bne.n	8004754 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6818      	ldr	r0, [r3, #0]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f000 ffb6 	bl	800569c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	69da      	ldr	r2, [r3, #28]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 020c 	bic.w	r2, r2, #12
 800473e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	69d9      	ldr	r1, [r3, #28]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	61da      	str	r2, [r3, #28]
 8004752:	e021      	b.n	8004798 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b0c      	cmp	r3, #12
 8004758:	d11c      	bne.n	8004794 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	6819      	ldr	r1, [r3, #0]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f000 ffd3 	bl	8005714 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	69da      	ldr	r2, [r3, #28]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800477c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69d9      	ldr	r1, [r3, #28]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	021a      	lsls	r2, r3, #8
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	61da      	str	r2, [r3, #28]
 8004792:	e001      	b.n	8004798 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e0ff      	b.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b14      	cmp	r3, #20
 80047d6:	f200 80f0 	bhi.w	80049ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80047da:	a201      	add	r2, pc, #4	; (adr r2, 80047e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e0:	08004835 	.word	0x08004835
 80047e4:	080049bb 	.word	0x080049bb
 80047e8:	080049bb 	.word	0x080049bb
 80047ec:	080049bb 	.word	0x080049bb
 80047f0:	08004875 	.word	0x08004875
 80047f4:	080049bb 	.word	0x080049bb
 80047f8:	080049bb 	.word	0x080049bb
 80047fc:	080049bb 	.word	0x080049bb
 8004800:	080048b7 	.word	0x080048b7
 8004804:	080049bb 	.word	0x080049bb
 8004808:	080049bb 	.word	0x080049bb
 800480c:	080049bb 	.word	0x080049bb
 8004810:	080048f7 	.word	0x080048f7
 8004814:	080049bb 	.word	0x080049bb
 8004818:	080049bb 	.word	0x080049bb
 800481c:	080049bb 	.word	0x080049bb
 8004820:	08004939 	.word	0x08004939
 8004824:	080049bb 	.word	0x080049bb
 8004828:	080049bb 	.word	0x080049bb
 800482c:	080049bb 	.word	0x080049bb
 8004830:	08004979 	.word	0x08004979
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	4618      	mov	r0, r3
 800483c:	f000 faf4 	bl	8004e28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0208 	orr.w	r2, r2, #8
 800484e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699a      	ldr	r2, [r3, #24]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0204 	bic.w	r2, r2, #4
 800485e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6999      	ldr	r1, [r3, #24]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	691a      	ldr	r2, [r3, #16]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	619a      	str	r2, [r3, #24]
      break;
 8004872:	e0a5      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68b9      	ldr	r1, [r7, #8]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fb6e 	bl	8004f5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800488e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699a      	ldr	r2, [r3, #24]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6999      	ldr	r1, [r3, #24]
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	021a      	lsls	r2, r3, #8
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	619a      	str	r2, [r3, #24]
      break;
 80048b4:	e084      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fbe1 	bl	8005084 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0208 	orr.w	r2, r2, #8
 80048d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69da      	ldr	r2, [r3, #28]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0204 	bic.w	r2, r2, #4
 80048e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69d9      	ldr	r1, [r3, #28]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	691a      	ldr	r2, [r3, #16]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	61da      	str	r2, [r3, #28]
      break;
 80048f4:	e064      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fc53 	bl	80051a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69da      	ldr	r2, [r3, #28]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	69d9      	ldr	r1, [r3, #28]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	021a      	lsls	r2, r3, #8
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	61da      	str	r2, [r3, #28]
      break;
 8004936:	e043      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	4618      	mov	r0, r3
 8004940:	f000 fcc6 	bl	80052d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0208 	orr.w	r2, r2, #8
 8004952:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f022 0204 	bic.w	r2, r2, #4
 8004962:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004976:	e023      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68b9      	ldr	r1, [r7, #8]
 800497e:	4618      	mov	r0, r3
 8004980:	f000 fd10 	bl	80053a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004992:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049a2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	021a      	lsls	r2, r3, #8
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80049b8:	e002      	b.n	80049c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	75fb      	strb	r3, [r7, #23]
      break;
 80049be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop

080049d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d101      	bne.n	80049f0 <HAL_TIM_ConfigClockSource+0x1c>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e0f6      	b.n	8004bde <HAL_TIM_ConfigClockSource+0x20a>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004a0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a6f      	ldr	r2, [pc, #444]	; (8004be8 <HAL_TIM_ConfigClockSource+0x214>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	f000 80c1 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a30:	4a6d      	ldr	r2, [pc, #436]	; (8004be8 <HAL_TIM_ConfigClockSource+0x214>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	f200 80c6 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a38:	4a6c      	ldr	r2, [pc, #432]	; (8004bec <HAL_TIM_ConfigClockSource+0x218>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	f000 80b9 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a40:	4a6a      	ldr	r2, [pc, #424]	; (8004bec <HAL_TIM_ConfigClockSource+0x218>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	f200 80be 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a48:	4a69      	ldr	r2, [pc, #420]	; (8004bf0 <HAL_TIM_ConfigClockSource+0x21c>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	f000 80b1 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a50:	4a67      	ldr	r2, [pc, #412]	; (8004bf0 <HAL_TIM_ConfigClockSource+0x21c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	f200 80b6 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a58:	4a66      	ldr	r2, [pc, #408]	; (8004bf4 <HAL_TIM_ConfigClockSource+0x220>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	f000 80a9 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a60:	4a64      	ldr	r2, [pc, #400]	; (8004bf4 <HAL_TIM_ConfigClockSource+0x220>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	f200 80ae 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a68:	4a63      	ldr	r2, [pc, #396]	; (8004bf8 <HAL_TIM_ConfigClockSource+0x224>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	f000 80a1 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a70:	4a61      	ldr	r2, [pc, #388]	; (8004bf8 <HAL_TIM_ConfigClockSource+0x224>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	f200 80a6 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a78:	4a60      	ldr	r2, [pc, #384]	; (8004bfc <HAL_TIM_ConfigClockSource+0x228>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	f000 8099 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a80:	4a5e      	ldr	r2, [pc, #376]	; (8004bfc <HAL_TIM_ConfigClockSource+0x228>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	f200 809e 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004a8c:	f000 8091 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004a90:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004a94:	f200 8096 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a9c:	f000 8089 	beq.w	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004aa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aa4:	f200 808e 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aac:	d03e      	beq.n	8004b2c <HAL_TIM_ConfigClockSource+0x158>
 8004aae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ab2:	f200 8087 	bhi.w	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aba:	f000 8086 	beq.w	8004bca <HAL_TIM_ConfigClockSource+0x1f6>
 8004abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ac2:	d87f      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ac4:	2b70      	cmp	r3, #112	; 0x70
 8004ac6:	d01a      	beq.n	8004afe <HAL_TIM_ConfigClockSource+0x12a>
 8004ac8:	2b70      	cmp	r3, #112	; 0x70
 8004aca:	d87b      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004acc:	2b60      	cmp	r3, #96	; 0x60
 8004ace:	d050      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x19e>
 8004ad0:	2b60      	cmp	r3, #96	; 0x60
 8004ad2:	d877      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ad4:	2b50      	cmp	r3, #80	; 0x50
 8004ad6:	d03c      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0x17e>
 8004ad8:	2b50      	cmp	r3, #80	; 0x50
 8004ada:	d873      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	d058      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x1be>
 8004ae0:	2b40      	cmp	r3, #64	; 0x40
 8004ae2:	d86f      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ae4:	2b30      	cmp	r3, #48	; 0x30
 8004ae6:	d064      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004ae8:	2b30      	cmp	r3, #48	; 0x30
 8004aea:	d86b      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d060      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004af0:	2b20      	cmp	r3, #32
 8004af2:	d867      	bhi.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d05c      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004af8:	2b10      	cmp	r3, #16
 8004afa:	d05a      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8004afc:	e062      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6899      	ldr	r1, [r3, #8]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f000 fe5b 	bl	80057c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	609a      	str	r2, [r3, #8]
      break;
 8004b2a:	e04f      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6818      	ldr	r0, [r3, #0]
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	6899      	ldr	r1, [r3, #8]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	f000 fe44 	bl	80057c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b4e:	609a      	str	r2, [r3, #8]
      break;
 8004b50:	e03c      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6818      	ldr	r0, [r3, #0]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	6859      	ldr	r1, [r3, #4]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f000 fd00 	bl	8005564 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2150      	movs	r1, #80	; 0x50
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fe0f 	bl	800578e <TIM_ITRx_SetConfig>
      break;
 8004b70:	e02c      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6859      	ldr	r1, [r3, #4]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f000 fd5c 	bl	800563c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2160      	movs	r1, #96	; 0x60
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 fdff 	bl	800578e <TIM_ITRx_SetConfig>
      break;
 8004b90:	e01c      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	6859      	ldr	r1, [r3, #4]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f000 fce0 	bl	8005564 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2140      	movs	r1, #64	; 0x40
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fdef 	bl	800578e <TIM_ITRx_SetConfig>
      break;
 8004bb0:	e00c      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4619      	mov	r1, r3
 8004bbc:	4610      	mov	r0, r2
 8004bbe:	f000 fde6 	bl	800578e <TIM_ITRx_SetConfig>
      break;
 8004bc2:	e003      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bc8:	e000      	b.n	8004bcc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004bca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	00100070 	.word	0x00100070
 8004bec:	00100060 	.word	0x00100060
 8004bf0:	00100050 	.word	0x00100050
 8004bf4:	00100040 	.word	0x00100040
 8004bf8:	00100030 	.word	0x00100030
 8004bfc:	00100020 	.word	0x00100020

08004c00 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	d831      	bhi.n	8004c78 <HAL_TIM_ReadCapturedValue+0x78>
 8004c14:	a201      	add	r2, pc, #4	; (adr r2, 8004c1c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1a:	bf00      	nop
 8004c1c:	08004c51 	.word	0x08004c51
 8004c20:	08004c79 	.word	0x08004c79
 8004c24:	08004c79 	.word	0x08004c79
 8004c28:	08004c79 	.word	0x08004c79
 8004c2c:	08004c5b 	.word	0x08004c5b
 8004c30:	08004c79 	.word	0x08004c79
 8004c34:	08004c79 	.word	0x08004c79
 8004c38:	08004c79 	.word	0x08004c79
 8004c3c:	08004c65 	.word	0x08004c65
 8004c40:	08004c79 	.word	0x08004c79
 8004c44:	08004c79 	.word	0x08004c79
 8004c48:	08004c79 	.word	0x08004c79
 8004c4c:	08004c6f 	.word	0x08004c6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c56:	60fb      	str	r3, [r7, #12]

      break;
 8004c58:	e00f      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c60:	60fb      	str	r3, [r7, #12]

      break;
 8004c62:	e00a      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c6a:	60fb      	str	r3, [r7, #12]

      break;
 8004c6c:	e005      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	60fb      	str	r3, [r7, #12]

      break;
 8004c76:	e000      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004c78:	bf00      	nop
  }

  return tmpreg;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a46      	ldr	r2, [pc, #280]	; (8004e04 <TIM_Base_SetConfig+0x12c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d017      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf6:	d013      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a43      	ldr	r2, [pc, #268]	; (8004e08 <TIM_Base_SetConfig+0x130>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00f      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a42      	ldr	r2, [pc, #264]	; (8004e0c <TIM_Base_SetConfig+0x134>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00b      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a41      	ldr	r2, [pc, #260]	; (8004e10 <TIM_Base_SetConfig+0x138>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d007      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a40      	ldr	r2, [pc, #256]	; (8004e14 <TIM_Base_SetConfig+0x13c>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d003      	beq.n	8004d20 <TIM_Base_SetConfig+0x48>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a3f      	ldr	r2, [pc, #252]	; (8004e18 <TIM_Base_SetConfig+0x140>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d108      	bne.n	8004d32 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a33      	ldr	r2, [pc, #204]	; (8004e04 <TIM_Base_SetConfig+0x12c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d023      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d40:	d01f      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a30      	ldr	r2, [pc, #192]	; (8004e08 <TIM_Base_SetConfig+0x130>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d01b      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a2f      	ldr	r2, [pc, #188]	; (8004e0c <TIM_Base_SetConfig+0x134>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d017      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a2e      	ldr	r2, [pc, #184]	; (8004e10 <TIM_Base_SetConfig+0x138>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a2d      	ldr	r2, [pc, #180]	; (8004e14 <TIM_Base_SetConfig+0x13c>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00f      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a2d      	ldr	r2, [pc, #180]	; (8004e1c <TIM_Base_SetConfig+0x144>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00b      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a2c      	ldr	r2, [pc, #176]	; (8004e20 <TIM_Base_SetConfig+0x148>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d007      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a2b      	ldr	r2, [pc, #172]	; (8004e24 <TIM_Base_SetConfig+0x14c>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d003      	beq.n	8004d82 <TIM_Base_SetConfig+0xaa>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a26      	ldr	r2, [pc, #152]	; (8004e18 <TIM_Base_SetConfig+0x140>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d108      	bne.n	8004d94 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a12      	ldr	r2, [pc, #72]	; (8004e04 <TIM_Base_SetConfig+0x12c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <TIM_Base_SetConfig+0x110>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a14      	ldr	r2, [pc, #80]	; (8004e14 <TIM_Base_SetConfig+0x13c>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00f      	beq.n	8004de8 <TIM_Base_SetConfig+0x110>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a14      	ldr	r2, [pc, #80]	; (8004e1c <TIM_Base_SetConfig+0x144>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00b      	beq.n	8004de8 <TIM_Base_SetConfig+0x110>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a13      	ldr	r2, [pc, #76]	; (8004e20 <TIM_Base_SetConfig+0x148>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <TIM_Base_SetConfig+0x110>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a12      	ldr	r2, [pc, #72]	; (8004e24 <TIM_Base_SetConfig+0x14c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_Base_SetConfig+0x110>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a0d      	ldr	r2, [pc, #52]	; (8004e18 <TIM_Base_SetConfig+0x140>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d103      	bne.n	8004df0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	691a      	ldr	r2, [r3, #16]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	615a      	str	r2, [r3, #20]
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40012c00 	.word	0x40012c00
 8004e08:	40000400 	.word	0x40000400
 8004e0c:	40000800 	.word	0x40000800
 8004e10:	40000c00 	.word	0x40000c00
 8004e14:	40013400 	.word	0x40013400
 8004e18:	40015000 	.word	0x40015000
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40014400 	.word	0x40014400
 8004e24:	40014800 	.word	0x40014800

08004e28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	f023 0201 	bic.w	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0303 	bic.w	r3, r3, #3
 8004e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f023 0302 	bic.w	r3, r3, #2
 8004e74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a30      	ldr	r2, [pc, #192]	; (8004f44 <TIM_OC1_SetConfig+0x11c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d013      	beq.n	8004eb0 <TIM_OC1_SetConfig+0x88>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a2f      	ldr	r2, [pc, #188]	; (8004f48 <TIM_OC1_SetConfig+0x120>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00f      	beq.n	8004eb0 <TIM_OC1_SetConfig+0x88>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a2e      	ldr	r2, [pc, #184]	; (8004f4c <TIM_OC1_SetConfig+0x124>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00b      	beq.n	8004eb0 <TIM_OC1_SetConfig+0x88>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a2d      	ldr	r2, [pc, #180]	; (8004f50 <TIM_OC1_SetConfig+0x128>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d007      	beq.n	8004eb0 <TIM_OC1_SetConfig+0x88>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a2c      	ldr	r2, [pc, #176]	; (8004f54 <TIM_OC1_SetConfig+0x12c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d003      	beq.n	8004eb0 <TIM_OC1_SetConfig+0x88>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a2b      	ldr	r2, [pc, #172]	; (8004f58 <TIM_OC1_SetConfig+0x130>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d10c      	bne.n	8004eca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f023 0308 	bic.w	r3, r3, #8
 8004eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f023 0304 	bic.w	r3, r3, #4
 8004ec8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a1d      	ldr	r2, [pc, #116]	; (8004f44 <TIM_OC1_SetConfig+0x11c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d013      	beq.n	8004efa <TIM_OC1_SetConfig+0xd2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a1c      	ldr	r2, [pc, #112]	; (8004f48 <TIM_OC1_SetConfig+0x120>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00f      	beq.n	8004efa <TIM_OC1_SetConfig+0xd2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a1b      	ldr	r2, [pc, #108]	; (8004f4c <TIM_OC1_SetConfig+0x124>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d00b      	beq.n	8004efa <TIM_OC1_SetConfig+0xd2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a1a      	ldr	r2, [pc, #104]	; (8004f50 <TIM_OC1_SetConfig+0x128>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d007      	beq.n	8004efa <TIM_OC1_SetConfig+0xd2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a19      	ldr	r2, [pc, #100]	; (8004f54 <TIM_OC1_SetConfig+0x12c>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d003      	beq.n	8004efa <TIM_OC1_SetConfig+0xd2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a18      	ldr	r2, [pc, #96]	; (8004f58 <TIM_OC1_SetConfig+0x130>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d111      	bne.n	8004f1e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	621a      	str	r2, [r3, #32]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40012c00 	.word	0x40012c00
 8004f48:	40013400 	.word	0x40013400
 8004f4c:	40014000 	.word	0x40014000
 8004f50:	40014400 	.word	0x40014400
 8004f54:	40014800 	.word	0x40014800
 8004f58:	40015000 	.word	0x40015000

08004f5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	f023 0210 	bic.w	r2, r3, #16
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	021b      	lsls	r3, r3, #8
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f023 0320 	bic.w	r3, r3, #32
 8004faa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a2c      	ldr	r2, [pc, #176]	; (800506c <TIM_OC2_SetConfig+0x110>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d007      	beq.n	8004fd0 <TIM_OC2_SetConfig+0x74>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a2b      	ldr	r2, [pc, #172]	; (8005070 <TIM_OC2_SetConfig+0x114>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d003      	beq.n	8004fd0 <TIM_OC2_SetConfig+0x74>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a2a      	ldr	r2, [pc, #168]	; (8005074 <TIM_OC2_SetConfig+0x118>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d10d      	bne.n	8004fec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a1f      	ldr	r2, [pc, #124]	; (800506c <TIM_OC2_SetConfig+0x110>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d013      	beq.n	800501c <TIM_OC2_SetConfig+0xc0>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a1e      	ldr	r2, [pc, #120]	; (8005070 <TIM_OC2_SetConfig+0x114>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00f      	beq.n	800501c <TIM_OC2_SetConfig+0xc0>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	; (8005078 <TIM_OC2_SetConfig+0x11c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00b      	beq.n	800501c <TIM_OC2_SetConfig+0xc0>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a1d      	ldr	r2, [pc, #116]	; (800507c <TIM_OC2_SetConfig+0x120>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <TIM_OC2_SetConfig+0xc0>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a1c      	ldr	r2, [pc, #112]	; (8005080 <TIM_OC2_SetConfig+0x124>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_OC2_SetConfig+0xc0>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a17      	ldr	r2, [pc, #92]	; (8005074 <TIM_OC2_SetConfig+0x118>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d113      	bne.n	8005044 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005022:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800502a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	695b      	ldr	r3, [r3, #20]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4313      	orrs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	621a      	str	r2, [r3, #32]
}
 800505e:	bf00      	nop
 8005060:	371c      	adds	r7, #28
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40012c00 	.word	0x40012c00
 8005070:	40013400 	.word	0x40013400
 8005074:	40015000 	.word	0x40015000
 8005078:	40014000 	.word	0x40014000
 800507c:	40014400 	.word	0x40014400
 8005080:	40014800 	.word	0x40014800

08005084 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0303 	bic.w	r3, r3, #3
 80050be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	021b      	lsls	r3, r3, #8
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	4313      	orrs	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a2b      	ldr	r2, [pc, #172]	; (8005190 <TIM_OC3_SetConfig+0x10c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <TIM_OC3_SetConfig+0x72>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2a      	ldr	r2, [pc, #168]	; (8005194 <TIM_OC3_SetConfig+0x110>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d003      	beq.n	80050f6 <TIM_OC3_SetConfig+0x72>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a29      	ldr	r2, [pc, #164]	; (8005198 <TIM_OC3_SetConfig+0x114>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d10d      	bne.n	8005112 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	021b      	lsls	r3, r3, #8
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a1e      	ldr	r2, [pc, #120]	; (8005190 <TIM_OC3_SetConfig+0x10c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d013      	beq.n	8005142 <TIM_OC3_SetConfig+0xbe>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <TIM_OC3_SetConfig+0x110>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00f      	beq.n	8005142 <TIM_OC3_SetConfig+0xbe>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a1d      	ldr	r2, [pc, #116]	; (800519c <TIM_OC3_SetConfig+0x118>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d00b      	beq.n	8005142 <TIM_OC3_SetConfig+0xbe>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a1c      	ldr	r2, [pc, #112]	; (80051a0 <TIM_OC3_SetConfig+0x11c>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d007      	beq.n	8005142 <TIM_OC3_SetConfig+0xbe>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a1b      	ldr	r2, [pc, #108]	; (80051a4 <TIM_OC3_SetConfig+0x120>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d003      	beq.n	8005142 <TIM_OC3_SetConfig+0xbe>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a16      	ldr	r2, [pc, #88]	; (8005198 <TIM_OC3_SetConfig+0x114>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d113      	bne.n	800516a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	621a      	str	r2, [r3, #32]
}
 8005184:	bf00      	nop
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	40012c00 	.word	0x40012c00
 8005194:	40013400 	.word	0x40013400
 8005198:	40015000 	.word	0x40015000
 800519c:	40014000 	.word	0x40014000
 80051a0:	40014400 	.word	0x40014400
 80051a4:	40014800 	.word	0x40014800

080051a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a1b      	ldr	r3, [r3, #32]
 80051b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	021b      	lsls	r3, r3, #8
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	031b      	lsls	r3, r3, #12
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	4313      	orrs	r3, r2
 8005202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a2c      	ldr	r2, [pc, #176]	; (80052b8 <TIM_OC4_SetConfig+0x110>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d007      	beq.n	800521c <TIM_OC4_SetConfig+0x74>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a2b      	ldr	r2, [pc, #172]	; (80052bc <TIM_OC4_SetConfig+0x114>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d003      	beq.n	800521c <TIM_OC4_SetConfig+0x74>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a2a      	ldr	r2, [pc, #168]	; (80052c0 <TIM_OC4_SetConfig+0x118>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d10d      	bne.n	8005238 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005222:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	031b      	lsls	r3, r3, #12
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	4313      	orrs	r3, r2
 800522e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005236:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a1f      	ldr	r2, [pc, #124]	; (80052b8 <TIM_OC4_SetConfig+0x110>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d013      	beq.n	8005268 <TIM_OC4_SetConfig+0xc0>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a1e      	ldr	r2, [pc, #120]	; (80052bc <TIM_OC4_SetConfig+0x114>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d00f      	beq.n	8005268 <TIM_OC4_SetConfig+0xc0>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a1e      	ldr	r2, [pc, #120]	; (80052c4 <TIM_OC4_SetConfig+0x11c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d00b      	beq.n	8005268 <TIM_OC4_SetConfig+0xc0>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a1d      	ldr	r2, [pc, #116]	; (80052c8 <TIM_OC4_SetConfig+0x120>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d007      	beq.n	8005268 <TIM_OC4_SetConfig+0xc0>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a1c      	ldr	r2, [pc, #112]	; (80052cc <TIM_OC4_SetConfig+0x124>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d003      	beq.n	8005268 <TIM_OC4_SetConfig+0xc0>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a17      	ldr	r2, [pc, #92]	; (80052c0 <TIM_OC4_SetConfig+0x118>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d113      	bne.n	8005290 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800526e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005276:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	019b      	lsls	r3, r3, #6
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	019b      	lsls	r3, r3, #6
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	4313      	orrs	r3, r2
 800528e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	621a      	str	r2, [r3, #32]
}
 80052aa:	bf00      	nop
 80052ac:	371c      	adds	r7, #28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	40012c00 	.word	0x40012c00
 80052bc:	40013400 	.word	0x40013400
 80052c0:	40015000 	.word	0x40015000
 80052c4:	40014000 	.word	0x40014000
 80052c8:	40014400 	.word	0x40014400
 80052cc:	40014800 	.word	0x40014800

080052d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	4313      	orrs	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005314:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	041b      	lsls	r3, r3, #16
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	4313      	orrs	r3, r2
 8005320:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a19      	ldr	r2, [pc, #100]	; (800538c <TIM_OC5_SetConfig+0xbc>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d013      	beq.n	8005352 <TIM_OC5_SetConfig+0x82>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a18      	ldr	r2, [pc, #96]	; (8005390 <TIM_OC5_SetConfig+0xc0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d00f      	beq.n	8005352 <TIM_OC5_SetConfig+0x82>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a17      	ldr	r2, [pc, #92]	; (8005394 <TIM_OC5_SetConfig+0xc4>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00b      	beq.n	8005352 <TIM_OC5_SetConfig+0x82>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a16      	ldr	r2, [pc, #88]	; (8005398 <TIM_OC5_SetConfig+0xc8>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d007      	beq.n	8005352 <TIM_OC5_SetConfig+0x82>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a15      	ldr	r2, [pc, #84]	; (800539c <TIM_OC5_SetConfig+0xcc>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d003      	beq.n	8005352 <TIM_OC5_SetConfig+0x82>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a14      	ldr	r2, [pc, #80]	; (80053a0 <TIM_OC5_SetConfig+0xd0>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d109      	bne.n	8005366 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005358:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	021b      	lsls	r3, r3, #8
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	621a      	str	r2, [r3, #32]
}
 8005380:	bf00      	nop
 8005382:	371c      	adds	r7, #28
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	40012c00 	.word	0x40012c00
 8005390:	40013400 	.word	0x40013400
 8005394:	40014000 	.word	0x40014000
 8005398:	40014400 	.word	0x40014400
 800539c:	40014800 	.word	0x40014800
 80053a0:	40015000 	.word	0x40015000

080053a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	021b      	lsls	r3, r3, #8
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	051b      	lsls	r3, r3, #20
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <TIM_OC6_SetConfig+0xc0>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d013      	beq.n	8005428 <TIM_OC6_SetConfig+0x84>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a19      	ldr	r2, [pc, #100]	; (8005468 <TIM_OC6_SetConfig+0xc4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d00f      	beq.n	8005428 <TIM_OC6_SetConfig+0x84>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a18      	ldr	r2, [pc, #96]	; (800546c <TIM_OC6_SetConfig+0xc8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d00b      	beq.n	8005428 <TIM_OC6_SetConfig+0x84>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a17      	ldr	r2, [pc, #92]	; (8005470 <TIM_OC6_SetConfig+0xcc>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d007      	beq.n	8005428 <TIM_OC6_SetConfig+0x84>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a16      	ldr	r2, [pc, #88]	; (8005474 <TIM_OC6_SetConfig+0xd0>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d003      	beq.n	8005428 <TIM_OC6_SetConfig+0x84>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a15      	ldr	r2, [pc, #84]	; (8005478 <TIM_OC6_SetConfig+0xd4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d109      	bne.n	800543c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800542e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	029b      	lsls	r3, r3, #10
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	621a      	str	r2, [r3, #32]
}
 8005456:	bf00      	nop
 8005458:	371c      	adds	r7, #28
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40012c00 	.word	0x40012c00
 8005468:	40013400 	.word	0x40013400
 800546c:	40014000 	.word	0x40014000
 8005470:	40014400 	.word	0x40014400
 8005474:	40014800 	.word	0x40014800
 8005478:	40015000 	.word	0x40015000

0800547c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	f023 0201 	bic.w	r2, r3, #1
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	4a28      	ldr	r2, [pc, #160]	; (8005548 <TIM_TI1_SetConfig+0xcc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d01b      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b0:	d017      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4a25      	ldr	r2, [pc, #148]	; (800554c <TIM_TI1_SetConfig+0xd0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d013      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a24      	ldr	r2, [pc, #144]	; (8005550 <TIM_TI1_SetConfig+0xd4>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00f      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4a23      	ldr	r2, [pc, #140]	; (8005554 <TIM_TI1_SetConfig+0xd8>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d00b      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4a22      	ldr	r2, [pc, #136]	; (8005558 <TIM_TI1_SetConfig+0xdc>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d007      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4a21      	ldr	r2, [pc, #132]	; (800555c <TIM_TI1_SetConfig+0xe0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d003      	beq.n	80054e2 <TIM_TI1_SetConfig+0x66>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4a20      	ldr	r2, [pc, #128]	; (8005560 <TIM_TI1_SetConfig+0xe4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d101      	bne.n	80054e6 <TIM_TI1_SetConfig+0x6a>
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <TIM_TI1_SetConfig+0x6c>
 80054e6:	2300      	movs	r3, #0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	f023 0303 	bic.w	r3, r3, #3
 80054f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]
 80054fc:	e003      	b.n	8005506 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f043 0301 	orr.w	r3, r3, #1
 8005504:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800550c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	b2db      	uxtb	r3, r3
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	4313      	orrs	r3, r2
 8005518:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f023 030a 	bic.w	r3, r3, #10
 8005520:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f003 030a 	and.w	r3, r3, #10
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	621a      	str	r2, [r3, #32]
}
 800553a:	bf00      	nop
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40000400 	.word	0x40000400
 8005550:	40000800 	.word	0x40000800
 8005554:	40000c00 	.word	0x40000c00
 8005558:	40013400 	.word	0x40013400
 800555c:	40014000 	.word	0x40014000
 8005560:	40015000 	.word	0x40015000

08005564 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005564:	b480      	push	{r7}
 8005566:	b087      	sub	sp, #28
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	f023 0201 	bic.w	r2, r3, #1
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800558e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	4313      	orrs	r3, r2
 8005598:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f023 030a 	bic.w	r3, r3, #10
 80055a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b087      	sub	sp, #28
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
 80055ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f023 0210 	bic.w	r2, r3, #16
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	021b      	lsls	r3, r3, #8
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005600:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	031b      	lsls	r3, r3, #12
 8005606:	b29b      	uxth	r3, r3
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005614:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	621a      	str	r2, [r3, #32]
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	f023 0210 	bic.w	r2, r3, #16
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005666:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	031b      	lsls	r3, r3, #12
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	4313      	orrs	r3, r2
 8005670:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005678:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	011b      	lsls	r3, r3, #4
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	621a      	str	r2, [r3, #32]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f023 0303 	bic.w	r3, r3, #3
 80056c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80056ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	621a      	str	r2, [r3, #32]
}
 8005708:	bf00      	nop
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005740:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	4313      	orrs	r3, r2
 800574a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005752:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	031b      	lsls	r3, r3, #12
 8005758:	b29b      	uxth	r3, r3
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	4313      	orrs	r3, r2
 800575e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005766:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	031b      	lsls	r3, r3, #12
 800576c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	4313      	orrs	r3, r2
 8005774:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	621a      	str	r2, [r3, #32]
}
 8005782:	bf00      	nop
 8005784:	371c      	adds	r7, #28
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800578e:	b480      	push	{r7}
 8005790:	b085      	sub	sp, #20
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
 8005796:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80057a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f043 0307 	orr.w	r3, r3, #7
 80057b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	609a      	str	r2, [r3, #8]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b087      	sub	sp, #28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	021a      	lsls	r2, r3, #8
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	431a      	orrs	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	609a      	str	r2, [r3, #8]
}
 80057fc:	bf00      	nop
 80057fe:	371c      	adds	r7, #28
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 031f 	and.w	r3, r3, #31
 800581a:	2201      	movs	r2, #1
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a1a      	ldr	r2, [r3, #32]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	43db      	mvns	r3, r3
 800582a:	401a      	ands	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a1a      	ldr	r2, [r3, #32]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f003 031f 	and.w	r3, r3, #31
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	fa01 f303 	lsl.w	r3, r1, r3
 8005840:	431a      	orrs	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	621a      	str	r2, [r3, #32]
}
 8005846:	bf00      	nop
 8005848:	371c      	adds	r7, #28
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
	...

08005854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005868:	2302      	movs	r3, #2
 800586a:	e074      	b.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a34      	ldr	r2, [pc, #208]	; (8005964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d009      	beq.n	80058aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a33      	ldr	r2, [pc, #204]	; (8005968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d004      	beq.n	80058aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a31      	ldr	r2, [pc, #196]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d108      	bne.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80058b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80058c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a21      	ldr	r2, [pc, #132]	; (8005964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d022      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ec:	d01d      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a1f      	ldr	r2, [pc, #124]	; (8005970 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d018      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a1d      	ldr	r2, [pc, #116]	; (8005974 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d013      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a1c      	ldr	r2, [pc, #112]	; (8005978 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d00e      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a15      	ldr	r2, [pc, #84]	; (8005968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d009      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a18      	ldr	r2, [pc, #96]	; (800597c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d004      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a11      	ldr	r2, [pc, #68]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d10c      	bne.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005930:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	4313      	orrs	r3, r2
 800593a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40012c00 	.word	0x40012c00
 8005968:	40013400 	.word	0x40013400
 800596c:	40015000 	.word	0x40015000
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40000c00 	.word	0x40000c00
 800597c:	40014000 	.word	0x40014000

08005980 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800598a:	2300      	movs	r3, #0
 800598c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005994:	2b01      	cmp	r3, #1
 8005996:	d101      	bne.n	800599c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005998:	2302      	movs	r3, #2
 800599a:	e096      	b.n	8005aca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	4313      	orrs	r3, r2
 80059be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	041b      	lsls	r3, r3, #16
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a2f      	ldr	r2, [pc, #188]	; (8005ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d009      	beq.n	8005a34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a2d      	ldr	r2, [pc, #180]	; (8005adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d004      	beq.n	8005a34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a2c      	ldr	r2, [pc, #176]	; (8005ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d106      	bne.n	8005a42 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a24      	ldr	r2, [pc, #144]	; (8005ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d009      	beq.n	8005a60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a22      	ldr	r2, [pc, #136]	; (8005adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d004      	beq.n	8005a60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a21      	ldr	r2, [pc, #132]	; (8005ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d12b      	bne.n	8005ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6a:	051b      	lsls	r3, r3, #20
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a11      	ldr	r2, [pc, #68]	; (8005ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d009      	beq.n	8005aaa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a10      	ldr	r2, [pc, #64]	; (8005adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d004      	beq.n	8005aaa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a0e      	ldr	r2, [pc, #56]	; (8005ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d106      	bne.n	8005ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3714      	adds	r7, #20
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40013400 	.word	0x40013400
 8005ae0:	40015000 	.word	0x40015000

08005ae4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e042      	b.n	8005c08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d106      	bne.n	8005b9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f7fc fa2b 	bl	8001ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2224      	movs	r2, #36	; 0x24
 8005b9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0201 	bic.w	r2, r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f8c2 	bl	8005d3c <UART_SetConfig>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e022      	b.n	8005c08 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d002      	beq.n	8005bd0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fbb2 	bl	8006334 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689a      	ldr	r2, [r3, #8]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f042 0201 	orr.w	r2, r2, #1
 8005bfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 fc39 	bl	8006478 <UART_CheckIdleState>
 8005c06:	4603      	mov	r3, r0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3708      	adds	r7, #8
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	; 0x28
 8005c14:	af02      	add	r7, sp, #8
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c26:	2b20      	cmp	r3, #32
 8005c28:	f040 8083 	bne.w	8005d32 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <HAL_UART_Transmit+0x28>
 8005c32:	88fb      	ldrh	r3, [r7, #6]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e07b      	b.n	8005d34 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d101      	bne.n	8005c4a <HAL_UART_Transmit+0x3a>
 8005c46:	2302      	movs	r3, #2
 8005c48:	e074      	b.n	8005d34 <HAL_UART_Transmit+0x124>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2221      	movs	r2, #33	; 0x21
 8005c5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c62:	f7fc fcd9 	bl	8002618 <HAL_GetTick>
 8005c66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	88fa      	ldrh	r2, [r7, #6]
 8005c6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	88fa      	ldrh	r2, [r7, #6]
 8005c74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c80:	d108      	bne.n	8005c94 <HAL_UART_Transmit+0x84>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d104      	bne.n	8005c94 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	61bb      	str	r3, [r7, #24]
 8005c92:	e003      	b.n	8005c9c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005ca4:	e02c      	b.n	8005d00 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2200      	movs	r2, #0
 8005cae:	2180      	movs	r1, #128	; 0x80
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f000 fc2c 	bl	800650e <UART_WaitOnFlagUntilTimeout>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d001      	beq.n	8005cc0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	e039      	b.n	8005d34 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10b      	bne.n	8005cde <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cd4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	3302      	adds	r3, #2
 8005cda:	61bb      	str	r3, [r7, #24]
 8005cdc:	e007      	b.n	8005cee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	781a      	ldrb	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	3301      	adds	r3, #1
 8005cec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1cc      	bne.n	8005ca6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2140      	movs	r1, #64	; 0x40
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fbf9 	bl	800650e <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e006      	b.n	8005d34 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2220      	movs	r2, #32
 8005d2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	e000      	b.n	8005d34 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005d32:	2302      	movs	r3, #2
  }
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3720      	adds	r7, #32
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d40:	b08c      	sub	sp, #48	; 0x30
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d46:	2300      	movs	r3, #0
 8005d48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	431a      	orrs	r2, r3
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	4baa      	ldr	r3, [pc, #680]	; (8006014 <UART_SetConfig+0x2d8>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	6812      	ldr	r2, [r2, #0]
 8005d72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d74:	430b      	orrs	r3, r1
 8005d76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a9f      	ldr	r2, [pc, #636]	; (8006018 <UART_SetConfig+0x2dc>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d004      	beq.n	8005da8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da4:	4313      	orrs	r3, r2
 8005da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005db2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	6812      	ldr	r2, [r2, #0]
 8005dba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc6:	f023 010f 	bic.w	r1, r3, #15
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a90      	ldr	r2, [pc, #576]	; (800601c <UART_SetConfig+0x2e0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d125      	bne.n	8005e2c <UART_SetConfig+0xf0>
 8005de0:	4b8f      	ldr	r3, [pc, #572]	; (8006020 <UART_SetConfig+0x2e4>)
 8005de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d81a      	bhi.n	8005e24 <UART_SetConfig+0xe8>
 8005dee:	a201      	add	r2, pc, #4	; (adr r2, 8005df4 <UART_SetConfig+0xb8>)
 8005df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df4:	08005e05 	.word	0x08005e05
 8005df8:	08005e15 	.word	0x08005e15
 8005dfc:	08005e0d 	.word	0x08005e0d
 8005e00:	08005e1d 	.word	0x08005e1d
 8005e04:	2301      	movs	r3, #1
 8005e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e0a:	e116      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e12:	e112      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e14:	2304      	movs	r3, #4
 8005e16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e1a:	e10e      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e1c:	2308      	movs	r3, #8
 8005e1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e22:	e10a      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e24:	2310      	movs	r3, #16
 8005e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e2a:	e106      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a7c      	ldr	r2, [pc, #496]	; (8006024 <UART_SetConfig+0x2e8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d138      	bne.n	8005ea8 <UART_SetConfig+0x16c>
 8005e36:	4b7a      	ldr	r3, [pc, #488]	; (8006020 <UART_SetConfig+0x2e4>)
 8005e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3c:	f003 030c 	and.w	r3, r3, #12
 8005e40:	2b0c      	cmp	r3, #12
 8005e42:	d82d      	bhi.n	8005ea0 <UART_SetConfig+0x164>
 8005e44:	a201      	add	r2, pc, #4	; (adr r2, 8005e4c <UART_SetConfig+0x110>)
 8005e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4a:	bf00      	nop
 8005e4c:	08005e81 	.word	0x08005e81
 8005e50:	08005ea1 	.word	0x08005ea1
 8005e54:	08005ea1 	.word	0x08005ea1
 8005e58:	08005ea1 	.word	0x08005ea1
 8005e5c:	08005e91 	.word	0x08005e91
 8005e60:	08005ea1 	.word	0x08005ea1
 8005e64:	08005ea1 	.word	0x08005ea1
 8005e68:	08005ea1 	.word	0x08005ea1
 8005e6c:	08005e89 	.word	0x08005e89
 8005e70:	08005ea1 	.word	0x08005ea1
 8005e74:	08005ea1 	.word	0x08005ea1
 8005e78:	08005ea1 	.word	0x08005ea1
 8005e7c:	08005e99 	.word	0x08005e99
 8005e80:	2300      	movs	r3, #0
 8005e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e86:	e0d8      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e8e:	e0d4      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e90:	2304      	movs	r3, #4
 8005e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e96:	e0d0      	b.n	800603a <UART_SetConfig+0x2fe>
 8005e98:	2308      	movs	r3, #8
 8005e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e9e:	e0cc      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ea6:	e0c8      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a5e      	ldr	r2, [pc, #376]	; (8006028 <UART_SetConfig+0x2ec>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d125      	bne.n	8005efe <UART_SetConfig+0x1c2>
 8005eb2:	4b5b      	ldr	r3, [pc, #364]	; (8006020 <UART_SetConfig+0x2e4>)
 8005eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ebc:	2b30      	cmp	r3, #48	; 0x30
 8005ebe:	d016      	beq.n	8005eee <UART_SetConfig+0x1b2>
 8005ec0:	2b30      	cmp	r3, #48	; 0x30
 8005ec2:	d818      	bhi.n	8005ef6 <UART_SetConfig+0x1ba>
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	d00a      	beq.n	8005ede <UART_SetConfig+0x1a2>
 8005ec8:	2b20      	cmp	r3, #32
 8005eca:	d814      	bhi.n	8005ef6 <UART_SetConfig+0x1ba>
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d002      	beq.n	8005ed6 <UART_SetConfig+0x19a>
 8005ed0:	2b10      	cmp	r3, #16
 8005ed2:	d008      	beq.n	8005ee6 <UART_SetConfig+0x1aa>
 8005ed4:	e00f      	b.n	8005ef6 <UART_SetConfig+0x1ba>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005edc:	e0ad      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ede:	2302      	movs	r3, #2
 8005ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ee4:	e0a9      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ee6:	2304      	movs	r3, #4
 8005ee8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eec:	e0a5      	b.n	800603a <UART_SetConfig+0x2fe>
 8005eee:	2308      	movs	r3, #8
 8005ef0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ef4:	e0a1      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ef6:	2310      	movs	r3, #16
 8005ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005efc:	e09d      	b.n	800603a <UART_SetConfig+0x2fe>
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a4a      	ldr	r2, [pc, #296]	; (800602c <UART_SetConfig+0x2f0>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d125      	bne.n	8005f54 <UART_SetConfig+0x218>
 8005f08:	4b45      	ldr	r3, [pc, #276]	; (8006020 <UART_SetConfig+0x2e4>)
 8005f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f12:	2bc0      	cmp	r3, #192	; 0xc0
 8005f14:	d016      	beq.n	8005f44 <UART_SetConfig+0x208>
 8005f16:	2bc0      	cmp	r3, #192	; 0xc0
 8005f18:	d818      	bhi.n	8005f4c <UART_SetConfig+0x210>
 8005f1a:	2b80      	cmp	r3, #128	; 0x80
 8005f1c:	d00a      	beq.n	8005f34 <UART_SetConfig+0x1f8>
 8005f1e:	2b80      	cmp	r3, #128	; 0x80
 8005f20:	d814      	bhi.n	8005f4c <UART_SetConfig+0x210>
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d002      	beq.n	8005f2c <UART_SetConfig+0x1f0>
 8005f26:	2b40      	cmp	r3, #64	; 0x40
 8005f28:	d008      	beq.n	8005f3c <UART_SetConfig+0x200>
 8005f2a:	e00f      	b.n	8005f4c <UART_SetConfig+0x210>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f32:	e082      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f34:	2302      	movs	r3, #2
 8005f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f3a:	e07e      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f3c:	2304      	movs	r3, #4
 8005f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f42:	e07a      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f44:	2308      	movs	r3, #8
 8005f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f4a:	e076      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f4c:	2310      	movs	r3, #16
 8005f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f52:	e072      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a35      	ldr	r2, [pc, #212]	; (8006030 <UART_SetConfig+0x2f4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d12a      	bne.n	8005fb4 <UART_SetConfig+0x278>
 8005f5e:	4b30      	ldr	r3, [pc, #192]	; (8006020 <UART_SetConfig+0x2e4>)
 8005f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f6c:	d01a      	beq.n	8005fa4 <UART_SetConfig+0x268>
 8005f6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f72:	d81b      	bhi.n	8005fac <UART_SetConfig+0x270>
 8005f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f78:	d00c      	beq.n	8005f94 <UART_SetConfig+0x258>
 8005f7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f7e:	d815      	bhi.n	8005fac <UART_SetConfig+0x270>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d003      	beq.n	8005f8c <UART_SetConfig+0x250>
 8005f84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f88:	d008      	beq.n	8005f9c <UART_SetConfig+0x260>
 8005f8a:	e00f      	b.n	8005fac <UART_SetConfig+0x270>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f92:	e052      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f94:	2302      	movs	r3, #2
 8005f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f9a:	e04e      	b.n	800603a <UART_SetConfig+0x2fe>
 8005f9c:	2304      	movs	r3, #4
 8005f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fa2:	e04a      	b.n	800603a <UART_SetConfig+0x2fe>
 8005fa4:	2308      	movs	r3, #8
 8005fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005faa:	e046      	b.n	800603a <UART_SetConfig+0x2fe>
 8005fac:	2310      	movs	r3, #16
 8005fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fb2:	e042      	b.n	800603a <UART_SetConfig+0x2fe>
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a17      	ldr	r2, [pc, #92]	; (8006018 <UART_SetConfig+0x2dc>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d13a      	bne.n	8006034 <UART_SetConfig+0x2f8>
 8005fbe:	4b18      	ldr	r3, [pc, #96]	; (8006020 <UART_SetConfig+0x2e4>)
 8005fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fcc:	d01a      	beq.n	8006004 <UART_SetConfig+0x2c8>
 8005fce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fd2:	d81b      	bhi.n	800600c <UART_SetConfig+0x2d0>
 8005fd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fd8:	d00c      	beq.n	8005ff4 <UART_SetConfig+0x2b8>
 8005fda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fde:	d815      	bhi.n	800600c <UART_SetConfig+0x2d0>
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <UART_SetConfig+0x2b0>
 8005fe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fe8:	d008      	beq.n	8005ffc <UART_SetConfig+0x2c0>
 8005fea:	e00f      	b.n	800600c <UART_SetConfig+0x2d0>
 8005fec:	2300      	movs	r3, #0
 8005fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ff2:	e022      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ffa:	e01e      	b.n	800603a <UART_SetConfig+0x2fe>
 8005ffc:	2304      	movs	r3, #4
 8005ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006002:	e01a      	b.n	800603a <UART_SetConfig+0x2fe>
 8006004:	2308      	movs	r3, #8
 8006006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800600a:	e016      	b.n	800603a <UART_SetConfig+0x2fe>
 800600c:	2310      	movs	r3, #16
 800600e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006012:	e012      	b.n	800603a <UART_SetConfig+0x2fe>
 8006014:	cfff69f3 	.word	0xcfff69f3
 8006018:	40008000 	.word	0x40008000
 800601c:	40013800 	.word	0x40013800
 8006020:	40021000 	.word	0x40021000
 8006024:	40004400 	.word	0x40004400
 8006028:	40004800 	.word	0x40004800
 800602c:	40004c00 	.word	0x40004c00
 8006030:	40005000 	.word	0x40005000
 8006034:	2310      	movs	r3, #16
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4aae      	ldr	r2, [pc, #696]	; (80062f8 <UART_SetConfig+0x5bc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	f040 8097 	bne.w	8006174 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006046:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800604a:	2b08      	cmp	r3, #8
 800604c:	d823      	bhi.n	8006096 <UART_SetConfig+0x35a>
 800604e:	a201      	add	r2, pc, #4	; (adr r2, 8006054 <UART_SetConfig+0x318>)
 8006050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006054:	08006079 	.word	0x08006079
 8006058:	08006097 	.word	0x08006097
 800605c:	08006081 	.word	0x08006081
 8006060:	08006097 	.word	0x08006097
 8006064:	08006087 	.word	0x08006087
 8006068:	08006097 	.word	0x08006097
 800606c:	08006097 	.word	0x08006097
 8006070:	08006097 	.word	0x08006097
 8006074:	0800608f 	.word	0x0800608f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006078:	f7fd fb40 	bl	80036fc <HAL_RCC_GetPCLK1Freq>
 800607c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800607e:	e010      	b.n	80060a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006080:	4b9e      	ldr	r3, [pc, #632]	; (80062fc <UART_SetConfig+0x5c0>)
 8006082:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006084:	e00d      	b.n	80060a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006086:	f7fd facb 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 800608a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800608c:	e009      	b.n	80060a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800608e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006092:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006094:	e005      	b.n	80060a2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80060a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 8130 	beq.w	800630a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	4a94      	ldr	r2, [pc, #592]	; (8006300 <UART_SetConfig+0x5c4>)
 80060b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060b4:	461a      	mov	r2, r3
 80060b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80060bc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	4613      	mov	r3, r2
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	4413      	add	r3, r2
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d305      	bcc.n	80060da <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060d4:	69ba      	ldr	r2, [r7, #24]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d903      	bls.n	80060e2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80060e0:	e113      	b.n	800630a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e4:	2200      	movs	r2, #0
 80060e6:	60bb      	str	r3, [r7, #8]
 80060e8:	60fa      	str	r2, [r7, #12]
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	4a84      	ldr	r2, [pc, #528]	; (8006300 <UART_SetConfig+0x5c4>)
 80060f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2200      	movs	r2, #0
 80060f8:	603b      	str	r3, [r7, #0]
 80060fa:	607a      	str	r2, [r7, #4]
 80060fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006100:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006104:	f7fa fd78 	bl	8000bf8 <__aeabi_uldivmod>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4610      	mov	r0, r2
 800610e:	4619      	mov	r1, r3
 8006110:	f04f 0200 	mov.w	r2, #0
 8006114:	f04f 0300 	mov.w	r3, #0
 8006118:	020b      	lsls	r3, r1, #8
 800611a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800611e:	0202      	lsls	r2, r0, #8
 8006120:	6979      	ldr	r1, [r7, #20]
 8006122:	6849      	ldr	r1, [r1, #4]
 8006124:	0849      	lsrs	r1, r1, #1
 8006126:	2000      	movs	r0, #0
 8006128:	460c      	mov	r4, r1
 800612a:	4605      	mov	r5, r0
 800612c:	eb12 0804 	adds.w	r8, r2, r4
 8006130:	eb43 0905 	adc.w	r9, r3, r5
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	469a      	mov	sl, r3
 800613c:	4693      	mov	fp, r2
 800613e:	4652      	mov	r2, sl
 8006140:	465b      	mov	r3, fp
 8006142:	4640      	mov	r0, r8
 8006144:	4649      	mov	r1, r9
 8006146:	f7fa fd57 	bl	8000bf8 <__aeabi_uldivmod>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	4613      	mov	r3, r2
 8006150:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006152:	6a3b      	ldr	r3, [r7, #32]
 8006154:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006158:	d308      	bcc.n	800616c <UART_SetConfig+0x430>
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006160:	d204      	bcs.n	800616c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6a3a      	ldr	r2, [r7, #32]
 8006168:	60da      	str	r2, [r3, #12]
 800616a:	e0ce      	b.n	800630a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006172:	e0ca      	b.n	800630a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800617c:	d166      	bne.n	800624c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800617e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006182:	2b08      	cmp	r3, #8
 8006184:	d827      	bhi.n	80061d6 <UART_SetConfig+0x49a>
 8006186:	a201      	add	r2, pc, #4	; (adr r2, 800618c <UART_SetConfig+0x450>)
 8006188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618c:	080061b1 	.word	0x080061b1
 8006190:	080061b9 	.word	0x080061b9
 8006194:	080061c1 	.word	0x080061c1
 8006198:	080061d7 	.word	0x080061d7
 800619c:	080061c7 	.word	0x080061c7
 80061a0:	080061d7 	.word	0x080061d7
 80061a4:	080061d7 	.word	0x080061d7
 80061a8:	080061d7 	.word	0x080061d7
 80061ac:	080061cf 	.word	0x080061cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061b0:	f7fd faa4 	bl	80036fc <HAL_RCC_GetPCLK1Freq>
 80061b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061b6:	e014      	b.n	80061e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061b8:	f7fd fab6 	bl	8003728 <HAL_RCC_GetPCLK2Freq>
 80061bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061be:	e010      	b.n	80061e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061c0:	4b4e      	ldr	r3, [pc, #312]	; (80062fc <UART_SetConfig+0x5c0>)
 80061c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061c4:	e00d      	b.n	80061e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061c6:	f7fd fa2b 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80061ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061cc:	e009      	b.n	80061e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061d4:	e005      	b.n	80061e2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80061e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 8090 	beq.w	800630a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ee:	4a44      	ldr	r2, [pc, #272]	; (8006300 <UART_SetConfig+0x5c4>)
 80061f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061f4:	461a      	mov	r2, r3
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80061fc:	005a      	lsls	r2, r3, #1
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	085b      	lsrs	r3, r3, #1
 8006204:	441a      	add	r2, r3
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	fbb2 f3f3 	udiv	r3, r2, r3
 800620e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	2b0f      	cmp	r3, #15
 8006214:	d916      	bls.n	8006244 <UART_SetConfig+0x508>
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621c:	d212      	bcs.n	8006244 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	b29b      	uxth	r3, r3
 8006222:	f023 030f 	bic.w	r3, r3, #15
 8006226:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	085b      	lsrs	r3, r3, #1
 800622c:	b29b      	uxth	r3, r3
 800622e:	f003 0307 	and.w	r3, r3, #7
 8006232:	b29a      	uxth	r2, r3
 8006234:	8bfb      	ldrh	r3, [r7, #30]
 8006236:	4313      	orrs	r3, r2
 8006238:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	8bfa      	ldrh	r2, [r7, #30]
 8006240:	60da      	str	r2, [r3, #12]
 8006242:	e062      	b.n	800630a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800624a:	e05e      	b.n	800630a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800624c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006250:	2b08      	cmp	r3, #8
 8006252:	d828      	bhi.n	80062a6 <UART_SetConfig+0x56a>
 8006254:	a201      	add	r2, pc, #4	; (adr r2, 800625c <UART_SetConfig+0x520>)
 8006256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625a:	bf00      	nop
 800625c:	08006281 	.word	0x08006281
 8006260:	08006289 	.word	0x08006289
 8006264:	08006291 	.word	0x08006291
 8006268:	080062a7 	.word	0x080062a7
 800626c:	08006297 	.word	0x08006297
 8006270:	080062a7 	.word	0x080062a7
 8006274:	080062a7 	.word	0x080062a7
 8006278:	080062a7 	.word	0x080062a7
 800627c:	0800629f 	.word	0x0800629f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006280:	f7fd fa3c 	bl	80036fc <HAL_RCC_GetPCLK1Freq>
 8006284:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006286:	e014      	b.n	80062b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006288:	f7fd fa4e 	bl	8003728 <HAL_RCC_GetPCLK2Freq>
 800628c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800628e:	e010      	b.n	80062b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006290:	4b1a      	ldr	r3, [pc, #104]	; (80062fc <UART_SetConfig+0x5c0>)
 8006292:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006294:	e00d      	b.n	80062b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006296:	f7fd f9c3 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 800629a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800629c:	e009      	b.n	80062b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800629e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80062a4:	e005      	b.n	80062b2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80062b0:	bf00      	nop
    }

    if (pclk != 0U)
 80062b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d028      	beq.n	800630a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062bc:	4a10      	ldr	r2, [pc, #64]	; (8006300 <UART_SetConfig+0x5c4>)
 80062be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062c2:	461a      	mov	r2, r3
 80062c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	085b      	lsrs	r3, r3, #1
 80062d0:	441a      	add	r2, r3
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	2b0f      	cmp	r3, #15
 80062e0:	d910      	bls.n	8006304 <UART_SetConfig+0x5c8>
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062e8:	d20c      	bcs.n	8006304 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60da      	str	r2, [r3, #12]
 80062f4:	e009      	b.n	800630a <UART_SetConfig+0x5ce>
 80062f6:	bf00      	nop
 80062f8:	40008000 	.word	0x40008000
 80062fc:	00f42400 	.word	0x00f42400
 8006300:	080094cc 	.word	0x080094cc
      }
      else
      {
        ret = HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	2201      	movs	r2, #1
 800630e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2201      	movs	r2, #1
 8006316:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2200      	movs	r2, #0
 800631e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2200      	movs	r2, #0
 8006324:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006326:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800632a:	4618      	mov	r0, r3
 800632c:	3730      	adds	r7, #48	; 0x30
 800632e:	46bd      	mov	sp, r7
 8006330:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006334 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006362:	f003 0302 	and.w	r3, r3, #2
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	430a      	orrs	r2, r1
 800637e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00a      	beq.n	80063a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a6:	f003 0308 	and.w	r3, r3, #8
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00a      	beq.n	80063c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c8:	f003 0310 	and.w	r3, r3, #16
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	430a      	orrs	r2, r1
 8006406:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006410:	2b00      	cmp	r3, #0
 8006412:	d01a      	beq.n	800644a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800642e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006432:	d10a      	bne.n	800644a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00a      	beq.n	800646c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	605a      	str	r2, [r3, #4]
  }
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af02      	add	r7, sp, #8
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006488:	f7fc f8c6 	bl	8002618 <HAL_GetTick>
 800648c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0308 	and.w	r3, r3, #8
 8006498:	2b08      	cmp	r3, #8
 800649a:	d10e      	bne.n	80064ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800649c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f82f 	bl	800650e <UART_WaitOnFlagUntilTimeout>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e025      	b.n	8006506 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0304 	and.w	r3, r3, #4
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	d10e      	bne.n	80064e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f819 	bl	800650e <UART_WaitOnFlagUntilTimeout>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e00f      	b.n	8006506 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2220      	movs	r2, #32
 80064f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b09c      	sub	sp, #112	; 0x70
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	603b      	str	r3, [r7, #0]
 800651a:	4613      	mov	r3, r2
 800651c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800651e:	e0a9      	b.n	8006674 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006520:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006526:	f000 80a5 	beq.w	8006674 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800652a:	f7fc f875 	bl	8002618 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006536:	429a      	cmp	r2, r3
 8006538:	d302      	bcc.n	8006540 <UART_WaitOnFlagUntilTimeout+0x32>
 800653a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800653c:	2b00      	cmp	r3, #0
 800653e:	d140      	bne.n	80065c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006546:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006548:	e853 3f00 	ldrex	r3, [r3]
 800654c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800654e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006550:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006554:	667b      	str	r3, [r7, #100]	; 0x64
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	461a      	mov	r2, r3
 800655c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800655e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006560:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006562:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006564:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006566:	e841 2300 	strex	r3, r2, [r1]
 800656a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800656c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1e6      	bne.n	8006540 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3308      	adds	r3, #8
 8006578:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800657c:	e853 3f00 	ldrex	r3, [r3]
 8006580:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006584:	f023 0301 	bic.w	r3, r3, #1
 8006588:	663b      	str	r3, [r7, #96]	; 0x60
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3308      	adds	r3, #8
 8006590:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006592:	64ba      	str	r2, [r7, #72]	; 0x48
 8006594:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006596:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006598:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800659a:	e841 2300 	strex	r3, r2, [r1]
 800659e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80065a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1e5      	bne.n	8006572 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2220      	movs	r2, #32
 80065aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2220      	movs	r2, #32
 80065b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e069      	b.n	8006696 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 0304 	and.w	r3, r3, #4
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d051      	beq.n	8006674 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065de:	d149      	bne.n	8006674 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f2:	e853 3f00 	ldrex	r3, [r3]
 80065f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	461a      	mov	r2, r3
 8006606:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006608:	637b      	str	r3, [r7, #52]	; 0x34
 800660a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800660e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006610:	e841 2300 	strex	r3, r2, [r1]
 8006614:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e6      	bne.n	80065ea <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3308      	adds	r3, #8
 8006622:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	e853 3f00 	ldrex	r3, [r3]
 800662a:	613b      	str	r3, [r7, #16]
   return(result);
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f023 0301 	bic.w	r3, r3, #1
 8006632:	66bb      	str	r3, [r7, #104]	; 0x68
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3308      	adds	r3, #8
 800663a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800663c:	623a      	str	r2, [r7, #32]
 800663e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006640:	69f9      	ldr	r1, [r7, #28]
 8006642:	6a3a      	ldr	r2, [r7, #32]
 8006644:	e841 2300 	strex	r3, r2, [r1]
 8006648:	61bb      	str	r3, [r7, #24]
   return(result);
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e5      	bne.n	800661c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2220      	movs	r2, #32
 8006654:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2220      	movs	r2, #32
 800665c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2220      	movs	r2, #32
 8006664:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e010      	b.n	8006696 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	69da      	ldr	r2, [r3, #28]
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	4013      	ands	r3, r2
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	429a      	cmp	r2, r3
 8006682:	bf0c      	ite	eq
 8006684:	2301      	moveq	r3, #1
 8006686:	2300      	movne	r3, #0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	461a      	mov	r2, r3
 800668c:	79fb      	ldrb	r3, [r7, #7]
 800668e:	429a      	cmp	r2, r3
 8006690:	f43f af46 	beq.w	8006520 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3770      	adds	r7, #112	; 0x70
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800669e:	b480      	push	{r7}
 80066a0:	b085      	sub	sp, #20
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d101      	bne.n	80066b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80066b0:	2302      	movs	r3, #2
 80066b2:	e027      	b.n	8006704 <HAL_UARTEx_DisableFifoMode+0x66>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2224      	movs	r2, #36	; 0x24
 80066c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 0201 	bic.w	r2, r2, #1
 80066da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80066e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006702:	2300      	movs	r3, #0
}
 8006704:	4618      	mov	r0, r3
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006724:	2302      	movs	r3, #2
 8006726:	e02d      	b.n	8006784 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2224      	movs	r2, #36	; 0x24
 8006734:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f022 0201 	bic.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 f84f 	bl	8006808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2220      	movs	r2, #32
 8006776:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800679c:	2b01      	cmp	r3, #1
 800679e:	d101      	bne.n	80067a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80067a0:	2302      	movs	r3, #2
 80067a2:	e02d      	b.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2224      	movs	r2, #36	; 0x24
 80067b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f022 0201 	bic.w	r2, r2, #1
 80067ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f811 	bl	8006808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006814:	2b00      	cmp	r3, #0
 8006816:	d108      	bne.n	800682a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006828:	e031      	b.n	800688e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800682a:	2308      	movs	r3, #8
 800682c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800682e:	2308      	movs	r3, #8
 8006830:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	0e5b      	lsrs	r3, r3, #25
 800683a:	b2db      	uxtb	r3, r3
 800683c:	f003 0307 	and.w	r3, r3, #7
 8006840:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	0f5b      	lsrs	r3, r3, #29
 800684a:	b2db      	uxtb	r3, r3
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006852:	7bbb      	ldrb	r3, [r7, #14]
 8006854:	7b3a      	ldrb	r2, [r7, #12]
 8006856:	4911      	ldr	r1, [pc, #68]	; (800689c <UARTEx_SetNbDataToProcess+0x94>)
 8006858:	5c8a      	ldrb	r2, [r1, r2]
 800685a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800685e:	7b3a      	ldrb	r2, [r7, #12]
 8006860:	490f      	ldr	r1, [pc, #60]	; (80068a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006862:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006864:	fb93 f3f2 	sdiv	r3, r3, r2
 8006868:	b29a      	uxth	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006870:	7bfb      	ldrb	r3, [r7, #15]
 8006872:	7b7a      	ldrb	r2, [r7, #13]
 8006874:	4909      	ldr	r1, [pc, #36]	; (800689c <UARTEx_SetNbDataToProcess+0x94>)
 8006876:	5c8a      	ldrb	r2, [r1, r2]
 8006878:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800687c:	7b7a      	ldrb	r2, [r7, #13]
 800687e:	4908      	ldr	r1, [pc, #32]	; (80068a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006880:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006882:	fb93 f3f2 	sdiv	r3, r3, r2
 8006886:	b29a      	uxth	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800688e:	bf00      	nop
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	080094e4 	.word	0x080094e4
 80068a0:	080094ec 	.word	0x080094ec

080068a4 <__errno>:
 80068a4:	4b01      	ldr	r3, [pc, #4]	; (80068ac <__errno+0x8>)
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	20000014 	.word	0x20000014

080068b0 <__libc_init_array>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	4d0d      	ldr	r5, [pc, #52]	; (80068e8 <__libc_init_array+0x38>)
 80068b4:	4c0d      	ldr	r4, [pc, #52]	; (80068ec <__libc_init_array+0x3c>)
 80068b6:	1b64      	subs	r4, r4, r5
 80068b8:	10a4      	asrs	r4, r4, #2
 80068ba:	2600      	movs	r6, #0
 80068bc:	42a6      	cmp	r6, r4
 80068be:	d109      	bne.n	80068d4 <__libc_init_array+0x24>
 80068c0:	4d0b      	ldr	r5, [pc, #44]	; (80068f0 <__libc_init_array+0x40>)
 80068c2:	4c0c      	ldr	r4, [pc, #48]	; (80068f4 <__libc_init_array+0x44>)
 80068c4:	f002 fdaa 	bl	800941c <_init>
 80068c8:	1b64      	subs	r4, r4, r5
 80068ca:	10a4      	asrs	r4, r4, #2
 80068cc:	2600      	movs	r6, #0
 80068ce:	42a6      	cmp	r6, r4
 80068d0:	d105      	bne.n	80068de <__libc_init_array+0x2e>
 80068d2:	bd70      	pop	{r4, r5, r6, pc}
 80068d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80068d8:	4798      	blx	r3
 80068da:	3601      	adds	r6, #1
 80068dc:	e7ee      	b.n	80068bc <__libc_init_array+0xc>
 80068de:	f855 3b04 	ldr.w	r3, [r5], #4
 80068e2:	4798      	blx	r3
 80068e4:	3601      	adds	r6, #1
 80068e6:	e7f2      	b.n	80068ce <__libc_init_array+0x1e>
 80068e8:	080098d4 	.word	0x080098d4
 80068ec:	080098d4 	.word	0x080098d4
 80068f0:	080098d4 	.word	0x080098d4
 80068f4:	080098d8 	.word	0x080098d8

080068f8 <memset>:
 80068f8:	4402      	add	r2, r0
 80068fa:	4603      	mov	r3, r0
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d100      	bne.n	8006902 <memset+0xa>
 8006900:	4770      	bx	lr
 8006902:	f803 1b01 	strb.w	r1, [r3], #1
 8006906:	e7f9      	b.n	80068fc <memset+0x4>

08006908 <__cvt>:
 8006908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800690c:	ec55 4b10 	vmov	r4, r5, d0
 8006910:	2d00      	cmp	r5, #0
 8006912:	460e      	mov	r6, r1
 8006914:	4619      	mov	r1, r3
 8006916:	462b      	mov	r3, r5
 8006918:	bfbb      	ittet	lt
 800691a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800691e:	461d      	movlt	r5, r3
 8006920:	2300      	movge	r3, #0
 8006922:	232d      	movlt	r3, #45	; 0x2d
 8006924:	700b      	strb	r3, [r1, #0]
 8006926:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006928:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800692c:	4691      	mov	r9, r2
 800692e:	f023 0820 	bic.w	r8, r3, #32
 8006932:	bfbc      	itt	lt
 8006934:	4622      	movlt	r2, r4
 8006936:	4614      	movlt	r4, r2
 8006938:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800693c:	d005      	beq.n	800694a <__cvt+0x42>
 800693e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006942:	d100      	bne.n	8006946 <__cvt+0x3e>
 8006944:	3601      	adds	r6, #1
 8006946:	2102      	movs	r1, #2
 8006948:	e000      	b.n	800694c <__cvt+0x44>
 800694a:	2103      	movs	r1, #3
 800694c:	ab03      	add	r3, sp, #12
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	ab02      	add	r3, sp, #8
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	ec45 4b10 	vmov	d0, r4, r5
 8006958:	4653      	mov	r3, sl
 800695a:	4632      	mov	r2, r6
 800695c:	f000 fe00 	bl	8007560 <_dtoa_r>
 8006960:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006964:	4607      	mov	r7, r0
 8006966:	d102      	bne.n	800696e <__cvt+0x66>
 8006968:	f019 0f01 	tst.w	r9, #1
 800696c:	d022      	beq.n	80069b4 <__cvt+0xac>
 800696e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006972:	eb07 0906 	add.w	r9, r7, r6
 8006976:	d110      	bne.n	800699a <__cvt+0x92>
 8006978:	783b      	ldrb	r3, [r7, #0]
 800697a:	2b30      	cmp	r3, #48	; 0x30
 800697c:	d10a      	bne.n	8006994 <__cvt+0x8c>
 800697e:	2200      	movs	r2, #0
 8006980:	2300      	movs	r3, #0
 8006982:	4620      	mov	r0, r4
 8006984:	4629      	mov	r1, r5
 8006986:	f7fa f8c7 	bl	8000b18 <__aeabi_dcmpeq>
 800698a:	b918      	cbnz	r0, 8006994 <__cvt+0x8c>
 800698c:	f1c6 0601 	rsb	r6, r6, #1
 8006990:	f8ca 6000 	str.w	r6, [sl]
 8006994:	f8da 3000 	ldr.w	r3, [sl]
 8006998:	4499      	add	r9, r3
 800699a:	2200      	movs	r2, #0
 800699c:	2300      	movs	r3, #0
 800699e:	4620      	mov	r0, r4
 80069a0:	4629      	mov	r1, r5
 80069a2:	f7fa f8b9 	bl	8000b18 <__aeabi_dcmpeq>
 80069a6:	b108      	cbz	r0, 80069ac <__cvt+0xa4>
 80069a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80069ac:	2230      	movs	r2, #48	; 0x30
 80069ae:	9b03      	ldr	r3, [sp, #12]
 80069b0:	454b      	cmp	r3, r9
 80069b2:	d307      	bcc.n	80069c4 <__cvt+0xbc>
 80069b4:	9b03      	ldr	r3, [sp, #12]
 80069b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069b8:	1bdb      	subs	r3, r3, r7
 80069ba:	4638      	mov	r0, r7
 80069bc:	6013      	str	r3, [r2, #0]
 80069be:	b004      	add	sp, #16
 80069c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c4:	1c59      	adds	r1, r3, #1
 80069c6:	9103      	str	r1, [sp, #12]
 80069c8:	701a      	strb	r2, [r3, #0]
 80069ca:	e7f0      	b.n	80069ae <__cvt+0xa6>

080069cc <__exponent>:
 80069cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ce:	4603      	mov	r3, r0
 80069d0:	2900      	cmp	r1, #0
 80069d2:	bfb8      	it	lt
 80069d4:	4249      	neglt	r1, r1
 80069d6:	f803 2b02 	strb.w	r2, [r3], #2
 80069da:	bfb4      	ite	lt
 80069dc:	222d      	movlt	r2, #45	; 0x2d
 80069de:	222b      	movge	r2, #43	; 0x2b
 80069e0:	2909      	cmp	r1, #9
 80069e2:	7042      	strb	r2, [r0, #1]
 80069e4:	dd2a      	ble.n	8006a3c <__exponent+0x70>
 80069e6:	f10d 0407 	add.w	r4, sp, #7
 80069ea:	46a4      	mov	ip, r4
 80069ec:	270a      	movs	r7, #10
 80069ee:	46a6      	mov	lr, r4
 80069f0:	460a      	mov	r2, r1
 80069f2:	fb91 f6f7 	sdiv	r6, r1, r7
 80069f6:	fb07 1516 	mls	r5, r7, r6, r1
 80069fa:	3530      	adds	r5, #48	; 0x30
 80069fc:	2a63      	cmp	r2, #99	; 0x63
 80069fe:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006a02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a06:	4631      	mov	r1, r6
 8006a08:	dcf1      	bgt.n	80069ee <__exponent+0x22>
 8006a0a:	3130      	adds	r1, #48	; 0x30
 8006a0c:	f1ae 0502 	sub.w	r5, lr, #2
 8006a10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a14:	1c44      	adds	r4, r0, #1
 8006a16:	4629      	mov	r1, r5
 8006a18:	4561      	cmp	r1, ip
 8006a1a:	d30a      	bcc.n	8006a32 <__exponent+0x66>
 8006a1c:	f10d 0209 	add.w	r2, sp, #9
 8006a20:	eba2 020e 	sub.w	r2, r2, lr
 8006a24:	4565      	cmp	r5, ip
 8006a26:	bf88      	it	hi
 8006a28:	2200      	movhi	r2, #0
 8006a2a:	4413      	add	r3, r2
 8006a2c:	1a18      	subs	r0, r3, r0
 8006a2e:	b003      	add	sp, #12
 8006a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006a3a:	e7ed      	b.n	8006a18 <__exponent+0x4c>
 8006a3c:	2330      	movs	r3, #48	; 0x30
 8006a3e:	3130      	adds	r1, #48	; 0x30
 8006a40:	7083      	strb	r3, [r0, #2]
 8006a42:	70c1      	strb	r1, [r0, #3]
 8006a44:	1d03      	adds	r3, r0, #4
 8006a46:	e7f1      	b.n	8006a2c <__exponent+0x60>

08006a48 <_printf_float>:
 8006a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a4c:	ed2d 8b02 	vpush	{d8}
 8006a50:	b08d      	sub	sp, #52	; 0x34
 8006a52:	460c      	mov	r4, r1
 8006a54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a58:	4616      	mov	r6, r2
 8006a5a:	461f      	mov	r7, r3
 8006a5c:	4605      	mov	r5, r0
 8006a5e:	f001 fd25 	bl	80084ac <_localeconv_r>
 8006a62:	f8d0 a000 	ldr.w	sl, [r0]
 8006a66:	4650      	mov	r0, sl
 8006a68:	f7f9 fbda 	bl	8000220 <strlen>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	9305      	str	r3, [sp, #20]
 8006a74:	f8d8 3000 	ldr.w	r3, [r8]
 8006a78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a7c:	3307      	adds	r3, #7
 8006a7e:	f023 0307 	bic.w	r3, r3, #7
 8006a82:	f103 0208 	add.w	r2, r3, #8
 8006a86:	f8c8 2000 	str.w	r2, [r8]
 8006a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a9a:	9307      	str	r3, [sp, #28]
 8006a9c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006aa0:	ee08 0a10 	vmov	s16, r0
 8006aa4:	4b9f      	ldr	r3, [pc, #636]	; (8006d24 <_printf_float+0x2dc>)
 8006aa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aae:	f7fa f865 	bl	8000b7c <__aeabi_dcmpun>
 8006ab2:	bb88      	cbnz	r0, 8006b18 <_printf_float+0xd0>
 8006ab4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ab8:	4b9a      	ldr	r3, [pc, #616]	; (8006d24 <_printf_float+0x2dc>)
 8006aba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006abe:	f7fa f83f 	bl	8000b40 <__aeabi_dcmple>
 8006ac2:	bb48      	cbnz	r0, 8006b18 <_printf_float+0xd0>
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	4640      	mov	r0, r8
 8006aca:	4649      	mov	r1, r9
 8006acc:	f7fa f82e 	bl	8000b2c <__aeabi_dcmplt>
 8006ad0:	b110      	cbz	r0, 8006ad8 <_printf_float+0x90>
 8006ad2:	232d      	movs	r3, #45	; 0x2d
 8006ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ad8:	4b93      	ldr	r3, [pc, #588]	; (8006d28 <_printf_float+0x2e0>)
 8006ada:	4894      	ldr	r0, [pc, #592]	; (8006d2c <_printf_float+0x2e4>)
 8006adc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ae0:	bf94      	ite	ls
 8006ae2:	4698      	movls	r8, r3
 8006ae4:	4680      	movhi	r8, r0
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	6123      	str	r3, [r4, #16]
 8006aea:	9b05      	ldr	r3, [sp, #20]
 8006aec:	f023 0204 	bic.w	r2, r3, #4
 8006af0:	6022      	str	r2, [r4, #0]
 8006af2:	f04f 0900 	mov.w	r9, #0
 8006af6:	9700      	str	r7, [sp, #0]
 8006af8:	4633      	mov	r3, r6
 8006afa:	aa0b      	add	r2, sp, #44	; 0x2c
 8006afc:	4621      	mov	r1, r4
 8006afe:	4628      	mov	r0, r5
 8006b00:	f000 f9d8 	bl	8006eb4 <_printf_common>
 8006b04:	3001      	adds	r0, #1
 8006b06:	f040 8090 	bne.w	8006c2a <_printf_float+0x1e2>
 8006b0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b0e:	b00d      	add	sp, #52	; 0x34
 8006b10:	ecbd 8b02 	vpop	{d8}
 8006b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b18:	4642      	mov	r2, r8
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	4640      	mov	r0, r8
 8006b1e:	4649      	mov	r1, r9
 8006b20:	f7fa f82c 	bl	8000b7c <__aeabi_dcmpun>
 8006b24:	b140      	cbz	r0, 8006b38 <_printf_float+0xf0>
 8006b26:	464b      	mov	r3, r9
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	bfbc      	itt	lt
 8006b2c:	232d      	movlt	r3, #45	; 0x2d
 8006b2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b32:	487f      	ldr	r0, [pc, #508]	; (8006d30 <_printf_float+0x2e8>)
 8006b34:	4b7f      	ldr	r3, [pc, #508]	; (8006d34 <_printf_float+0x2ec>)
 8006b36:	e7d1      	b.n	8006adc <_printf_float+0x94>
 8006b38:	6863      	ldr	r3, [r4, #4]
 8006b3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b3e:	9206      	str	r2, [sp, #24]
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	d13f      	bne.n	8006bc4 <_printf_float+0x17c>
 8006b44:	2306      	movs	r3, #6
 8006b46:	6063      	str	r3, [r4, #4]
 8006b48:	9b05      	ldr	r3, [sp, #20]
 8006b4a:	6861      	ldr	r1, [r4, #4]
 8006b4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b50:	2300      	movs	r3, #0
 8006b52:	9303      	str	r3, [sp, #12]
 8006b54:	ab0a      	add	r3, sp, #40	; 0x28
 8006b56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b5a:	ab09      	add	r3, sp, #36	; 0x24
 8006b5c:	ec49 8b10 	vmov	d0, r8, r9
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	6022      	str	r2, [r4, #0]
 8006b64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b68:	4628      	mov	r0, r5
 8006b6a:	f7ff fecd 	bl	8006908 <__cvt>
 8006b6e:	9b06      	ldr	r3, [sp, #24]
 8006b70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b72:	2b47      	cmp	r3, #71	; 0x47
 8006b74:	4680      	mov	r8, r0
 8006b76:	d108      	bne.n	8006b8a <_printf_float+0x142>
 8006b78:	1cc8      	adds	r0, r1, #3
 8006b7a:	db02      	blt.n	8006b82 <_printf_float+0x13a>
 8006b7c:	6863      	ldr	r3, [r4, #4]
 8006b7e:	4299      	cmp	r1, r3
 8006b80:	dd41      	ble.n	8006c06 <_printf_float+0x1be>
 8006b82:	f1ab 0b02 	sub.w	fp, fp, #2
 8006b86:	fa5f fb8b 	uxtb.w	fp, fp
 8006b8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b8e:	d820      	bhi.n	8006bd2 <_printf_float+0x18a>
 8006b90:	3901      	subs	r1, #1
 8006b92:	465a      	mov	r2, fp
 8006b94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b98:	9109      	str	r1, [sp, #36]	; 0x24
 8006b9a:	f7ff ff17 	bl	80069cc <__exponent>
 8006b9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ba0:	1813      	adds	r3, r2, r0
 8006ba2:	2a01      	cmp	r2, #1
 8006ba4:	4681      	mov	r9, r0
 8006ba6:	6123      	str	r3, [r4, #16]
 8006ba8:	dc02      	bgt.n	8006bb0 <_printf_float+0x168>
 8006baa:	6822      	ldr	r2, [r4, #0]
 8006bac:	07d2      	lsls	r2, r2, #31
 8006bae:	d501      	bpl.n	8006bb4 <_printf_float+0x16c>
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	6123      	str	r3, [r4, #16]
 8006bb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d09c      	beq.n	8006af6 <_printf_float+0xae>
 8006bbc:	232d      	movs	r3, #45	; 0x2d
 8006bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bc2:	e798      	b.n	8006af6 <_printf_float+0xae>
 8006bc4:	9a06      	ldr	r2, [sp, #24]
 8006bc6:	2a47      	cmp	r2, #71	; 0x47
 8006bc8:	d1be      	bne.n	8006b48 <_printf_float+0x100>
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1bc      	bne.n	8006b48 <_printf_float+0x100>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e7b9      	b.n	8006b46 <_printf_float+0xfe>
 8006bd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006bd6:	d118      	bne.n	8006c0a <_printf_float+0x1c2>
 8006bd8:	2900      	cmp	r1, #0
 8006bda:	6863      	ldr	r3, [r4, #4]
 8006bdc:	dd0b      	ble.n	8006bf6 <_printf_float+0x1ae>
 8006bde:	6121      	str	r1, [r4, #16]
 8006be0:	b913      	cbnz	r3, 8006be8 <_printf_float+0x1a0>
 8006be2:	6822      	ldr	r2, [r4, #0]
 8006be4:	07d0      	lsls	r0, r2, #31
 8006be6:	d502      	bpl.n	8006bee <_printf_float+0x1a6>
 8006be8:	3301      	adds	r3, #1
 8006bea:	440b      	add	r3, r1
 8006bec:	6123      	str	r3, [r4, #16]
 8006bee:	65a1      	str	r1, [r4, #88]	; 0x58
 8006bf0:	f04f 0900 	mov.w	r9, #0
 8006bf4:	e7de      	b.n	8006bb4 <_printf_float+0x16c>
 8006bf6:	b913      	cbnz	r3, 8006bfe <_printf_float+0x1b6>
 8006bf8:	6822      	ldr	r2, [r4, #0]
 8006bfa:	07d2      	lsls	r2, r2, #31
 8006bfc:	d501      	bpl.n	8006c02 <_printf_float+0x1ba>
 8006bfe:	3302      	adds	r3, #2
 8006c00:	e7f4      	b.n	8006bec <_printf_float+0x1a4>
 8006c02:	2301      	movs	r3, #1
 8006c04:	e7f2      	b.n	8006bec <_printf_float+0x1a4>
 8006c06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c0c:	4299      	cmp	r1, r3
 8006c0e:	db05      	blt.n	8006c1c <_printf_float+0x1d4>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	6121      	str	r1, [r4, #16]
 8006c14:	07d8      	lsls	r0, r3, #31
 8006c16:	d5ea      	bpl.n	8006bee <_printf_float+0x1a6>
 8006c18:	1c4b      	adds	r3, r1, #1
 8006c1a:	e7e7      	b.n	8006bec <_printf_float+0x1a4>
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	bfd4      	ite	le
 8006c20:	f1c1 0202 	rsble	r2, r1, #2
 8006c24:	2201      	movgt	r2, #1
 8006c26:	4413      	add	r3, r2
 8006c28:	e7e0      	b.n	8006bec <_printf_float+0x1a4>
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	055a      	lsls	r2, r3, #21
 8006c2e:	d407      	bmi.n	8006c40 <_printf_float+0x1f8>
 8006c30:	6923      	ldr	r3, [r4, #16]
 8006c32:	4642      	mov	r2, r8
 8006c34:	4631      	mov	r1, r6
 8006c36:	4628      	mov	r0, r5
 8006c38:	47b8      	blx	r7
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	d12c      	bne.n	8006c98 <_printf_float+0x250>
 8006c3e:	e764      	b.n	8006b0a <_printf_float+0xc2>
 8006c40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c44:	f240 80e0 	bls.w	8006e08 <_printf_float+0x3c0>
 8006c48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	2300      	movs	r3, #0
 8006c50:	f7f9 ff62 	bl	8000b18 <__aeabi_dcmpeq>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d034      	beq.n	8006cc2 <_printf_float+0x27a>
 8006c58:	4a37      	ldr	r2, [pc, #220]	; (8006d38 <_printf_float+0x2f0>)
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	4628      	mov	r0, r5
 8006c60:	47b8      	blx	r7
 8006c62:	3001      	adds	r0, #1
 8006c64:	f43f af51 	beq.w	8006b0a <_printf_float+0xc2>
 8006c68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	db02      	blt.n	8006c76 <_printf_float+0x22e>
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	07d8      	lsls	r0, r3, #31
 8006c74:	d510      	bpl.n	8006c98 <_printf_float+0x250>
 8006c76:	ee18 3a10 	vmov	r3, s16
 8006c7a:	4652      	mov	r2, sl
 8006c7c:	4631      	mov	r1, r6
 8006c7e:	4628      	mov	r0, r5
 8006c80:	47b8      	blx	r7
 8006c82:	3001      	adds	r0, #1
 8006c84:	f43f af41 	beq.w	8006b0a <_printf_float+0xc2>
 8006c88:	f04f 0800 	mov.w	r8, #0
 8006c8c:	f104 091a 	add.w	r9, r4, #26
 8006c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c92:	3b01      	subs	r3, #1
 8006c94:	4543      	cmp	r3, r8
 8006c96:	dc09      	bgt.n	8006cac <_printf_float+0x264>
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	079b      	lsls	r3, r3, #30
 8006c9c:	f100 8105 	bmi.w	8006eaa <_printf_float+0x462>
 8006ca0:	68e0      	ldr	r0, [r4, #12]
 8006ca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ca4:	4298      	cmp	r0, r3
 8006ca6:	bfb8      	it	lt
 8006ca8:	4618      	movlt	r0, r3
 8006caa:	e730      	b.n	8006b0e <_printf_float+0xc6>
 8006cac:	2301      	movs	r3, #1
 8006cae:	464a      	mov	r2, r9
 8006cb0:	4631      	mov	r1, r6
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	47b8      	blx	r7
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	f43f af27 	beq.w	8006b0a <_printf_float+0xc2>
 8006cbc:	f108 0801 	add.w	r8, r8, #1
 8006cc0:	e7e6      	b.n	8006c90 <_printf_float+0x248>
 8006cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	dc39      	bgt.n	8006d3c <_printf_float+0x2f4>
 8006cc8:	4a1b      	ldr	r2, [pc, #108]	; (8006d38 <_printf_float+0x2f0>)
 8006cca:	2301      	movs	r3, #1
 8006ccc:	4631      	mov	r1, r6
 8006cce:	4628      	mov	r0, r5
 8006cd0:	47b8      	blx	r7
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	f43f af19 	beq.w	8006b0a <_printf_float+0xc2>
 8006cd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	d102      	bne.n	8006ce6 <_printf_float+0x29e>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	07d9      	lsls	r1, r3, #31
 8006ce4:	d5d8      	bpl.n	8006c98 <_printf_float+0x250>
 8006ce6:	ee18 3a10 	vmov	r3, s16
 8006cea:	4652      	mov	r2, sl
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	47b8      	blx	r7
 8006cf2:	3001      	adds	r0, #1
 8006cf4:	f43f af09 	beq.w	8006b0a <_printf_float+0xc2>
 8006cf8:	f04f 0900 	mov.w	r9, #0
 8006cfc:	f104 0a1a 	add.w	sl, r4, #26
 8006d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d02:	425b      	negs	r3, r3
 8006d04:	454b      	cmp	r3, r9
 8006d06:	dc01      	bgt.n	8006d0c <_printf_float+0x2c4>
 8006d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d0a:	e792      	b.n	8006c32 <_printf_float+0x1ea>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	4652      	mov	r2, sl
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	47b8      	blx	r7
 8006d16:	3001      	adds	r0, #1
 8006d18:	f43f aef7 	beq.w	8006b0a <_printf_float+0xc2>
 8006d1c:	f109 0901 	add.w	r9, r9, #1
 8006d20:	e7ee      	b.n	8006d00 <_printf_float+0x2b8>
 8006d22:	bf00      	nop
 8006d24:	7fefffff 	.word	0x7fefffff
 8006d28:	080094f8 	.word	0x080094f8
 8006d2c:	080094fc 	.word	0x080094fc
 8006d30:	08009504 	.word	0x08009504
 8006d34:	08009500 	.word	0x08009500
 8006d38:	08009508 	.word	0x08009508
 8006d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d40:	429a      	cmp	r2, r3
 8006d42:	bfa8      	it	ge
 8006d44:	461a      	movge	r2, r3
 8006d46:	2a00      	cmp	r2, #0
 8006d48:	4691      	mov	r9, r2
 8006d4a:	dc37      	bgt.n	8006dbc <_printf_float+0x374>
 8006d4c:	f04f 0b00 	mov.w	fp, #0
 8006d50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d54:	f104 021a 	add.w	r2, r4, #26
 8006d58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d5a:	9305      	str	r3, [sp, #20]
 8006d5c:	eba3 0309 	sub.w	r3, r3, r9
 8006d60:	455b      	cmp	r3, fp
 8006d62:	dc33      	bgt.n	8006dcc <_printf_float+0x384>
 8006d64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	db3b      	blt.n	8006de4 <_printf_float+0x39c>
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	07da      	lsls	r2, r3, #31
 8006d70:	d438      	bmi.n	8006de4 <_printf_float+0x39c>
 8006d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d74:	9a05      	ldr	r2, [sp, #20]
 8006d76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d78:	1a9a      	subs	r2, r3, r2
 8006d7a:	eba3 0901 	sub.w	r9, r3, r1
 8006d7e:	4591      	cmp	r9, r2
 8006d80:	bfa8      	it	ge
 8006d82:	4691      	movge	r9, r2
 8006d84:	f1b9 0f00 	cmp.w	r9, #0
 8006d88:	dc35      	bgt.n	8006df6 <_printf_float+0x3ae>
 8006d8a:	f04f 0800 	mov.w	r8, #0
 8006d8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d92:	f104 0a1a 	add.w	sl, r4, #26
 8006d96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d9a:	1a9b      	subs	r3, r3, r2
 8006d9c:	eba3 0309 	sub.w	r3, r3, r9
 8006da0:	4543      	cmp	r3, r8
 8006da2:	f77f af79 	ble.w	8006c98 <_printf_float+0x250>
 8006da6:	2301      	movs	r3, #1
 8006da8:	4652      	mov	r2, sl
 8006daa:	4631      	mov	r1, r6
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b8      	blx	r7
 8006db0:	3001      	adds	r0, #1
 8006db2:	f43f aeaa 	beq.w	8006b0a <_printf_float+0xc2>
 8006db6:	f108 0801 	add.w	r8, r8, #1
 8006dba:	e7ec      	b.n	8006d96 <_printf_float+0x34e>
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	4631      	mov	r1, r6
 8006dc0:	4642      	mov	r2, r8
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	d1c0      	bne.n	8006d4c <_printf_float+0x304>
 8006dca:	e69e      	b.n	8006b0a <_printf_float+0xc2>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	9205      	str	r2, [sp, #20]
 8006dd4:	47b8      	blx	r7
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	f43f ae97 	beq.w	8006b0a <_printf_float+0xc2>
 8006ddc:	9a05      	ldr	r2, [sp, #20]
 8006dde:	f10b 0b01 	add.w	fp, fp, #1
 8006de2:	e7b9      	b.n	8006d58 <_printf_float+0x310>
 8006de4:	ee18 3a10 	vmov	r3, s16
 8006de8:	4652      	mov	r2, sl
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	d1be      	bne.n	8006d72 <_printf_float+0x32a>
 8006df4:	e689      	b.n	8006b0a <_printf_float+0xc2>
 8006df6:	9a05      	ldr	r2, [sp, #20]
 8006df8:	464b      	mov	r3, r9
 8006dfa:	4442      	add	r2, r8
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4628      	mov	r0, r5
 8006e00:	47b8      	blx	r7
 8006e02:	3001      	adds	r0, #1
 8006e04:	d1c1      	bne.n	8006d8a <_printf_float+0x342>
 8006e06:	e680      	b.n	8006b0a <_printf_float+0xc2>
 8006e08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e0a:	2a01      	cmp	r2, #1
 8006e0c:	dc01      	bgt.n	8006e12 <_printf_float+0x3ca>
 8006e0e:	07db      	lsls	r3, r3, #31
 8006e10:	d538      	bpl.n	8006e84 <_printf_float+0x43c>
 8006e12:	2301      	movs	r3, #1
 8006e14:	4642      	mov	r2, r8
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	f43f ae74 	beq.w	8006b0a <_printf_float+0xc2>
 8006e22:	ee18 3a10 	vmov	r3, s16
 8006e26:	4652      	mov	r2, sl
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f ae6b 	beq.w	8006b0a <_printf_float+0xc2>
 8006e34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f7f9 fe6c 	bl	8000b18 <__aeabi_dcmpeq>
 8006e40:	b9d8      	cbnz	r0, 8006e7a <_printf_float+0x432>
 8006e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e44:	f108 0201 	add.w	r2, r8, #1
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	47b8      	blx	r7
 8006e50:	3001      	adds	r0, #1
 8006e52:	d10e      	bne.n	8006e72 <_printf_float+0x42a>
 8006e54:	e659      	b.n	8006b0a <_printf_float+0xc2>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4652      	mov	r2, sl
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae52 	beq.w	8006b0a <_printf_float+0xc2>
 8006e66:	f108 0801 	add.w	r8, r8, #1
 8006e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	4543      	cmp	r3, r8
 8006e70:	dcf1      	bgt.n	8006e56 <_printf_float+0x40e>
 8006e72:	464b      	mov	r3, r9
 8006e74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e78:	e6dc      	b.n	8006c34 <_printf_float+0x1ec>
 8006e7a:	f04f 0800 	mov.w	r8, #0
 8006e7e:	f104 0a1a 	add.w	sl, r4, #26
 8006e82:	e7f2      	b.n	8006e6a <_printf_float+0x422>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4642      	mov	r2, r8
 8006e88:	e7df      	b.n	8006e4a <_printf_float+0x402>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	464a      	mov	r2, r9
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	f43f ae38 	beq.w	8006b0a <_printf_float+0xc2>
 8006e9a:	f108 0801 	add.w	r8, r8, #1
 8006e9e:	68e3      	ldr	r3, [r4, #12]
 8006ea0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ea2:	1a5b      	subs	r3, r3, r1
 8006ea4:	4543      	cmp	r3, r8
 8006ea6:	dcf0      	bgt.n	8006e8a <_printf_float+0x442>
 8006ea8:	e6fa      	b.n	8006ca0 <_printf_float+0x258>
 8006eaa:	f04f 0800 	mov.w	r8, #0
 8006eae:	f104 0919 	add.w	r9, r4, #25
 8006eb2:	e7f4      	b.n	8006e9e <_printf_float+0x456>

08006eb4 <_printf_common>:
 8006eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb8:	4616      	mov	r6, r2
 8006eba:	4699      	mov	r9, r3
 8006ebc:	688a      	ldr	r2, [r1, #8]
 8006ebe:	690b      	ldr	r3, [r1, #16]
 8006ec0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	bfb8      	it	lt
 8006ec8:	4613      	movlt	r3, r2
 8006eca:	6033      	str	r3, [r6, #0]
 8006ecc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ed0:	4607      	mov	r7, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	b10a      	cbz	r2, 8006eda <_printf_common+0x26>
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	6033      	str	r3, [r6, #0]
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	0699      	lsls	r1, r3, #26
 8006ede:	bf42      	ittt	mi
 8006ee0:	6833      	ldrmi	r3, [r6, #0]
 8006ee2:	3302      	addmi	r3, #2
 8006ee4:	6033      	strmi	r3, [r6, #0]
 8006ee6:	6825      	ldr	r5, [r4, #0]
 8006ee8:	f015 0506 	ands.w	r5, r5, #6
 8006eec:	d106      	bne.n	8006efc <_printf_common+0x48>
 8006eee:	f104 0a19 	add.w	sl, r4, #25
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	6832      	ldr	r2, [r6, #0]
 8006ef6:	1a9b      	subs	r3, r3, r2
 8006ef8:	42ab      	cmp	r3, r5
 8006efa:	dc26      	bgt.n	8006f4a <_printf_common+0x96>
 8006efc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f00:	1e13      	subs	r3, r2, #0
 8006f02:	6822      	ldr	r2, [r4, #0]
 8006f04:	bf18      	it	ne
 8006f06:	2301      	movne	r3, #1
 8006f08:	0692      	lsls	r2, r2, #26
 8006f0a:	d42b      	bmi.n	8006f64 <_printf_common+0xb0>
 8006f0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f10:	4649      	mov	r1, r9
 8006f12:	4638      	mov	r0, r7
 8006f14:	47c0      	blx	r8
 8006f16:	3001      	adds	r0, #1
 8006f18:	d01e      	beq.n	8006f58 <_printf_common+0xa4>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	68e5      	ldr	r5, [r4, #12]
 8006f1e:	6832      	ldr	r2, [r6, #0]
 8006f20:	f003 0306 	and.w	r3, r3, #6
 8006f24:	2b04      	cmp	r3, #4
 8006f26:	bf08      	it	eq
 8006f28:	1aad      	subeq	r5, r5, r2
 8006f2a:	68a3      	ldr	r3, [r4, #8]
 8006f2c:	6922      	ldr	r2, [r4, #16]
 8006f2e:	bf0c      	ite	eq
 8006f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f34:	2500      	movne	r5, #0
 8006f36:	4293      	cmp	r3, r2
 8006f38:	bfc4      	itt	gt
 8006f3a:	1a9b      	subgt	r3, r3, r2
 8006f3c:	18ed      	addgt	r5, r5, r3
 8006f3e:	2600      	movs	r6, #0
 8006f40:	341a      	adds	r4, #26
 8006f42:	42b5      	cmp	r5, r6
 8006f44:	d11a      	bne.n	8006f7c <_printf_common+0xc8>
 8006f46:	2000      	movs	r0, #0
 8006f48:	e008      	b.n	8006f5c <_printf_common+0xa8>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	4652      	mov	r2, sl
 8006f4e:	4649      	mov	r1, r9
 8006f50:	4638      	mov	r0, r7
 8006f52:	47c0      	blx	r8
 8006f54:	3001      	adds	r0, #1
 8006f56:	d103      	bne.n	8006f60 <_printf_common+0xac>
 8006f58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f60:	3501      	adds	r5, #1
 8006f62:	e7c6      	b.n	8006ef2 <_printf_common+0x3e>
 8006f64:	18e1      	adds	r1, r4, r3
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	2030      	movs	r0, #48	; 0x30
 8006f6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f6e:	4422      	add	r2, r4
 8006f70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f78:	3302      	adds	r3, #2
 8006f7a:	e7c7      	b.n	8006f0c <_printf_common+0x58>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	4622      	mov	r2, r4
 8006f80:	4649      	mov	r1, r9
 8006f82:	4638      	mov	r0, r7
 8006f84:	47c0      	blx	r8
 8006f86:	3001      	adds	r0, #1
 8006f88:	d0e6      	beq.n	8006f58 <_printf_common+0xa4>
 8006f8a:	3601      	adds	r6, #1
 8006f8c:	e7d9      	b.n	8006f42 <_printf_common+0x8e>
	...

08006f90 <_printf_i>:
 8006f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f94:	7e0f      	ldrb	r7, [r1, #24]
 8006f96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f98:	2f78      	cmp	r7, #120	; 0x78
 8006f9a:	4691      	mov	r9, r2
 8006f9c:	4680      	mov	r8, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	469a      	mov	sl, r3
 8006fa2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006fa6:	d807      	bhi.n	8006fb8 <_printf_i+0x28>
 8006fa8:	2f62      	cmp	r7, #98	; 0x62
 8006faa:	d80a      	bhi.n	8006fc2 <_printf_i+0x32>
 8006fac:	2f00      	cmp	r7, #0
 8006fae:	f000 80d8 	beq.w	8007162 <_printf_i+0x1d2>
 8006fb2:	2f58      	cmp	r7, #88	; 0x58
 8006fb4:	f000 80a3 	beq.w	80070fe <_printf_i+0x16e>
 8006fb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fc0:	e03a      	b.n	8007038 <_printf_i+0xa8>
 8006fc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fc6:	2b15      	cmp	r3, #21
 8006fc8:	d8f6      	bhi.n	8006fb8 <_printf_i+0x28>
 8006fca:	a101      	add	r1, pc, #4	; (adr r1, 8006fd0 <_printf_i+0x40>)
 8006fcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fd0:	08007029 	.word	0x08007029
 8006fd4:	0800703d 	.word	0x0800703d
 8006fd8:	08006fb9 	.word	0x08006fb9
 8006fdc:	08006fb9 	.word	0x08006fb9
 8006fe0:	08006fb9 	.word	0x08006fb9
 8006fe4:	08006fb9 	.word	0x08006fb9
 8006fe8:	0800703d 	.word	0x0800703d
 8006fec:	08006fb9 	.word	0x08006fb9
 8006ff0:	08006fb9 	.word	0x08006fb9
 8006ff4:	08006fb9 	.word	0x08006fb9
 8006ff8:	08006fb9 	.word	0x08006fb9
 8006ffc:	08007149 	.word	0x08007149
 8007000:	0800706d 	.word	0x0800706d
 8007004:	0800712b 	.word	0x0800712b
 8007008:	08006fb9 	.word	0x08006fb9
 800700c:	08006fb9 	.word	0x08006fb9
 8007010:	0800716b 	.word	0x0800716b
 8007014:	08006fb9 	.word	0x08006fb9
 8007018:	0800706d 	.word	0x0800706d
 800701c:	08006fb9 	.word	0x08006fb9
 8007020:	08006fb9 	.word	0x08006fb9
 8007024:	08007133 	.word	0x08007133
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	1d1a      	adds	r2, r3, #4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	602a      	str	r2, [r5, #0]
 8007030:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007034:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007038:	2301      	movs	r3, #1
 800703a:	e0a3      	b.n	8007184 <_printf_i+0x1f4>
 800703c:	6820      	ldr	r0, [r4, #0]
 800703e:	6829      	ldr	r1, [r5, #0]
 8007040:	0606      	lsls	r6, r0, #24
 8007042:	f101 0304 	add.w	r3, r1, #4
 8007046:	d50a      	bpl.n	800705e <_printf_i+0xce>
 8007048:	680e      	ldr	r6, [r1, #0]
 800704a:	602b      	str	r3, [r5, #0]
 800704c:	2e00      	cmp	r6, #0
 800704e:	da03      	bge.n	8007058 <_printf_i+0xc8>
 8007050:	232d      	movs	r3, #45	; 0x2d
 8007052:	4276      	negs	r6, r6
 8007054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007058:	485e      	ldr	r0, [pc, #376]	; (80071d4 <_printf_i+0x244>)
 800705a:	230a      	movs	r3, #10
 800705c:	e019      	b.n	8007092 <_printf_i+0x102>
 800705e:	680e      	ldr	r6, [r1, #0]
 8007060:	602b      	str	r3, [r5, #0]
 8007062:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007066:	bf18      	it	ne
 8007068:	b236      	sxthne	r6, r6
 800706a:	e7ef      	b.n	800704c <_printf_i+0xbc>
 800706c:	682b      	ldr	r3, [r5, #0]
 800706e:	6820      	ldr	r0, [r4, #0]
 8007070:	1d19      	adds	r1, r3, #4
 8007072:	6029      	str	r1, [r5, #0]
 8007074:	0601      	lsls	r1, r0, #24
 8007076:	d501      	bpl.n	800707c <_printf_i+0xec>
 8007078:	681e      	ldr	r6, [r3, #0]
 800707a:	e002      	b.n	8007082 <_printf_i+0xf2>
 800707c:	0646      	lsls	r6, r0, #25
 800707e:	d5fb      	bpl.n	8007078 <_printf_i+0xe8>
 8007080:	881e      	ldrh	r6, [r3, #0]
 8007082:	4854      	ldr	r0, [pc, #336]	; (80071d4 <_printf_i+0x244>)
 8007084:	2f6f      	cmp	r7, #111	; 0x6f
 8007086:	bf0c      	ite	eq
 8007088:	2308      	moveq	r3, #8
 800708a:	230a      	movne	r3, #10
 800708c:	2100      	movs	r1, #0
 800708e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007092:	6865      	ldr	r5, [r4, #4]
 8007094:	60a5      	str	r5, [r4, #8]
 8007096:	2d00      	cmp	r5, #0
 8007098:	bfa2      	ittt	ge
 800709a:	6821      	ldrge	r1, [r4, #0]
 800709c:	f021 0104 	bicge.w	r1, r1, #4
 80070a0:	6021      	strge	r1, [r4, #0]
 80070a2:	b90e      	cbnz	r6, 80070a8 <_printf_i+0x118>
 80070a4:	2d00      	cmp	r5, #0
 80070a6:	d04d      	beq.n	8007144 <_printf_i+0x1b4>
 80070a8:	4615      	mov	r5, r2
 80070aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80070ae:	fb03 6711 	mls	r7, r3, r1, r6
 80070b2:	5dc7      	ldrb	r7, [r0, r7]
 80070b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070b8:	4637      	mov	r7, r6
 80070ba:	42bb      	cmp	r3, r7
 80070bc:	460e      	mov	r6, r1
 80070be:	d9f4      	bls.n	80070aa <_printf_i+0x11a>
 80070c0:	2b08      	cmp	r3, #8
 80070c2:	d10b      	bne.n	80070dc <_printf_i+0x14c>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	07de      	lsls	r6, r3, #31
 80070c8:	d508      	bpl.n	80070dc <_printf_i+0x14c>
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	6861      	ldr	r1, [r4, #4]
 80070ce:	4299      	cmp	r1, r3
 80070d0:	bfde      	ittt	le
 80070d2:	2330      	movle	r3, #48	; 0x30
 80070d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80070dc:	1b52      	subs	r2, r2, r5
 80070de:	6122      	str	r2, [r4, #16]
 80070e0:	f8cd a000 	str.w	sl, [sp]
 80070e4:	464b      	mov	r3, r9
 80070e6:	aa03      	add	r2, sp, #12
 80070e8:	4621      	mov	r1, r4
 80070ea:	4640      	mov	r0, r8
 80070ec:	f7ff fee2 	bl	8006eb4 <_printf_common>
 80070f0:	3001      	adds	r0, #1
 80070f2:	d14c      	bne.n	800718e <_printf_i+0x1fe>
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070f8:	b004      	add	sp, #16
 80070fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fe:	4835      	ldr	r0, [pc, #212]	; (80071d4 <_printf_i+0x244>)
 8007100:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007104:	6829      	ldr	r1, [r5, #0]
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	f851 6b04 	ldr.w	r6, [r1], #4
 800710c:	6029      	str	r1, [r5, #0]
 800710e:	061d      	lsls	r5, r3, #24
 8007110:	d514      	bpl.n	800713c <_printf_i+0x1ac>
 8007112:	07df      	lsls	r7, r3, #31
 8007114:	bf44      	itt	mi
 8007116:	f043 0320 	orrmi.w	r3, r3, #32
 800711a:	6023      	strmi	r3, [r4, #0]
 800711c:	b91e      	cbnz	r6, 8007126 <_printf_i+0x196>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	f023 0320 	bic.w	r3, r3, #32
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	2310      	movs	r3, #16
 8007128:	e7b0      	b.n	800708c <_printf_i+0xfc>
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	f043 0320 	orr.w	r3, r3, #32
 8007130:	6023      	str	r3, [r4, #0]
 8007132:	2378      	movs	r3, #120	; 0x78
 8007134:	4828      	ldr	r0, [pc, #160]	; (80071d8 <_printf_i+0x248>)
 8007136:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800713a:	e7e3      	b.n	8007104 <_printf_i+0x174>
 800713c:	0659      	lsls	r1, r3, #25
 800713e:	bf48      	it	mi
 8007140:	b2b6      	uxthmi	r6, r6
 8007142:	e7e6      	b.n	8007112 <_printf_i+0x182>
 8007144:	4615      	mov	r5, r2
 8007146:	e7bb      	b.n	80070c0 <_printf_i+0x130>
 8007148:	682b      	ldr	r3, [r5, #0]
 800714a:	6826      	ldr	r6, [r4, #0]
 800714c:	6961      	ldr	r1, [r4, #20]
 800714e:	1d18      	adds	r0, r3, #4
 8007150:	6028      	str	r0, [r5, #0]
 8007152:	0635      	lsls	r5, r6, #24
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	d501      	bpl.n	800715c <_printf_i+0x1cc>
 8007158:	6019      	str	r1, [r3, #0]
 800715a:	e002      	b.n	8007162 <_printf_i+0x1d2>
 800715c:	0670      	lsls	r0, r6, #25
 800715e:	d5fb      	bpl.n	8007158 <_printf_i+0x1c8>
 8007160:	8019      	strh	r1, [r3, #0]
 8007162:	2300      	movs	r3, #0
 8007164:	6123      	str	r3, [r4, #16]
 8007166:	4615      	mov	r5, r2
 8007168:	e7ba      	b.n	80070e0 <_printf_i+0x150>
 800716a:	682b      	ldr	r3, [r5, #0]
 800716c:	1d1a      	adds	r2, r3, #4
 800716e:	602a      	str	r2, [r5, #0]
 8007170:	681d      	ldr	r5, [r3, #0]
 8007172:	6862      	ldr	r2, [r4, #4]
 8007174:	2100      	movs	r1, #0
 8007176:	4628      	mov	r0, r5
 8007178:	f7f9 f85a 	bl	8000230 <memchr>
 800717c:	b108      	cbz	r0, 8007182 <_printf_i+0x1f2>
 800717e:	1b40      	subs	r0, r0, r5
 8007180:	6060      	str	r0, [r4, #4]
 8007182:	6863      	ldr	r3, [r4, #4]
 8007184:	6123      	str	r3, [r4, #16]
 8007186:	2300      	movs	r3, #0
 8007188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800718c:	e7a8      	b.n	80070e0 <_printf_i+0x150>
 800718e:	6923      	ldr	r3, [r4, #16]
 8007190:	462a      	mov	r2, r5
 8007192:	4649      	mov	r1, r9
 8007194:	4640      	mov	r0, r8
 8007196:	47d0      	blx	sl
 8007198:	3001      	adds	r0, #1
 800719a:	d0ab      	beq.n	80070f4 <_printf_i+0x164>
 800719c:	6823      	ldr	r3, [r4, #0]
 800719e:	079b      	lsls	r3, r3, #30
 80071a0:	d413      	bmi.n	80071ca <_printf_i+0x23a>
 80071a2:	68e0      	ldr	r0, [r4, #12]
 80071a4:	9b03      	ldr	r3, [sp, #12]
 80071a6:	4298      	cmp	r0, r3
 80071a8:	bfb8      	it	lt
 80071aa:	4618      	movlt	r0, r3
 80071ac:	e7a4      	b.n	80070f8 <_printf_i+0x168>
 80071ae:	2301      	movs	r3, #1
 80071b0:	4632      	mov	r2, r6
 80071b2:	4649      	mov	r1, r9
 80071b4:	4640      	mov	r0, r8
 80071b6:	47d0      	blx	sl
 80071b8:	3001      	adds	r0, #1
 80071ba:	d09b      	beq.n	80070f4 <_printf_i+0x164>
 80071bc:	3501      	adds	r5, #1
 80071be:	68e3      	ldr	r3, [r4, #12]
 80071c0:	9903      	ldr	r1, [sp, #12]
 80071c2:	1a5b      	subs	r3, r3, r1
 80071c4:	42ab      	cmp	r3, r5
 80071c6:	dcf2      	bgt.n	80071ae <_printf_i+0x21e>
 80071c8:	e7eb      	b.n	80071a2 <_printf_i+0x212>
 80071ca:	2500      	movs	r5, #0
 80071cc:	f104 0619 	add.w	r6, r4, #25
 80071d0:	e7f5      	b.n	80071be <_printf_i+0x22e>
 80071d2:	bf00      	nop
 80071d4:	0800950a 	.word	0x0800950a
 80071d8:	0800951b 	.word	0x0800951b

080071dc <_puts_r>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	460e      	mov	r6, r1
 80071e0:	4605      	mov	r5, r0
 80071e2:	b118      	cbz	r0, 80071ec <_puts_r+0x10>
 80071e4:	6983      	ldr	r3, [r0, #24]
 80071e6:	b90b      	cbnz	r3, 80071ec <_puts_r+0x10>
 80071e8:	f001 f8c2 	bl	8008370 <__sinit>
 80071ec:	69ab      	ldr	r3, [r5, #24]
 80071ee:	68ac      	ldr	r4, [r5, #8]
 80071f0:	b913      	cbnz	r3, 80071f8 <_puts_r+0x1c>
 80071f2:	4628      	mov	r0, r5
 80071f4:	f001 f8bc 	bl	8008370 <__sinit>
 80071f8:	4b2c      	ldr	r3, [pc, #176]	; (80072ac <_puts_r+0xd0>)
 80071fa:	429c      	cmp	r4, r3
 80071fc:	d120      	bne.n	8007240 <_puts_r+0x64>
 80071fe:	686c      	ldr	r4, [r5, #4]
 8007200:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007202:	07db      	lsls	r3, r3, #31
 8007204:	d405      	bmi.n	8007212 <_puts_r+0x36>
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	0598      	lsls	r0, r3, #22
 800720a:	d402      	bmi.n	8007212 <_puts_r+0x36>
 800720c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800720e:	f001 f952 	bl	80084b6 <__retarget_lock_acquire_recursive>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	0719      	lsls	r1, r3, #28
 8007216:	d51d      	bpl.n	8007254 <_puts_r+0x78>
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	b1db      	cbz	r3, 8007254 <_puts_r+0x78>
 800721c:	3e01      	subs	r6, #1
 800721e:	68a3      	ldr	r3, [r4, #8]
 8007220:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007224:	3b01      	subs	r3, #1
 8007226:	60a3      	str	r3, [r4, #8]
 8007228:	bb39      	cbnz	r1, 800727a <_puts_r+0x9e>
 800722a:	2b00      	cmp	r3, #0
 800722c:	da38      	bge.n	80072a0 <_puts_r+0xc4>
 800722e:	4622      	mov	r2, r4
 8007230:	210a      	movs	r1, #10
 8007232:	4628      	mov	r0, r5
 8007234:	f000 f848 	bl	80072c8 <__swbuf_r>
 8007238:	3001      	adds	r0, #1
 800723a:	d011      	beq.n	8007260 <_puts_r+0x84>
 800723c:	250a      	movs	r5, #10
 800723e:	e011      	b.n	8007264 <_puts_r+0x88>
 8007240:	4b1b      	ldr	r3, [pc, #108]	; (80072b0 <_puts_r+0xd4>)
 8007242:	429c      	cmp	r4, r3
 8007244:	d101      	bne.n	800724a <_puts_r+0x6e>
 8007246:	68ac      	ldr	r4, [r5, #8]
 8007248:	e7da      	b.n	8007200 <_puts_r+0x24>
 800724a:	4b1a      	ldr	r3, [pc, #104]	; (80072b4 <_puts_r+0xd8>)
 800724c:	429c      	cmp	r4, r3
 800724e:	bf08      	it	eq
 8007250:	68ec      	ldreq	r4, [r5, #12]
 8007252:	e7d5      	b.n	8007200 <_puts_r+0x24>
 8007254:	4621      	mov	r1, r4
 8007256:	4628      	mov	r0, r5
 8007258:	f000 f888 	bl	800736c <__swsetup_r>
 800725c:	2800      	cmp	r0, #0
 800725e:	d0dd      	beq.n	800721c <_puts_r+0x40>
 8007260:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007266:	07da      	lsls	r2, r3, #31
 8007268:	d405      	bmi.n	8007276 <_puts_r+0x9a>
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	059b      	lsls	r3, r3, #22
 800726e:	d402      	bmi.n	8007276 <_puts_r+0x9a>
 8007270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007272:	f001 f921 	bl	80084b8 <__retarget_lock_release_recursive>
 8007276:	4628      	mov	r0, r5
 8007278:	bd70      	pop	{r4, r5, r6, pc}
 800727a:	2b00      	cmp	r3, #0
 800727c:	da04      	bge.n	8007288 <_puts_r+0xac>
 800727e:	69a2      	ldr	r2, [r4, #24]
 8007280:	429a      	cmp	r2, r3
 8007282:	dc06      	bgt.n	8007292 <_puts_r+0xb6>
 8007284:	290a      	cmp	r1, #10
 8007286:	d004      	beq.n	8007292 <_puts_r+0xb6>
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	6022      	str	r2, [r4, #0]
 800728e:	7019      	strb	r1, [r3, #0]
 8007290:	e7c5      	b.n	800721e <_puts_r+0x42>
 8007292:	4622      	mov	r2, r4
 8007294:	4628      	mov	r0, r5
 8007296:	f000 f817 	bl	80072c8 <__swbuf_r>
 800729a:	3001      	adds	r0, #1
 800729c:	d1bf      	bne.n	800721e <_puts_r+0x42>
 800729e:	e7df      	b.n	8007260 <_puts_r+0x84>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	250a      	movs	r5, #10
 80072a4:	1c5a      	adds	r2, r3, #1
 80072a6:	6022      	str	r2, [r4, #0]
 80072a8:	701d      	strb	r5, [r3, #0]
 80072aa:	e7db      	b.n	8007264 <_puts_r+0x88>
 80072ac:	080095dc 	.word	0x080095dc
 80072b0:	080095fc 	.word	0x080095fc
 80072b4:	080095bc 	.word	0x080095bc

080072b8 <puts>:
 80072b8:	4b02      	ldr	r3, [pc, #8]	; (80072c4 <puts+0xc>)
 80072ba:	4601      	mov	r1, r0
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	f7ff bf8d 	b.w	80071dc <_puts_r>
 80072c2:	bf00      	nop
 80072c4:	20000014 	.word	0x20000014

080072c8 <__swbuf_r>:
 80072c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ca:	460e      	mov	r6, r1
 80072cc:	4614      	mov	r4, r2
 80072ce:	4605      	mov	r5, r0
 80072d0:	b118      	cbz	r0, 80072da <__swbuf_r+0x12>
 80072d2:	6983      	ldr	r3, [r0, #24]
 80072d4:	b90b      	cbnz	r3, 80072da <__swbuf_r+0x12>
 80072d6:	f001 f84b 	bl	8008370 <__sinit>
 80072da:	4b21      	ldr	r3, [pc, #132]	; (8007360 <__swbuf_r+0x98>)
 80072dc:	429c      	cmp	r4, r3
 80072de:	d12b      	bne.n	8007338 <__swbuf_r+0x70>
 80072e0:	686c      	ldr	r4, [r5, #4]
 80072e2:	69a3      	ldr	r3, [r4, #24]
 80072e4:	60a3      	str	r3, [r4, #8]
 80072e6:	89a3      	ldrh	r3, [r4, #12]
 80072e8:	071a      	lsls	r2, r3, #28
 80072ea:	d52f      	bpl.n	800734c <__swbuf_r+0x84>
 80072ec:	6923      	ldr	r3, [r4, #16]
 80072ee:	b36b      	cbz	r3, 800734c <__swbuf_r+0x84>
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	6820      	ldr	r0, [r4, #0]
 80072f4:	1ac0      	subs	r0, r0, r3
 80072f6:	6963      	ldr	r3, [r4, #20]
 80072f8:	b2f6      	uxtb	r6, r6
 80072fa:	4283      	cmp	r3, r0
 80072fc:	4637      	mov	r7, r6
 80072fe:	dc04      	bgt.n	800730a <__swbuf_r+0x42>
 8007300:	4621      	mov	r1, r4
 8007302:	4628      	mov	r0, r5
 8007304:	f000 ffa0 	bl	8008248 <_fflush_r>
 8007308:	bb30      	cbnz	r0, 8007358 <__swbuf_r+0x90>
 800730a:	68a3      	ldr	r3, [r4, #8]
 800730c:	3b01      	subs	r3, #1
 800730e:	60a3      	str	r3, [r4, #8]
 8007310:	6823      	ldr	r3, [r4, #0]
 8007312:	1c5a      	adds	r2, r3, #1
 8007314:	6022      	str	r2, [r4, #0]
 8007316:	701e      	strb	r6, [r3, #0]
 8007318:	6963      	ldr	r3, [r4, #20]
 800731a:	3001      	adds	r0, #1
 800731c:	4283      	cmp	r3, r0
 800731e:	d004      	beq.n	800732a <__swbuf_r+0x62>
 8007320:	89a3      	ldrh	r3, [r4, #12]
 8007322:	07db      	lsls	r3, r3, #31
 8007324:	d506      	bpl.n	8007334 <__swbuf_r+0x6c>
 8007326:	2e0a      	cmp	r6, #10
 8007328:	d104      	bne.n	8007334 <__swbuf_r+0x6c>
 800732a:	4621      	mov	r1, r4
 800732c:	4628      	mov	r0, r5
 800732e:	f000 ff8b 	bl	8008248 <_fflush_r>
 8007332:	b988      	cbnz	r0, 8007358 <__swbuf_r+0x90>
 8007334:	4638      	mov	r0, r7
 8007336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007338:	4b0a      	ldr	r3, [pc, #40]	; (8007364 <__swbuf_r+0x9c>)
 800733a:	429c      	cmp	r4, r3
 800733c:	d101      	bne.n	8007342 <__swbuf_r+0x7a>
 800733e:	68ac      	ldr	r4, [r5, #8]
 8007340:	e7cf      	b.n	80072e2 <__swbuf_r+0x1a>
 8007342:	4b09      	ldr	r3, [pc, #36]	; (8007368 <__swbuf_r+0xa0>)
 8007344:	429c      	cmp	r4, r3
 8007346:	bf08      	it	eq
 8007348:	68ec      	ldreq	r4, [r5, #12]
 800734a:	e7ca      	b.n	80072e2 <__swbuf_r+0x1a>
 800734c:	4621      	mov	r1, r4
 800734e:	4628      	mov	r0, r5
 8007350:	f000 f80c 	bl	800736c <__swsetup_r>
 8007354:	2800      	cmp	r0, #0
 8007356:	d0cb      	beq.n	80072f0 <__swbuf_r+0x28>
 8007358:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800735c:	e7ea      	b.n	8007334 <__swbuf_r+0x6c>
 800735e:	bf00      	nop
 8007360:	080095dc 	.word	0x080095dc
 8007364:	080095fc 	.word	0x080095fc
 8007368:	080095bc 	.word	0x080095bc

0800736c <__swsetup_r>:
 800736c:	4b32      	ldr	r3, [pc, #200]	; (8007438 <__swsetup_r+0xcc>)
 800736e:	b570      	push	{r4, r5, r6, lr}
 8007370:	681d      	ldr	r5, [r3, #0]
 8007372:	4606      	mov	r6, r0
 8007374:	460c      	mov	r4, r1
 8007376:	b125      	cbz	r5, 8007382 <__swsetup_r+0x16>
 8007378:	69ab      	ldr	r3, [r5, #24]
 800737a:	b913      	cbnz	r3, 8007382 <__swsetup_r+0x16>
 800737c:	4628      	mov	r0, r5
 800737e:	f000 fff7 	bl	8008370 <__sinit>
 8007382:	4b2e      	ldr	r3, [pc, #184]	; (800743c <__swsetup_r+0xd0>)
 8007384:	429c      	cmp	r4, r3
 8007386:	d10f      	bne.n	80073a8 <__swsetup_r+0x3c>
 8007388:	686c      	ldr	r4, [r5, #4]
 800738a:	89a3      	ldrh	r3, [r4, #12]
 800738c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007390:	0719      	lsls	r1, r3, #28
 8007392:	d42c      	bmi.n	80073ee <__swsetup_r+0x82>
 8007394:	06dd      	lsls	r5, r3, #27
 8007396:	d411      	bmi.n	80073bc <__swsetup_r+0x50>
 8007398:	2309      	movs	r3, #9
 800739a:	6033      	str	r3, [r6, #0]
 800739c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073a0:	81a3      	strh	r3, [r4, #12]
 80073a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073a6:	e03e      	b.n	8007426 <__swsetup_r+0xba>
 80073a8:	4b25      	ldr	r3, [pc, #148]	; (8007440 <__swsetup_r+0xd4>)
 80073aa:	429c      	cmp	r4, r3
 80073ac:	d101      	bne.n	80073b2 <__swsetup_r+0x46>
 80073ae:	68ac      	ldr	r4, [r5, #8]
 80073b0:	e7eb      	b.n	800738a <__swsetup_r+0x1e>
 80073b2:	4b24      	ldr	r3, [pc, #144]	; (8007444 <__swsetup_r+0xd8>)
 80073b4:	429c      	cmp	r4, r3
 80073b6:	bf08      	it	eq
 80073b8:	68ec      	ldreq	r4, [r5, #12]
 80073ba:	e7e6      	b.n	800738a <__swsetup_r+0x1e>
 80073bc:	0758      	lsls	r0, r3, #29
 80073be:	d512      	bpl.n	80073e6 <__swsetup_r+0x7a>
 80073c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073c2:	b141      	cbz	r1, 80073d6 <__swsetup_r+0x6a>
 80073c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073c8:	4299      	cmp	r1, r3
 80073ca:	d002      	beq.n	80073d2 <__swsetup_r+0x66>
 80073cc:	4630      	mov	r0, r6
 80073ce:	f001 fc89 	bl	8008ce4 <_free_r>
 80073d2:	2300      	movs	r3, #0
 80073d4:	6363      	str	r3, [r4, #52]	; 0x34
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073dc:	81a3      	strh	r3, [r4, #12]
 80073de:	2300      	movs	r3, #0
 80073e0:	6063      	str	r3, [r4, #4]
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f043 0308 	orr.w	r3, r3, #8
 80073ec:	81a3      	strh	r3, [r4, #12]
 80073ee:	6923      	ldr	r3, [r4, #16]
 80073f0:	b94b      	cbnz	r3, 8007406 <__swsetup_r+0x9a>
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80073f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073fc:	d003      	beq.n	8007406 <__swsetup_r+0x9a>
 80073fe:	4621      	mov	r1, r4
 8007400:	4630      	mov	r0, r6
 8007402:	f001 f87f 	bl	8008504 <__smakebuf_r>
 8007406:	89a0      	ldrh	r0, [r4, #12]
 8007408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800740c:	f010 0301 	ands.w	r3, r0, #1
 8007410:	d00a      	beq.n	8007428 <__swsetup_r+0xbc>
 8007412:	2300      	movs	r3, #0
 8007414:	60a3      	str	r3, [r4, #8]
 8007416:	6963      	ldr	r3, [r4, #20]
 8007418:	425b      	negs	r3, r3
 800741a:	61a3      	str	r3, [r4, #24]
 800741c:	6923      	ldr	r3, [r4, #16]
 800741e:	b943      	cbnz	r3, 8007432 <__swsetup_r+0xc6>
 8007420:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007424:	d1ba      	bne.n	800739c <__swsetup_r+0x30>
 8007426:	bd70      	pop	{r4, r5, r6, pc}
 8007428:	0781      	lsls	r1, r0, #30
 800742a:	bf58      	it	pl
 800742c:	6963      	ldrpl	r3, [r4, #20]
 800742e:	60a3      	str	r3, [r4, #8]
 8007430:	e7f4      	b.n	800741c <__swsetup_r+0xb0>
 8007432:	2000      	movs	r0, #0
 8007434:	e7f7      	b.n	8007426 <__swsetup_r+0xba>
 8007436:	bf00      	nop
 8007438:	20000014 	.word	0x20000014
 800743c:	080095dc 	.word	0x080095dc
 8007440:	080095fc 	.word	0x080095fc
 8007444:	080095bc 	.word	0x080095bc

08007448 <quorem>:
 8007448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744c:	6903      	ldr	r3, [r0, #16]
 800744e:	690c      	ldr	r4, [r1, #16]
 8007450:	42a3      	cmp	r3, r4
 8007452:	4607      	mov	r7, r0
 8007454:	f2c0 8081 	blt.w	800755a <quorem+0x112>
 8007458:	3c01      	subs	r4, #1
 800745a:	f101 0814 	add.w	r8, r1, #20
 800745e:	f100 0514 	add.w	r5, r0, #20
 8007462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800746c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007470:	3301      	adds	r3, #1
 8007472:	429a      	cmp	r2, r3
 8007474:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007478:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800747c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007480:	d331      	bcc.n	80074e6 <quorem+0x9e>
 8007482:	f04f 0e00 	mov.w	lr, #0
 8007486:	4640      	mov	r0, r8
 8007488:	46ac      	mov	ip, r5
 800748a:	46f2      	mov	sl, lr
 800748c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007490:	b293      	uxth	r3, r2
 8007492:	fb06 e303 	mla	r3, r6, r3, lr
 8007496:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800749a:	b29b      	uxth	r3, r3
 800749c:	ebaa 0303 	sub.w	r3, sl, r3
 80074a0:	f8dc a000 	ldr.w	sl, [ip]
 80074a4:	0c12      	lsrs	r2, r2, #16
 80074a6:	fa13 f38a 	uxtah	r3, r3, sl
 80074aa:	fb06 e202 	mla	r2, r6, r2, lr
 80074ae:	9300      	str	r3, [sp, #0]
 80074b0:	9b00      	ldr	r3, [sp, #0]
 80074b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074b6:	b292      	uxth	r2, r2
 80074b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80074bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074c0:	f8bd 3000 	ldrh.w	r3, [sp]
 80074c4:	4581      	cmp	r9, r0
 80074c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074ca:	f84c 3b04 	str.w	r3, [ip], #4
 80074ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074d2:	d2db      	bcs.n	800748c <quorem+0x44>
 80074d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80074d8:	b92b      	cbnz	r3, 80074e6 <quorem+0x9e>
 80074da:	9b01      	ldr	r3, [sp, #4]
 80074dc:	3b04      	subs	r3, #4
 80074de:	429d      	cmp	r5, r3
 80074e0:	461a      	mov	r2, r3
 80074e2:	d32e      	bcc.n	8007542 <quorem+0xfa>
 80074e4:	613c      	str	r4, [r7, #16]
 80074e6:	4638      	mov	r0, r7
 80074e8:	f001 fae4 	bl	8008ab4 <__mcmp>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	db24      	blt.n	800753a <quorem+0xf2>
 80074f0:	3601      	adds	r6, #1
 80074f2:	4628      	mov	r0, r5
 80074f4:	f04f 0c00 	mov.w	ip, #0
 80074f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80074fc:	f8d0 e000 	ldr.w	lr, [r0]
 8007500:	b293      	uxth	r3, r2
 8007502:	ebac 0303 	sub.w	r3, ip, r3
 8007506:	0c12      	lsrs	r2, r2, #16
 8007508:	fa13 f38e 	uxtah	r3, r3, lr
 800750c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007510:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007514:	b29b      	uxth	r3, r3
 8007516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800751a:	45c1      	cmp	r9, r8
 800751c:	f840 3b04 	str.w	r3, [r0], #4
 8007520:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007524:	d2e8      	bcs.n	80074f8 <quorem+0xb0>
 8007526:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800752a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800752e:	b922      	cbnz	r2, 800753a <quorem+0xf2>
 8007530:	3b04      	subs	r3, #4
 8007532:	429d      	cmp	r5, r3
 8007534:	461a      	mov	r2, r3
 8007536:	d30a      	bcc.n	800754e <quorem+0x106>
 8007538:	613c      	str	r4, [r7, #16]
 800753a:	4630      	mov	r0, r6
 800753c:	b003      	add	sp, #12
 800753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007542:	6812      	ldr	r2, [r2, #0]
 8007544:	3b04      	subs	r3, #4
 8007546:	2a00      	cmp	r2, #0
 8007548:	d1cc      	bne.n	80074e4 <quorem+0x9c>
 800754a:	3c01      	subs	r4, #1
 800754c:	e7c7      	b.n	80074de <quorem+0x96>
 800754e:	6812      	ldr	r2, [r2, #0]
 8007550:	3b04      	subs	r3, #4
 8007552:	2a00      	cmp	r2, #0
 8007554:	d1f0      	bne.n	8007538 <quorem+0xf0>
 8007556:	3c01      	subs	r4, #1
 8007558:	e7eb      	b.n	8007532 <quorem+0xea>
 800755a:	2000      	movs	r0, #0
 800755c:	e7ee      	b.n	800753c <quorem+0xf4>
	...

08007560 <_dtoa_r>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	ed2d 8b04 	vpush	{d8-d9}
 8007568:	ec57 6b10 	vmov	r6, r7, d0
 800756c:	b093      	sub	sp, #76	; 0x4c
 800756e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007570:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007574:	9106      	str	r1, [sp, #24]
 8007576:	ee10 aa10 	vmov	sl, s0
 800757a:	4604      	mov	r4, r0
 800757c:	9209      	str	r2, [sp, #36]	; 0x24
 800757e:	930c      	str	r3, [sp, #48]	; 0x30
 8007580:	46bb      	mov	fp, r7
 8007582:	b975      	cbnz	r5, 80075a2 <_dtoa_r+0x42>
 8007584:	2010      	movs	r0, #16
 8007586:	f000 fffd 	bl	8008584 <malloc>
 800758a:	4602      	mov	r2, r0
 800758c:	6260      	str	r0, [r4, #36]	; 0x24
 800758e:	b920      	cbnz	r0, 800759a <_dtoa_r+0x3a>
 8007590:	4ba7      	ldr	r3, [pc, #668]	; (8007830 <_dtoa_r+0x2d0>)
 8007592:	21ea      	movs	r1, #234	; 0xea
 8007594:	48a7      	ldr	r0, [pc, #668]	; (8007834 <_dtoa_r+0x2d4>)
 8007596:	f001 fe45 	bl	8009224 <__assert_func>
 800759a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800759e:	6005      	str	r5, [r0, #0]
 80075a0:	60c5      	str	r5, [r0, #12]
 80075a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075a4:	6819      	ldr	r1, [r3, #0]
 80075a6:	b151      	cbz	r1, 80075be <_dtoa_r+0x5e>
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	604a      	str	r2, [r1, #4]
 80075ac:	2301      	movs	r3, #1
 80075ae:	4093      	lsls	r3, r2
 80075b0:	608b      	str	r3, [r1, #8]
 80075b2:	4620      	mov	r0, r4
 80075b4:	f001 f83c 	bl	8008630 <_Bfree>
 80075b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	1e3b      	subs	r3, r7, #0
 80075c0:	bfaa      	itet	ge
 80075c2:	2300      	movge	r3, #0
 80075c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80075c8:	f8c8 3000 	strge.w	r3, [r8]
 80075cc:	4b9a      	ldr	r3, [pc, #616]	; (8007838 <_dtoa_r+0x2d8>)
 80075ce:	bfbc      	itt	lt
 80075d0:	2201      	movlt	r2, #1
 80075d2:	f8c8 2000 	strlt.w	r2, [r8]
 80075d6:	ea33 030b 	bics.w	r3, r3, fp
 80075da:	d11b      	bne.n	8007614 <_dtoa_r+0xb4>
 80075dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075de:	f242 730f 	movw	r3, #9999	; 0x270f
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075e8:	4333      	orrs	r3, r6
 80075ea:	f000 8592 	beq.w	8008112 <_dtoa_r+0xbb2>
 80075ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075f0:	b963      	cbnz	r3, 800760c <_dtoa_r+0xac>
 80075f2:	4b92      	ldr	r3, [pc, #584]	; (800783c <_dtoa_r+0x2dc>)
 80075f4:	e022      	b.n	800763c <_dtoa_r+0xdc>
 80075f6:	4b92      	ldr	r3, [pc, #584]	; (8007840 <_dtoa_r+0x2e0>)
 80075f8:	9301      	str	r3, [sp, #4]
 80075fa:	3308      	adds	r3, #8
 80075fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	9801      	ldr	r0, [sp, #4]
 8007602:	b013      	add	sp, #76	; 0x4c
 8007604:	ecbd 8b04 	vpop	{d8-d9}
 8007608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760c:	4b8b      	ldr	r3, [pc, #556]	; (800783c <_dtoa_r+0x2dc>)
 800760e:	9301      	str	r3, [sp, #4]
 8007610:	3303      	adds	r3, #3
 8007612:	e7f3      	b.n	80075fc <_dtoa_r+0x9c>
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	4650      	mov	r0, sl
 800761a:	4659      	mov	r1, fp
 800761c:	f7f9 fa7c 	bl	8000b18 <__aeabi_dcmpeq>
 8007620:	ec4b ab19 	vmov	d9, sl, fp
 8007624:	4680      	mov	r8, r0
 8007626:	b158      	cbz	r0, 8007640 <_dtoa_r+0xe0>
 8007628:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800762a:	2301      	movs	r3, #1
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 856b 	beq.w	800810c <_dtoa_r+0xbac>
 8007636:	4883      	ldr	r0, [pc, #524]	; (8007844 <_dtoa_r+0x2e4>)
 8007638:	6018      	str	r0, [r3, #0]
 800763a:	1e43      	subs	r3, r0, #1
 800763c:	9301      	str	r3, [sp, #4]
 800763e:	e7df      	b.n	8007600 <_dtoa_r+0xa0>
 8007640:	ec4b ab10 	vmov	d0, sl, fp
 8007644:	aa10      	add	r2, sp, #64	; 0x40
 8007646:	a911      	add	r1, sp, #68	; 0x44
 8007648:	4620      	mov	r0, r4
 800764a:	f001 fad9 	bl	8008c00 <__d2b>
 800764e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007652:	ee08 0a10 	vmov	s16, r0
 8007656:	2d00      	cmp	r5, #0
 8007658:	f000 8084 	beq.w	8007764 <_dtoa_r+0x204>
 800765c:	ee19 3a90 	vmov	r3, s19
 8007660:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007664:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007668:	4656      	mov	r6, sl
 800766a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800766e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007672:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007676:	4b74      	ldr	r3, [pc, #464]	; (8007848 <_dtoa_r+0x2e8>)
 8007678:	2200      	movs	r2, #0
 800767a:	4630      	mov	r0, r6
 800767c:	4639      	mov	r1, r7
 800767e:	f7f8 fe2b 	bl	80002d8 <__aeabi_dsub>
 8007682:	a365      	add	r3, pc, #404	; (adr r3, 8007818 <_dtoa_r+0x2b8>)
 8007684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007688:	f7f8 ffde 	bl	8000648 <__aeabi_dmul>
 800768c:	a364      	add	r3, pc, #400	; (adr r3, 8007820 <_dtoa_r+0x2c0>)
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	f7f8 fe23 	bl	80002dc <__adddf3>
 8007696:	4606      	mov	r6, r0
 8007698:	4628      	mov	r0, r5
 800769a:	460f      	mov	r7, r1
 800769c:	f7f8 ff6a 	bl	8000574 <__aeabi_i2d>
 80076a0:	a361      	add	r3, pc, #388	; (adr r3, 8007828 <_dtoa_r+0x2c8>)
 80076a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a6:	f7f8 ffcf 	bl	8000648 <__aeabi_dmul>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4630      	mov	r0, r6
 80076b0:	4639      	mov	r1, r7
 80076b2:	f7f8 fe13 	bl	80002dc <__adddf3>
 80076b6:	4606      	mov	r6, r0
 80076b8:	460f      	mov	r7, r1
 80076ba:	f7f9 fa75 	bl	8000ba8 <__aeabi_d2iz>
 80076be:	2200      	movs	r2, #0
 80076c0:	9000      	str	r0, [sp, #0]
 80076c2:	2300      	movs	r3, #0
 80076c4:	4630      	mov	r0, r6
 80076c6:	4639      	mov	r1, r7
 80076c8:	f7f9 fa30 	bl	8000b2c <__aeabi_dcmplt>
 80076cc:	b150      	cbz	r0, 80076e4 <_dtoa_r+0x184>
 80076ce:	9800      	ldr	r0, [sp, #0]
 80076d0:	f7f8 ff50 	bl	8000574 <__aeabi_i2d>
 80076d4:	4632      	mov	r2, r6
 80076d6:	463b      	mov	r3, r7
 80076d8:	f7f9 fa1e 	bl	8000b18 <__aeabi_dcmpeq>
 80076dc:	b910      	cbnz	r0, 80076e4 <_dtoa_r+0x184>
 80076de:	9b00      	ldr	r3, [sp, #0]
 80076e0:	3b01      	subs	r3, #1
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	9b00      	ldr	r3, [sp, #0]
 80076e6:	2b16      	cmp	r3, #22
 80076e8:	d85a      	bhi.n	80077a0 <_dtoa_r+0x240>
 80076ea:	9a00      	ldr	r2, [sp, #0]
 80076ec:	4b57      	ldr	r3, [pc, #348]	; (800784c <_dtoa_r+0x2ec>)
 80076ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	ec51 0b19 	vmov	r0, r1, d9
 80076fa:	f7f9 fa17 	bl	8000b2c <__aeabi_dcmplt>
 80076fe:	2800      	cmp	r0, #0
 8007700:	d050      	beq.n	80077a4 <_dtoa_r+0x244>
 8007702:	9b00      	ldr	r3, [sp, #0]
 8007704:	3b01      	subs	r3, #1
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	2300      	movs	r3, #0
 800770a:	930b      	str	r3, [sp, #44]	; 0x2c
 800770c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800770e:	1b5d      	subs	r5, r3, r5
 8007710:	1e6b      	subs	r3, r5, #1
 8007712:	9305      	str	r3, [sp, #20]
 8007714:	bf45      	ittet	mi
 8007716:	f1c5 0301 	rsbmi	r3, r5, #1
 800771a:	9304      	strmi	r3, [sp, #16]
 800771c:	2300      	movpl	r3, #0
 800771e:	2300      	movmi	r3, #0
 8007720:	bf4c      	ite	mi
 8007722:	9305      	strmi	r3, [sp, #20]
 8007724:	9304      	strpl	r3, [sp, #16]
 8007726:	9b00      	ldr	r3, [sp, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	db3d      	blt.n	80077a8 <_dtoa_r+0x248>
 800772c:	9b05      	ldr	r3, [sp, #20]
 800772e:	9a00      	ldr	r2, [sp, #0]
 8007730:	920a      	str	r2, [sp, #40]	; 0x28
 8007732:	4413      	add	r3, r2
 8007734:	9305      	str	r3, [sp, #20]
 8007736:	2300      	movs	r3, #0
 8007738:	9307      	str	r3, [sp, #28]
 800773a:	9b06      	ldr	r3, [sp, #24]
 800773c:	2b09      	cmp	r3, #9
 800773e:	f200 8089 	bhi.w	8007854 <_dtoa_r+0x2f4>
 8007742:	2b05      	cmp	r3, #5
 8007744:	bfc4      	itt	gt
 8007746:	3b04      	subgt	r3, #4
 8007748:	9306      	strgt	r3, [sp, #24]
 800774a:	9b06      	ldr	r3, [sp, #24]
 800774c:	f1a3 0302 	sub.w	r3, r3, #2
 8007750:	bfcc      	ite	gt
 8007752:	2500      	movgt	r5, #0
 8007754:	2501      	movle	r5, #1
 8007756:	2b03      	cmp	r3, #3
 8007758:	f200 8087 	bhi.w	800786a <_dtoa_r+0x30a>
 800775c:	e8df f003 	tbb	[pc, r3]
 8007760:	59383a2d 	.word	0x59383a2d
 8007764:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007768:	441d      	add	r5, r3
 800776a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800776e:	2b20      	cmp	r3, #32
 8007770:	bfc1      	itttt	gt
 8007772:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007776:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800777a:	fa0b f303 	lslgt.w	r3, fp, r3
 800777e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007782:	bfda      	itte	le
 8007784:	f1c3 0320 	rsble	r3, r3, #32
 8007788:	fa06 f003 	lslle.w	r0, r6, r3
 800778c:	4318      	orrgt	r0, r3
 800778e:	f7f8 fee1 	bl	8000554 <__aeabi_ui2d>
 8007792:	2301      	movs	r3, #1
 8007794:	4606      	mov	r6, r0
 8007796:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800779a:	3d01      	subs	r5, #1
 800779c:	930e      	str	r3, [sp, #56]	; 0x38
 800779e:	e76a      	b.n	8007676 <_dtoa_r+0x116>
 80077a0:	2301      	movs	r3, #1
 80077a2:	e7b2      	b.n	800770a <_dtoa_r+0x1aa>
 80077a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80077a6:	e7b1      	b.n	800770c <_dtoa_r+0x1ac>
 80077a8:	9b04      	ldr	r3, [sp, #16]
 80077aa:	9a00      	ldr	r2, [sp, #0]
 80077ac:	1a9b      	subs	r3, r3, r2
 80077ae:	9304      	str	r3, [sp, #16]
 80077b0:	4253      	negs	r3, r2
 80077b2:	9307      	str	r3, [sp, #28]
 80077b4:	2300      	movs	r3, #0
 80077b6:	930a      	str	r3, [sp, #40]	; 0x28
 80077b8:	e7bf      	b.n	800773a <_dtoa_r+0x1da>
 80077ba:	2300      	movs	r3, #0
 80077bc:	9308      	str	r3, [sp, #32]
 80077be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	dc55      	bgt.n	8007870 <_dtoa_r+0x310>
 80077c4:	2301      	movs	r3, #1
 80077c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80077ca:	461a      	mov	r2, r3
 80077cc:	9209      	str	r2, [sp, #36]	; 0x24
 80077ce:	e00c      	b.n	80077ea <_dtoa_r+0x28a>
 80077d0:	2301      	movs	r3, #1
 80077d2:	e7f3      	b.n	80077bc <_dtoa_r+0x25c>
 80077d4:	2300      	movs	r3, #0
 80077d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077d8:	9308      	str	r3, [sp, #32]
 80077da:	9b00      	ldr	r3, [sp, #0]
 80077dc:	4413      	add	r3, r2
 80077de:	9302      	str	r3, [sp, #8]
 80077e0:	3301      	adds	r3, #1
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	9303      	str	r3, [sp, #12]
 80077e6:	bfb8      	it	lt
 80077e8:	2301      	movlt	r3, #1
 80077ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80077ec:	2200      	movs	r2, #0
 80077ee:	6042      	str	r2, [r0, #4]
 80077f0:	2204      	movs	r2, #4
 80077f2:	f102 0614 	add.w	r6, r2, #20
 80077f6:	429e      	cmp	r6, r3
 80077f8:	6841      	ldr	r1, [r0, #4]
 80077fa:	d93d      	bls.n	8007878 <_dtoa_r+0x318>
 80077fc:	4620      	mov	r0, r4
 80077fe:	f000 fed7 	bl	80085b0 <_Balloc>
 8007802:	9001      	str	r0, [sp, #4]
 8007804:	2800      	cmp	r0, #0
 8007806:	d13b      	bne.n	8007880 <_dtoa_r+0x320>
 8007808:	4b11      	ldr	r3, [pc, #68]	; (8007850 <_dtoa_r+0x2f0>)
 800780a:	4602      	mov	r2, r0
 800780c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007810:	e6c0      	b.n	8007594 <_dtoa_r+0x34>
 8007812:	2301      	movs	r3, #1
 8007814:	e7df      	b.n	80077d6 <_dtoa_r+0x276>
 8007816:	bf00      	nop
 8007818:	636f4361 	.word	0x636f4361
 800781c:	3fd287a7 	.word	0x3fd287a7
 8007820:	8b60c8b3 	.word	0x8b60c8b3
 8007824:	3fc68a28 	.word	0x3fc68a28
 8007828:	509f79fb 	.word	0x509f79fb
 800782c:	3fd34413 	.word	0x3fd34413
 8007830:	08009539 	.word	0x08009539
 8007834:	08009550 	.word	0x08009550
 8007838:	7ff00000 	.word	0x7ff00000
 800783c:	08009535 	.word	0x08009535
 8007840:	0800952c 	.word	0x0800952c
 8007844:	08009509 	.word	0x08009509
 8007848:	3ff80000 	.word	0x3ff80000
 800784c:	080096a0 	.word	0x080096a0
 8007850:	080095ab 	.word	0x080095ab
 8007854:	2501      	movs	r5, #1
 8007856:	2300      	movs	r3, #0
 8007858:	9306      	str	r3, [sp, #24]
 800785a:	9508      	str	r5, [sp, #32]
 800785c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007860:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007864:	2200      	movs	r2, #0
 8007866:	2312      	movs	r3, #18
 8007868:	e7b0      	b.n	80077cc <_dtoa_r+0x26c>
 800786a:	2301      	movs	r3, #1
 800786c:	9308      	str	r3, [sp, #32]
 800786e:	e7f5      	b.n	800785c <_dtoa_r+0x2fc>
 8007870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007872:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007876:	e7b8      	b.n	80077ea <_dtoa_r+0x28a>
 8007878:	3101      	adds	r1, #1
 800787a:	6041      	str	r1, [r0, #4]
 800787c:	0052      	lsls	r2, r2, #1
 800787e:	e7b8      	b.n	80077f2 <_dtoa_r+0x292>
 8007880:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007882:	9a01      	ldr	r2, [sp, #4]
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	2b0e      	cmp	r3, #14
 800788a:	f200 809d 	bhi.w	80079c8 <_dtoa_r+0x468>
 800788e:	2d00      	cmp	r5, #0
 8007890:	f000 809a 	beq.w	80079c8 <_dtoa_r+0x468>
 8007894:	9b00      	ldr	r3, [sp, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	dd32      	ble.n	8007900 <_dtoa_r+0x3a0>
 800789a:	4ab7      	ldr	r2, [pc, #732]	; (8007b78 <_dtoa_r+0x618>)
 800789c:	f003 030f 	and.w	r3, r3, #15
 80078a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078a8:	9b00      	ldr	r3, [sp, #0]
 80078aa:	05d8      	lsls	r0, r3, #23
 80078ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80078b0:	d516      	bpl.n	80078e0 <_dtoa_r+0x380>
 80078b2:	4bb2      	ldr	r3, [pc, #712]	; (8007b7c <_dtoa_r+0x61c>)
 80078b4:	ec51 0b19 	vmov	r0, r1, d9
 80078b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078bc:	f7f8 ffee 	bl	800089c <__aeabi_ddiv>
 80078c0:	f007 070f 	and.w	r7, r7, #15
 80078c4:	4682      	mov	sl, r0
 80078c6:	468b      	mov	fp, r1
 80078c8:	2503      	movs	r5, #3
 80078ca:	4eac      	ldr	r6, [pc, #688]	; (8007b7c <_dtoa_r+0x61c>)
 80078cc:	b957      	cbnz	r7, 80078e4 <_dtoa_r+0x384>
 80078ce:	4642      	mov	r2, r8
 80078d0:	464b      	mov	r3, r9
 80078d2:	4650      	mov	r0, sl
 80078d4:	4659      	mov	r1, fp
 80078d6:	f7f8 ffe1 	bl	800089c <__aeabi_ddiv>
 80078da:	4682      	mov	sl, r0
 80078dc:	468b      	mov	fp, r1
 80078de:	e028      	b.n	8007932 <_dtoa_r+0x3d2>
 80078e0:	2502      	movs	r5, #2
 80078e2:	e7f2      	b.n	80078ca <_dtoa_r+0x36a>
 80078e4:	07f9      	lsls	r1, r7, #31
 80078e6:	d508      	bpl.n	80078fa <_dtoa_r+0x39a>
 80078e8:	4640      	mov	r0, r8
 80078ea:	4649      	mov	r1, r9
 80078ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80078f0:	f7f8 feaa 	bl	8000648 <__aeabi_dmul>
 80078f4:	3501      	adds	r5, #1
 80078f6:	4680      	mov	r8, r0
 80078f8:	4689      	mov	r9, r1
 80078fa:	107f      	asrs	r7, r7, #1
 80078fc:	3608      	adds	r6, #8
 80078fe:	e7e5      	b.n	80078cc <_dtoa_r+0x36c>
 8007900:	f000 809b 	beq.w	8007a3a <_dtoa_r+0x4da>
 8007904:	9b00      	ldr	r3, [sp, #0]
 8007906:	4f9d      	ldr	r7, [pc, #628]	; (8007b7c <_dtoa_r+0x61c>)
 8007908:	425e      	negs	r6, r3
 800790a:	4b9b      	ldr	r3, [pc, #620]	; (8007b78 <_dtoa_r+0x618>)
 800790c:	f006 020f 	and.w	r2, r6, #15
 8007910:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007918:	ec51 0b19 	vmov	r0, r1, d9
 800791c:	f7f8 fe94 	bl	8000648 <__aeabi_dmul>
 8007920:	1136      	asrs	r6, r6, #4
 8007922:	4682      	mov	sl, r0
 8007924:	468b      	mov	fp, r1
 8007926:	2300      	movs	r3, #0
 8007928:	2502      	movs	r5, #2
 800792a:	2e00      	cmp	r6, #0
 800792c:	d17a      	bne.n	8007a24 <_dtoa_r+0x4c4>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1d3      	bne.n	80078da <_dtoa_r+0x37a>
 8007932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007934:	2b00      	cmp	r3, #0
 8007936:	f000 8082 	beq.w	8007a3e <_dtoa_r+0x4de>
 800793a:	4b91      	ldr	r3, [pc, #580]	; (8007b80 <_dtoa_r+0x620>)
 800793c:	2200      	movs	r2, #0
 800793e:	4650      	mov	r0, sl
 8007940:	4659      	mov	r1, fp
 8007942:	f7f9 f8f3 	bl	8000b2c <__aeabi_dcmplt>
 8007946:	2800      	cmp	r0, #0
 8007948:	d079      	beq.n	8007a3e <_dtoa_r+0x4de>
 800794a:	9b03      	ldr	r3, [sp, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d076      	beq.n	8007a3e <_dtoa_r+0x4de>
 8007950:	9b02      	ldr	r3, [sp, #8]
 8007952:	2b00      	cmp	r3, #0
 8007954:	dd36      	ble.n	80079c4 <_dtoa_r+0x464>
 8007956:	9b00      	ldr	r3, [sp, #0]
 8007958:	4650      	mov	r0, sl
 800795a:	4659      	mov	r1, fp
 800795c:	1e5f      	subs	r7, r3, #1
 800795e:	2200      	movs	r2, #0
 8007960:	4b88      	ldr	r3, [pc, #544]	; (8007b84 <_dtoa_r+0x624>)
 8007962:	f7f8 fe71 	bl	8000648 <__aeabi_dmul>
 8007966:	9e02      	ldr	r6, [sp, #8]
 8007968:	4682      	mov	sl, r0
 800796a:	468b      	mov	fp, r1
 800796c:	3501      	adds	r5, #1
 800796e:	4628      	mov	r0, r5
 8007970:	f7f8 fe00 	bl	8000574 <__aeabi_i2d>
 8007974:	4652      	mov	r2, sl
 8007976:	465b      	mov	r3, fp
 8007978:	f7f8 fe66 	bl	8000648 <__aeabi_dmul>
 800797c:	4b82      	ldr	r3, [pc, #520]	; (8007b88 <_dtoa_r+0x628>)
 800797e:	2200      	movs	r2, #0
 8007980:	f7f8 fcac 	bl	80002dc <__adddf3>
 8007984:	46d0      	mov	r8, sl
 8007986:	46d9      	mov	r9, fp
 8007988:	4682      	mov	sl, r0
 800798a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800798e:	2e00      	cmp	r6, #0
 8007990:	d158      	bne.n	8007a44 <_dtoa_r+0x4e4>
 8007992:	4b7e      	ldr	r3, [pc, #504]	; (8007b8c <_dtoa_r+0x62c>)
 8007994:	2200      	movs	r2, #0
 8007996:	4640      	mov	r0, r8
 8007998:	4649      	mov	r1, r9
 800799a:	f7f8 fc9d 	bl	80002d8 <__aeabi_dsub>
 800799e:	4652      	mov	r2, sl
 80079a0:	465b      	mov	r3, fp
 80079a2:	4680      	mov	r8, r0
 80079a4:	4689      	mov	r9, r1
 80079a6:	f7f9 f8df 	bl	8000b68 <__aeabi_dcmpgt>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f040 8295 	bne.w	8007eda <_dtoa_r+0x97a>
 80079b0:	4652      	mov	r2, sl
 80079b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80079b6:	4640      	mov	r0, r8
 80079b8:	4649      	mov	r1, r9
 80079ba:	f7f9 f8b7 	bl	8000b2c <__aeabi_dcmplt>
 80079be:	2800      	cmp	r0, #0
 80079c0:	f040 8289 	bne.w	8007ed6 <_dtoa_r+0x976>
 80079c4:	ec5b ab19 	vmov	sl, fp, d9
 80079c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f2c0 8148 	blt.w	8007c60 <_dtoa_r+0x700>
 80079d0:	9a00      	ldr	r2, [sp, #0]
 80079d2:	2a0e      	cmp	r2, #14
 80079d4:	f300 8144 	bgt.w	8007c60 <_dtoa_r+0x700>
 80079d8:	4b67      	ldr	r3, [pc, #412]	; (8007b78 <_dtoa_r+0x618>)
 80079da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f280 80d5 	bge.w	8007b94 <_dtoa_r+0x634>
 80079ea:	9b03      	ldr	r3, [sp, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f300 80d1 	bgt.w	8007b94 <_dtoa_r+0x634>
 80079f2:	f040 826f 	bne.w	8007ed4 <_dtoa_r+0x974>
 80079f6:	4b65      	ldr	r3, [pc, #404]	; (8007b8c <_dtoa_r+0x62c>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	4640      	mov	r0, r8
 80079fc:	4649      	mov	r1, r9
 80079fe:	f7f8 fe23 	bl	8000648 <__aeabi_dmul>
 8007a02:	4652      	mov	r2, sl
 8007a04:	465b      	mov	r3, fp
 8007a06:	f7f9 f8a5 	bl	8000b54 <__aeabi_dcmpge>
 8007a0a:	9e03      	ldr	r6, [sp, #12]
 8007a0c:	4637      	mov	r7, r6
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	f040 8245 	bne.w	8007e9e <_dtoa_r+0x93e>
 8007a14:	9d01      	ldr	r5, [sp, #4]
 8007a16:	2331      	movs	r3, #49	; 0x31
 8007a18:	f805 3b01 	strb.w	r3, [r5], #1
 8007a1c:	9b00      	ldr	r3, [sp, #0]
 8007a1e:	3301      	adds	r3, #1
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	e240      	b.n	8007ea6 <_dtoa_r+0x946>
 8007a24:	07f2      	lsls	r2, r6, #31
 8007a26:	d505      	bpl.n	8007a34 <_dtoa_r+0x4d4>
 8007a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a2c:	f7f8 fe0c 	bl	8000648 <__aeabi_dmul>
 8007a30:	3501      	adds	r5, #1
 8007a32:	2301      	movs	r3, #1
 8007a34:	1076      	asrs	r6, r6, #1
 8007a36:	3708      	adds	r7, #8
 8007a38:	e777      	b.n	800792a <_dtoa_r+0x3ca>
 8007a3a:	2502      	movs	r5, #2
 8007a3c:	e779      	b.n	8007932 <_dtoa_r+0x3d2>
 8007a3e:	9f00      	ldr	r7, [sp, #0]
 8007a40:	9e03      	ldr	r6, [sp, #12]
 8007a42:	e794      	b.n	800796e <_dtoa_r+0x40e>
 8007a44:	9901      	ldr	r1, [sp, #4]
 8007a46:	4b4c      	ldr	r3, [pc, #304]	; (8007b78 <_dtoa_r+0x618>)
 8007a48:	4431      	add	r1, r6
 8007a4a:	910d      	str	r1, [sp, #52]	; 0x34
 8007a4c:	9908      	ldr	r1, [sp, #32]
 8007a4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a56:	2900      	cmp	r1, #0
 8007a58:	d043      	beq.n	8007ae2 <_dtoa_r+0x582>
 8007a5a:	494d      	ldr	r1, [pc, #308]	; (8007b90 <_dtoa_r+0x630>)
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	f7f8 ff1d 	bl	800089c <__aeabi_ddiv>
 8007a62:	4652      	mov	r2, sl
 8007a64:	465b      	mov	r3, fp
 8007a66:	f7f8 fc37 	bl	80002d8 <__aeabi_dsub>
 8007a6a:	9d01      	ldr	r5, [sp, #4]
 8007a6c:	4682      	mov	sl, r0
 8007a6e:	468b      	mov	fp, r1
 8007a70:	4649      	mov	r1, r9
 8007a72:	4640      	mov	r0, r8
 8007a74:	f7f9 f898 	bl	8000ba8 <__aeabi_d2iz>
 8007a78:	4606      	mov	r6, r0
 8007a7a:	f7f8 fd7b 	bl	8000574 <__aeabi_i2d>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	460b      	mov	r3, r1
 8007a82:	4640      	mov	r0, r8
 8007a84:	4649      	mov	r1, r9
 8007a86:	f7f8 fc27 	bl	80002d8 <__aeabi_dsub>
 8007a8a:	3630      	adds	r6, #48	; 0x30
 8007a8c:	f805 6b01 	strb.w	r6, [r5], #1
 8007a90:	4652      	mov	r2, sl
 8007a92:	465b      	mov	r3, fp
 8007a94:	4680      	mov	r8, r0
 8007a96:	4689      	mov	r9, r1
 8007a98:	f7f9 f848 	bl	8000b2c <__aeabi_dcmplt>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	d163      	bne.n	8007b68 <_dtoa_r+0x608>
 8007aa0:	4642      	mov	r2, r8
 8007aa2:	464b      	mov	r3, r9
 8007aa4:	4936      	ldr	r1, [pc, #216]	; (8007b80 <_dtoa_r+0x620>)
 8007aa6:	2000      	movs	r0, #0
 8007aa8:	f7f8 fc16 	bl	80002d8 <__aeabi_dsub>
 8007aac:	4652      	mov	r2, sl
 8007aae:	465b      	mov	r3, fp
 8007ab0:	f7f9 f83c 	bl	8000b2c <__aeabi_dcmplt>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	f040 80b5 	bne.w	8007c24 <_dtoa_r+0x6c4>
 8007aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007abc:	429d      	cmp	r5, r3
 8007abe:	d081      	beq.n	80079c4 <_dtoa_r+0x464>
 8007ac0:	4b30      	ldr	r3, [pc, #192]	; (8007b84 <_dtoa_r+0x624>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	4650      	mov	r0, sl
 8007ac6:	4659      	mov	r1, fp
 8007ac8:	f7f8 fdbe 	bl	8000648 <__aeabi_dmul>
 8007acc:	4b2d      	ldr	r3, [pc, #180]	; (8007b84 <_dtoa_r+0x624>)
 8007ace:	4682      	mov	sl, r0
 8007ad0:	468b      	mov	fp, r1
 8007ad2:	4640      	mov	r0, r8
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f7f8 fdb6 	bl	8000648 <__aeabi_dmul>
 8007adc:	4680      	mov	r8, r0
 8007ade:	4689      	mov	r9, r1
 8007ae0:	e7c6      	b.n	8007a70 <_dtoa_r+0x510>
 8007ae2:	4650      	mov	r0, sl
 8007ae4:	4659      	mov	r1, fp
 8007ae6:	f7f8 fdaf 	bl	8000648 <__aeabi_dmul>
 8007aea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007aec:	9d01      	ldr	r5, [sp, #4]
 8007aee:	930f      	str	r3, [sp, #60]	; 0x3c
 8007af0:	4682      	mov	sl, r0
 8007af2:	468b      	mov	fp, r1
 8007af4:	4649      	mov	r1, r9
 8007af6:	4640      	mov	r0, r8
 8007af8:	f7f9 f856 	bl	8000ba8 <__aeabi_d2iz>
 8007afc:	4606      	mov	r6, r0
 8007afe:	f7f8 fd39 	bl	8000574 <__aeabi_i2d>
 8007b02:	3630      	adds	r6, #48	; 0x30
 8007b04:	4602      	mov	r2, r0
 8007b06:	460b      	mov	r3, r1
 8007b08:	4640      	mov	r0, r8
 8007b0a:	4649      	mov	r1, r9
 8007b0c:	f7f8 fbe4 	bl	80002d8 <__aeabi_dsub>
 8007b10:	f805 6b01 	strb.w	r6, [r5], #1
 8007b14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b16:	429d      	cmp	r5, r3
 8007b18:	4680      	mov	r8, r0
 8007b1a:	4689      	mov	r9, r1
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	d124      	bne.n	8007b6c <_dtoa_r+0x60c>
 8007b22:	4b1b      	ldr	r3, [pc, #108]	; (8007b90 <_dtoa_r+0x630>)
 8007b24:	4650      	mov	r0, sl
 8007b26:	4659      	mov	r1, fp
 8007b28:	f7f8 fbd8 	bl	80002dc <__adddf3>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4640      	mov	r0, r8
 8007b32:	4649      	mov	r1, r9
 8007b34:	f7f9 f818 	bl	8000b68 <__aeabi_dcmpgt>
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d173      	bne.n	8007c24 <_dtoa_r+0x6c4>
 8007b3c:	4652      	mov	r2, sl
 8007b3e:	465b      	mov	r3, fp
 8007b40:	4913      	ldr	r1, [pc, #76]	; (8007b90 <_dtoa_r+0x630>)
 8007b42:	2000      	movs	r0, #0
 8007b44:	f7f8 fbc8 	bl	80002d8 <__aeabi_dsub>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	4640      	mov	r0, r8
 8007b4e:	4649      	mov	r1, r9
 8007b50:	f7f8 ffec 	bl	8000b2c <__aeabi_dcmplt>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	f43f af35 	beq.w	80079c4 <_dtoa_r+0x464>
 8007b5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b5c:	1e6b      	subs	r3, r5, #1
 8007b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b64:	2b30      	cmp	r3, #48	; 0x30
 8007b66:	d0f8      	beq.n	8007b5a <_dtoa_r+0x5fa>
 8007b68:	9700      	str	r7, [sp, #0]
 8007b6a:	e049      	b.n	8007c00 <_dtoa_r+0x6a0>
 8007b6c:	4b05      	ldr	r3, [pc, #20]	; (8007b84 <_dtoa_r+0x624>)
 8007b6e:	f7f8 fd6b 	bl	8000648 <__aeabi_dmul>
 8007b72:	4680      	mov	r8, r0
 8007b74:	4689      	mov	r9, r1
 8007b76:	e7bd      	b.n	8007af4 <_dtoa_r+0x594>
 8007b78:	080096a0 	.word	0x080096a0
 8007b7c:	08009678 	.word	0x08009678
 8007b80:	3ff00000 	.word	0x3ff00000
 8007b84:	40240000 	.word	0x40240000
 8007b88:	401c0000 	.word	0x401c0000
 8007b8c:	40140000 	.word	0x40140000
 8007b90:	3fe00000 	.word	0x3fe00000
 8007b94:	9d01      	ldr	r5, [sp, #4]
 8007b96:	4656      	mov	r6, sl
 8007b98:	465f      	mov	r7, fp
 8007b9a:	4642      	mov	r2, r8
 8007b9c:	464b      	mov	r3, r9
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	f7f8 fe7b 	bl	800089c <__aeabi_ddiv>
 8007ba6:	f7f8 ffff 	bl	8000ba8 <__aeabi_d2iz>
 8007baa:	4682      	mov	sl, r0
 8007bac:	f7f8 fce2 	bl	8000574 <__aeabi_i2d>
 8007bb0:	4642      	mov	r2, r8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	f7f8 fd48 	bl	8000648 <__aeabi_dmul>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	460b      	mov	r3, r1
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007bc4:	f7f8 fb88 	bl	80002d8 <__aeabi_dsub>
 8007bc8:	f805 6b01 	strb.w	r6, [r5], #1
 8007bcc:	9e01      	ldr	r6, [sp, #4]
 8007bce:	9f03      	ldr	r7, [sp, #12]
 8007bd0:	1bae      	subs	r6, r5, r6
 8007bd2:	42b7      	cmp	r7, r6
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	d135      	bne.n	8007c46 <_dtoa_r+0x6e6>
 8007bda:	f7f8 fb7f 	bl	80002dc <__adddf3>
 8007bde:	4642      	mov	r2, r8
 8007be0:	464b      	mov	r3, r9
 8007be2:	4606      	mov	r6, r0
 8007be4:	460f      	mov	r7, r1
 8007be6:	f7f8 ffbf 	bl	8000b68 <__aeabi_dcmpgt>
 8007bea:	b9d0      	cbnz	r0, 8007c22 <_dtoa_r+0x6c2>
 8007bec:	4642      	mov	r2, r8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	f7f8 ff90 	bl	8000b18 <__aeabi_dcmpeq>
 8007bf8:	b110      	cbz	r0, 8007c00 <_dtoa_r+0x6a0>
 8007bfa:	f01a 0f01 	tst.w	sl, #1
 8007bfe:	d110      	bne.n	8007c22 <_dtoa_r+0x6c2>
 8007c00:	4620      	mov	r0, r4
 8007c02:	ee18 1a10 	vmov	r1, s16
 8007c06:	f000 fd13 	bl	8008630 <_Bfree>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	9800      	ldr	r0, [sp, #0]
 8007c0e:	702b      	strb	r3, [r5, #0]
 8007c10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c12:	3001      	adds	r0, #1
 8007c14:	6018      	str	r0, [r3, #0]
 8007c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f43f acf1 	beq.w	8007600 <_dtoa_r+0xa0>
 8007c1e:	601d      	str	r5, [r3, #0]
 8007c20:	e4ee      	b.n	8007600 <_dtoa_r+0xa0>
 8007c22:	9f00      	ldr	r7, [sp, #0]
 8007c24:	462b      	mov	r3, r5
 8007c26:	461d      	mov	r5, r3
 8007c28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c2c:	2a39      	cmp	r2, #57	; 0x39
 8007c2e:	d106      	bne.n	8007c3e <_dtoa_r+0x6de>
 8007c30:	9a01      	ldr	r2, [sp, #4]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d1f7      	bne.n	8007c26 <_dtoa_r+0x6c6>
 8007c36:	9901      	ldr	r1, [sp, #4]
 8007c38:	2230      	movs	r2, #48	; 0x30
 8007c3a:	3701      	adds	r7, #1
 8007c3c:	700a      	strb	r2, [r1, #0]
 8007c3e:	781a      	ldrb	r2, [r3, #0]
 8007c40:	3201      	adds	r2, #1
 8007c42:	701a      	strb	r2, [r3, #0]
 8007c44:	e790      	b.n	8007b68 <_dtoa_r+0x608>
 8007c46:	4ba6      	ldr	r3, [pc, #664]	; (8007ee0 <_dtoa_r+0x980>)
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f7f8 fcfd 	bl	8000648 <__aeabi_dmul>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	2300      	movs	r3, #0
 8007c52:	4606      	mov	r6, r0
 8007c54:	460f      	mov	r7, r1
 8007c56:	f7f8 ff5f 	bl	8000b18 <__aeabi_dcmpeq>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d09d      	beq.n	8007b9a <_dtoa_r+0x63a>
 8007c5e:	e7cf      	b.n	8007c00 <_dtoa_r+0x6a0>
 8007c60:	9a08      	ldr	r2, [sp, #32]
 8007c62:	2a00      	cmp	r2, #0
 8007c64:	f000 80d7 	beq.w	8007e16 <_dtoa_r+0x8b6>
 8007c68:	9a06      	ldr	r2, [sp, #24]
 8007c6a:	2a01      	cmp	r2, #1
 8007c6c:	f300 80ba 	bgt.w	8007de4 <_dtoa_r+0x884>
 8007c70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c72:	2a00      	cmp	r2, #0
 8007c74:	f000 80b2 	beq.w	8007ddc <_dtoa_r+0x87c>
 8007c78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c7c:	9e07      	ldr	r6, [sp, #28]
 8007c7e:	9d04      	ldr	r5, [sp, #16]
 8007c80:	9a04      	ldr	r2, [sp, #16]
 8007c82:	441a      	add	r2, r3
 8007c84:	9204      	str	r2, [sp, #16]
 8007c86:	9a05      	ldr	r2, [sp, #20]
 8007c88:	2101      	movs	r1, #1
 8007c8a:	441a      	add	r2, r3
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	9205      	str	r2, [sp, #20]
 8007c90:	f000 fd86 	bl	80087a0 <__i2b>
 8007c94:	4607      	mov	r7, r0
 8007c96:	2d00      	cmp	r5, #0
 8007c98:	dd0c      	ble.n	8007cb4 <_dtoa_r+0x754>
 8007c9a:	9b05      	ldr	r3, [sp, #20]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	dd09      	ble.n	8007cb4 <_dtoa_r+0x754>
 8007ca0:	42ab      	cmp	r3, r5
 8007ca2:	9a04      	ldr	r2, [sp, #16]
 8007ca4:	bfa8      	it	ge
 8007ca6:	462b      	movge	r3, r5
 8007ca8:	1ad2      	subs	r2, r2, r3
 8007caa:	9204      	str	r2, [sp, #16]
 8007cac:	9a05      	ldr	r2, [sp, #20]
 8007cae:	1aed      	subs	r5, r5, r3
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	9305      	str	r3, [sp, #20]
 8007cb4:	9b07      	ldr	r3, [sp, #28]
 8007cb6:	b31b      	cbz	r3, 8007d00 <_dtoa_r+0x7a0>
 8007cb8:	9b08      	ldr	r3, [sp, #32]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 80af 	beq.w	8007e1e <_dtoa_r+0x8be>
 8007cc0:	2e00      	cmp	r6, #0
 8007cc2:	dd13      	ble.n	8007cec <_dtoa_r+0x78c>
 8007cc4:	4639      	mov	r1, r7
 8007cc6:	4632      	mov	r2, r6
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f000 fe29 	bl	8008920 <__pow5mult>
 8007cce:	ee18 2a10 	vmov	r2, s16
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	4607      	mov	r7, r0
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	f000 fd78 	bl	80087cc <__multiply>
 8007cdc:	ee18 1a10 	vmov	r1, s16
 8007ce0:	4680      	mov	r8, r0
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f000 fca4 	bl	8008630 <_Bfree>
 8007ce8:	ee08 8a10 	vmov	s16, r8
 8007cec:	9b07      	ldr	r3, [sp, #28]
 8007cee:	1b9a      	subs	r2, r3, r6
 8007cf0:	d006      	beq.n	8007d00 <_dtoa_r+0x7a0>
 8007cf2:	ee18 1a10 	vmov	r1, s16
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f000 fe12 	bl	8008920 <__pow5mult>
 8007cfc:	ee08 0a10 	vmov	s16, r0
 8007d00:	2101      	movs	r1, #1
 8007d02:	4620      	mov	r0, r4
 8007d04:	f000 fd4c 	bl	80087a0 <__i2b>
 8007d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	f340 8088 	ble.w	8007e22 <_dtoa_r+0x8c2>
 8007d12:	461a      	mov	r2, r3
 8007d14:	4601      	mov	r1, r0
 8007d16:	4620      	mov	r0, r4
 8007d18:	f000 fe02 	bl	8008920 <__pow5mult>
 8007d1c:	9b06      	ldr	r3, [sp, #24]
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	4606      	mov	r6, r0
 8007d22:	f340 8081 	ble.w	8007e28 <_dtoa_r+0x8c8>
 8007d26:	f04f 0800 	mov.w	r8, #0
 8007d2a:	6933      	ldr	r3, [r6, #16]
 8007d2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d30:	6918      	ldr	r0, [r3, #16]
 8007d32:	f000 fce5 	bl	8008700 <__hi0bits>
 8007d36:	f1c0 0020 	rsb	r0, r0, #32
 8007d3a:	9b05      	ldr	r3, [sp, #20]
 8007d3c:	4418      	add	r0, r3
 8007d3e:	f010 001f 	ands.w	r0, r0, #31
 8007d42:	f000 8092 	beq.w	8007e6a <_dtoa_r+0x90a>
 8007d46:	f1c0 0320 	rsb	r3, r0, #32
 8007d4a:	2b04      	cmp	r3, #4
 8007d4c:	f340 808a 	ble.w	8007e64 <_dtoa_r+0x904>
 8007d50:	f1c0 001c 	rsb	r0, r0, #28
 8007d54:	9b04      	ldr	r3, [sp, #16]
 8007d56:	4403      	add	r3, r0
 8007d58:	9304      	str	r3, [sp, #16]
 8007d5a:	9b05      	ldr	r3, [sp, #20]
 8007d5c:	4403      	add	r3, r0
 8007d5e:	4405      	add	r5, r0
 8007d60:	9305      	str	r3, [sp, #20]
 8007d62:	9b04      	ldr	r3, [sp, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	dd07      	ble.n	8007d78 <_dtoa_r+0x818>
 8007d68:	ee18 1a10 	vmov	r1, s16
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f000 fe30 	bl	80089d4 <__lshift>
 8007d74:	ee08 0a10 	vmov	s16, r0
 8007d78:	9b05      	ldr	r3, [sp, #20]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	dd05      	ble.n	8007d8a <_dtoa_r+0x82a>
 8007d7e:	4631      	mov	r1, r6
 8007d80:	461a      	mov	r2, r3
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fe26 	bl	80089d4 <__lshift>
 8007d88:	4606      	mov	r6, r0
 8007d8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d06e      	beq.n	8007e6e <_dtoa_r+0x90e>
 8007d90:	ee18 0a10 	vmov	r0, s16
 8007d94:	4631      	mov	r1, r6
 8007d96:	f000 fe8d 	bl	8008ab4 <__mcmp>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	da67      	bge.n	8007e6e <_dtoa_r+0x90e>
 8007d9e:	9b00      	ldr	r3, [sp, #0]
 8007da0:	3b01      	subs	r3, #1
 8007da2:	ee18 1a10 	vmov	r1, s16
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	220a      	movs	r2, #10
 8007daa:	2300      	movs	r3, #0
 8007dac:	4620      	mov	r0, r4
 8007dae:	f000 fc61 	bl	8008674 <__multadd>
 8007db2:	9b08      	ldr	r3, [sp, #32]
 8007db4:	ee08 0a10 	vmov	s16, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 81b1 	beq.w	8008120 <_dtoa_r+0xbc0>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4639      	mov	r1, r7
 8007dc2:	220a      	movs	r2, #10
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f000 fc55 	bl	8008674 <__multadd>
 8007dca:	9b02      	ldr	r3, [sp, #8]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	4607      	mov	r7, r0
 8007dd0:	f300 808e 	bgt.w	8007ef0 <_dtoa_r+0x990>
 8007dd4:	9b06      	ldr	r3, [sp, #24]
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	dc51      	bgt.n	8007e7e <_dtoa_r+0x91e>
 8007dda:	e089      	b.n	8007ef0 <_dtoa_r+0x990>
 8007ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007de2:	e74b      	b.n	8007c7c <_dtoa_r+0x71c>
 8007de4:	9b03      	ldr	r3, [sp, #12]
 8007de6:	1e5e      	subs	r6, r3, #1
 8007de8:	9b07      	ldr	r3, [sp, #28]
 8007dea:	42b3      	cmp	r3, r6
 8007dec:	bfbf      	itttt	lt
 8007dee:	9b07      	ldrlt	r3, [sp, #28]
 8007df0:	9607      	strlt	r6, [sp, #28]
 8007df2:	1af2      	sublt	r2, r6, r3
 8007df4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007df6:	bfb6      	itet	lt
 8007df8:	189b      	addlt	r3, r3, r2
 8007dfa:	1b9e      	subge	r6, r3, r6
 8007dfc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007dfe:	9b03      	ldr	r3, [sp, #12]
 8007e00:	bfb8      	it	lt
 8007e02:	2600      	movlt	r6, #0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	bfb7      	itett	lt
 8007e08:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007e0c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007e10:	1a9d      	sublt	r5, r3, r2
 8007e12:	2300      	movlt	r3, #0
 8007e14:	e734      	b.n	8007c80 <_dtoa_r+0x720>
 8007e16:	9e07      	ldr	r6, [sp, #28]
 8007e18:	9d04      	ldr	r5, [sp, #16]
 8007e1a:	9f08      	ldr	r7, [sp, #32]
 8007e1c:	e73b      	b.n	8007c96 <_dtoa_r+0x736>
 8007e1e:	9a07      	ldr	r2, [sp, #28]
 8007e20:	e767      	b.n	8007cf2 <_dtoa_r+0x792>
 8007e22:	9b06      	ldr	r3, [sp, #24]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	dc18      	bgt.n	8007e5a <_dtoa_r+0x8fa>
 8007e28:	f1ba 0f00 	cmp.w	sl, #0
 8007e2c:	d115      	bne.n	8007e5a <_dtoa_r+0x8fa>
 8007e2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e32:	b993      	cbnz	r3, 8007e5a <_dtoa_r+0x8fa>
 8007e34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e38:	0d1b      	lsrs	r3, r3, #20
 8007e3a:	051b      	lsls	r3, r3, #20
 8007e3c:	b183      	cbz	r3, 8007e60 <_dtoa_r+0x900>
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	3301      	adds	r3, #1
 8007e42:	9304      	str	r3, [sp, #16]
 8007e44:	9b05      	ldr	r3, [sp, #20]
 8007e46:	3301      	adds	r3, #1
 8007e48:	9305      	str	r3, [sp, #20]
 8007e4a:	f04f 0801 	mov.w	r8, #1
 8007e4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f47f af6a 	bne.w	8007d2a <_dtoa_r+0x7ca>
 8007e56:	2001      	movs	r0, #1
 8007e58:	e76f      	b.n	8007d3a <_dtoa_r+0x7da>
 8007e5a:	f04f 0800 	mov.w	r8, #0
 8007e5e:	e7f6      	b.n	8007e4e <_dtoa_r+0x8ee>
 8007e60:	4698      	mov	r8, r3
 8007e62:	e7f4      	b.n	8007e4e <_dtoa_r+0x8ee>
 8007e64:	f43f af7d 	beq.w	8007d62 <_dtoa_r+0x802>
 8007e68:	4618      	mov	r0, r3
 8007e6a:	301c      	adds	r0, #28
 8007e6c:	e772      	b.n	8007d54 <_dtoa_r+0x7f4>
 8007e6e:	9b03      	ldr	r3, [sp, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	dc37      	bgt.n	8007ee4 <_dtoa_r+0x984>
 8007e74:	9b06      	ldr	r3, [sp, #24]
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	dd34      	ble.n	8007ee4 <_dtoa_r+0x984>
 8007e7a:	9b03      	ldr	r3, [sp, #12]
 8007e7c:	9302      	str	r3, [sp, #8]
 8007e7e:	9b02      	ldr	r3, [sp, #8]
 8007e80:	b96b      	cbnz	r3, 8007e9e <_dtoa_r+0x93e>
 8007e82:	4631      	mov	r1, r6
 8007e84:	2205      	movs	r2, #5
 8007e86:	4620      	mov	r0, r4
 8007e88:	f000 fbf4 	bl	8008674 <__multadd>
 8007e8c:	4601      	mov	r1, r0
 8007e8e:	4606      	mov	r6, r0
 8007e90:	ee18 0a10 	vmov	r0, s16
 8007e94:	f000 fe0e 	bl	8008ab4 <__mcmp>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	f73f adbb 	bgt.w	8007a14 <_dtoa_r+0x4b4>
 8007e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ea0:	9d01      	ldr	r5, [sp, #4]
 8007ea2:	43db      	mvns	r3, r3
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	f04f 0800 	mov.w	r8, #0
 8007eaa:	4631      	mov	r1, r6
 8007eac:	4620      	mov	r0, r4
 8007eae:	f000 fbbf 	bl	8008630 <_Bfree>
 8007eb2:	2f00      	cmp	r7, #0
 8007eb4:	f43f aea4 	beq.w	8007c00 <_dtoa_r+0x6a0>
 8007eb8:	f1b8 0f00 	cmp.w	r8, #0
 8007ebc:	d005      	beq.n	8007eca <_dtoa_r+0x96a>
 8007ebe:	45b8      	cmp	r8, r7
 8007ec0:	d003      	beq.n	8007eca <_dtoa_r+0x96a>
 8007ec2:	4641      	mov	r1, r8
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f000 fbb3 	bl	8008630 <_Bfree>
 8007eca:	4639      	mov	r1, r7
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f000 fbaf 	bl	8008630 <_Bfree>
 8007ed2:	e695      	b.n	8007c00 <_dtoa_r+0x6a0>
 8007ed4:	2600      	movs	r6, #0
 8007ed6:	4637      	mov	r7, r6
 8007ed8:	e7e1      	b.n	8007e9e <_dtoa_r+0x93e>
 8007eda:	9700      	str	r7, [sp, #0]
 8007edc:	4637      	mov	r7, r6
 8007ede:	e599      	b.n	8007a14 <_dtoa_r+0x4b4>
 8007ee0:	40240000 	.word	0x40240000
 8007ee4:	9b08      	ldr	r3, [sp, #32]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f000 80ca 	beq.w	8008080 <_dtoa_r+0xb20>
 8007eec:	9b03      	ldr	r3, [sp, #12]
 8007eee:	9302      	str	r3, [sp, #8]
 8007ef0:	2d00      	cmp	r5, #0
 8007ef2:	dd05      	ble.n	8007f00 <_dtoa_r+0x9a0>
 8007ef4:	4639      	mov	r1, r7
 8007ef6:	462a      	mov	r2, r5
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 fd6b 	bl	80089d4 <__lshift>
 8007efe:	4607      	mov	r7, r0
 8007f00:	f1b8 0f00 	cmp.w	r8, #0
 8007f04:	d05b      	beq.n	8007fbe <_dtoa_r+0xa5e>
 8007f06:	6879      	ldr	r1, [r7, #4]
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f000 fb51 	bl	80085b0 <_Balloc>
 8007f0e:	4605      	mov	r5, r0
 8007f10:	b928      	cbnz	r0, 8007f1e <_dtoa_r+0x9be>
 8007f12:	4b87      	ldr	r3, [pc, #540]	; (8008130 <_dtoa_r+0xbd0>)
 8007f14:	4602      	mov	r2, r0
 8007f16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f1a:	f7ff bb3b 	b.w	8007594 <_dtoa_r+0x34>
 8007f1e:	693a      	ldr	r2, [r7, #16]
 8007f20:	3202      	adds	r2, #2
 8007f22:	0092      	lsls	r2, r2, #2
 8007f24:	f107 010c 	add.w	r1, r7, #12
 8007f28:	300c      	adds	r0, #12
 8007f2a:	f000 fb33 	bl	8008594 <memcpy>
 8007f2e:	2201      	movs	r2, #1
 8007f30:	4629      	mov	r1, r5
 8007f32:	4620      	mov	r0, r4
 8007f34:	f000 fd4e 	bl	80089d4 <__lshift>
 8007f38:	9b01      	ldr	r3, [sp, #4]
 8007f3a:	f103 0901 	add.w	r9, r3, #1
 8007f3e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007f42:	4413      	add	r3, r2
 8007f44:	9305      	str	r3, [sp, #20]
 8007f46:	f00a 0301 	and.w	r3, sl, #1
 8007f4a:	46b8      	mov	r8, r7
 8007f4c:	9304      	str	r3, [sp, #16]
 8007f4e:	4607      	mov	r7, r0
 8007f50:	4631      	mov	r1, r6
 8007f52:	ee18 0a10 	vmov	r0, s16
 8007f56:	f7ff fa77 	bl	8007448 <quorem>
 8007f5a:	4641      	mov	r1, r8
 8007f5c:	9002      	str	r0, [sp, #8]
 8007f5e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007f62:	ee18 0a10 	vmov	r0, s16
 8007f66:	f000 fda5 	bl	8008ab4 <__mcmp>
 8007f6a:	463a      	mov	r2, r7
 8007f6c:	9003      	str	r0, [sp, #12]
 8007f6e:	4631      	mov	r1, r6
 8007f70:	4620      	mov	r0, r4
 8007f72:	f000 fdbb 	bl	8008aec <__mdiff>
 8007f76:	68c2      	ldr	r2, [r0, #12]
 8007f78:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8007f7c:	4605      	mov	r5, r0
 8007f7e:	bb02      	cbnz	r2, 8007fc2 <_dtoa_r+0xa62>
 8007f80:	4601      	mov	r1, r0
 8007f82:	ee18 0a10 	vmov	r0, s16
 8007f86:	f000 fd95 	bl	8008ab4 <__mcmp>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	4629      	mov	r1, r5
 8007f8e:	4620      	mov	r0, r4
 8007f90:	9207      	str	r2, [sp, #28]
 8007f92:	f000 fb4d 	bl	8008630 <_Bfree>
 8007f96:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007f9a:	ea43 0102 	orr.w	r1, r3, r2
 8007f9e:	9b04      	ldr	r3, [sp, #16]
 8007fa0:	430b      	orrs	r3, r1
 8007fa2:	464d      	mov	r5, r9
 8007fa4:	d10f      	bne.n	8007fc6 <_dtoa_r+0xa66>
 8007fa6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007faa:	d02a      	beq.n	8008002 <_dtoa_r+0xaa2>
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	dd02      	ble.n	8007fb8 <_dtoa_r+0xa58>
 8007fb2:	9b02      	ldr	r3, [sp, #8]
 8007fb4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007fb8:	f88b a000 	strb.w	sl, [fp]
 8007fbc:	e775      	b.n	8007eaa <_dtoa_r+0x94a>
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	e7ba      	b.n	8007f38 <_dtoa_r+0x9d8>
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	e7e2      	b.n	8007f8c <_dtoa_r+0xa2c>
 8007fc6:	9b03      	ldr	r3, [sp, #12]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	db04      	blt.n	8007fd6 <_dtoa_r+0xa76>
 8007fcc:	9906      	ldr	r1, [sp, #24]
 8007fce:	430b      	orrs	r3, r1
 8007fd0:	9904      	ldr	r1, [sp, #16]
 8007fd2:	430b      	orrs	r3, r1
 8007fd4:	d122      	bne.n	800801c <_dtoa_r+0xabc>
 8007fd6:	2a00      	cmp	r2, #0
 8007fd8:	ddee      	ble.n	8007fb8 <_dtoa_r+0xa58>
 8007fda:	ee18 1a10 	vmov	r1, s16
 8007fde:	2201      	movs	r2, #1
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f000 fcf7 	bl	80089d4 <__lshift>
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	ee08 0a10 	vmov	s16, r0
 8007fec:	f000 fd62 	bl	8008ab4 <__mcmp>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	dc03      	bgt.n	8007ffc <_dtoa_r+0xa9c>
 8007ff4:	d1e0      	bne.n	8007fb8 <_dtoa_r+0xa58>
 8007ff6:	f01a 0f01 	tst.w	sl, #1
 8007ffa:	d0dd      	beq.n	8007fb8 <_dtoa_r+0xa58>
 8007ffc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008000:	d1d7      	bne.n	8007fb2 <_dtoa_r+0xa52>
 8008002:	2339      	movs	r3, #57	; 0x39
 8008004:	f88b 3000 	strb.w	r3, [fp]
 8008008:	462b      	mov	r3, r5
 800800a:	461d      	mov	r5, r3
 800800c:	3b01      	subs	r3, #1
 800800e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008012:	2a39      	cmp	r2, #57	; 0x39
 8008014:	d071      	beq.n	80080fa <_dtoa_r+0xb9a>
 8008016:	3201      	adds	r2, #1
 8008018:	701a      	strb	r2, [r3, #0]
 800801a:	e746      	b.n	8007eaa <_dtoa_r+0x94a>
 800801c:	2a00      	cmp	r2, #0
 800801e:	dd07      	ble.n	8008030 <_dtoa_r+0xad0>
 8008020:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008024:	d0ed      	beq.n	8008002 <_dtoa_r+0xaa2>
 8008026:	f10a 0301 	add.w	r3, sl, #1
 800802a:	f88b 3000 	strb.w	r3, [fp]
 800802e:	e73c      	b.n	8007eaa <_dtoa_r+0x94a>
 8008030:	9b05      	ldr	r3, [sp, #20]
 8008032:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008036:	4599      	cmp	r9, r3
 8008038:	d047      	beq.n	80080ca <_dtoa_r+0xb6a>
 800803a:	ee18 1a10 	vmov	r1, s16
 800803e:	2300      	movs	r3, #0
 8008040:	220a      	movs	r2, #10
 8008042:	4620      	mov	r0, r4
 8008044:	f000 fb16 	bl	8008674 <__multadd>
 8008048:	45b8      	cmp	r8, r7
 800804a:	ee08 0a10 	vmov	s16, r0
 800804e:	f04f 0300 	mov.w	r3, #0
 8008052:	f04f 020a 	mov.w	r2, #10
 8008056:	4641      	mov	r1, r8
 8008058:	4620      	mov	r0, r4
 800805a:	d106      	bne.n	800806a <_dtoa_r+0xb0a>
 800805c:	f000 fb0a 	bl	8008674 <__multadd>
 8008060:	4680      	mov	r8, r0
 8008062:	4607      	mov	r7, r0
 8008064:	f109 0901 	add.w	r9, r9, #1
 8008068:	e772      	b.n	8007f50 <_dtoa_r+0x9f0>
 800806a:	f000 fb03 	bl	8008674 <__multadd>
 800806e:	4639      	mov	r1, r7
 8008070:	4680      	mov	r8, r0
 8008072:	2300      	movs	r3, #0
 8008074:	220a      	movs	r2, #10
 8008076:	4620      	mov	r0, r4
 8008078:	f000 fafc 	bl	8008674 <__multadd>
 800807c:	4607      	mov	r7, r0
 800807e:	e7f1      	b.n	8008064 <_dtoa_r+0xb04>
 8008080:	9b03      	ldr	r3, [sp, #12]
 8008082:	9302      	str	r3, [sp, #8]
 8008084:	9d01      	ldr	r5, [sp, #4]
 8008086:	ee18 0a10 	vmov	r0, s16
 800808a:	4631      	mov	r1, r6
 800808c:	f7ff f9dc 	bl	8007448 <quorem>
 8008090:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008094:	9b01      	ldr	r3, [sp, #4]
 8008096:	f805 ab01 	strb.w	sl, [r5], #1
 800809a:	1aea      	subs	r2, r5, r3
 800809c:	9b02      	ldr	r3, [sp, #8]
 800809e:	4293      	cmp	r3, r2
 80080a0:	dd09      	ble.n	80080b6 <_dtoa_r+0xb56>
 80080a2:	ee18 1a10 	vmov	r1, s16
 80080a6:	2300      	movs	r3, #0
 80080a8:	220a      	movs	r2, #10
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 fae2 	bl	8008674 <__multadd>
 80080b0:	ee08 0a10 	vmov	s16, r0
 80080b4:	e7e7      	b.n	8008086 <_dtoa_r+0xb26>
 80080b6:	9b02      	ldr	r3, [sp, #8]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	bfc8      	it	gt
 80080bc:	461d      	movgt	r5, r3
 80080be:	9b01      	ldr	r3, [sp, #4]
 80080c0:	bfd8      	it	le
 80080c2:	2501      	movle	r5, #1
 80080c4:	441d      	add	r5, r3
 80080c6:	f04f 0800 	mov.w	r8, #0
 80080ca:	ee18 1a10 	vmov	r1, s16
 80080ce:	2201      	movs	r2, #1
 80080d0:	4620      	mov	r0, r4
 80080d2:	f000 fc7f 	bl	80089d4 <__lshift>
 80080d6:	4631      	mov	r1, r6
 80080d8:	ee08 0a10 	vmov	s16, r0
 80080dc:	f000 fcea 	bl	8008ab4 <__mcmp>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	dc91      	bgt.n	8008008 <_dtoa_r+0xaa8>
 80080e4:	d102      	bne.n	80080ec <_dtoa_r+0xb8c>
 80080e6:	f01a 0f01 	tst.w	sl, #1
 80080ea:	d18d      	bne.n	8008008 <_dtoa_r+0xaa8>
 80080ec:	462b      	mov	r3, r5
 80080ee:	461d      	mov	r5, r3
 80080f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080f4:	2a30      	cmp	r2, #48	; 0x30
 80080f6:	d0fa      	beq.n	80080ee <_dtoa_r+0xb8e>
 80080f8:	e6d7      	b.n	8007eaa <_dtoa_r+0x94a>
 80080fa:	9a01      	ldr	r2, [sp, #4]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d184      	bne.n	800800a <_dtoa_r+0xaaa>
 8008100:	9b00      	ldr	r3, [sp, #0]
 8008102:	3301      	adds	r3, #1
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	2331      	movs	r3, #49	; 0x31
 8008108:	7013      	strb	r3, [r2, #0]
 800810a:	e6ce      	b.n	8007eaa <_dtoa_r+0x94a>
 800810c:	4b09      	ldr	r3, [pc, #36]	; (8008134 <_dtoa_r+0xbd4>)
 800810e:	f7ff ba95 	b.w	800763c <_dtoa_r+0xdc>
 8008112:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008114:	2b00      	cmp	r3, #0
 8008116:	f47f aa6e 	bne.w	80075f6 <_dtoa_r+0x96>
 800811a:	4b07      	ldr	r3, [pc, #28]	; (8008138 <_dtoa_r+0xbd8>)
 800811c:	f7ff ba8e 	b.w	800763c <_dtoa_r+0xdc>
 8008120:	9b02      	ldr	r3, [sp, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	dcae      	bgt.n	8008084 <_dtoa_r+0xb24>
 8008126:	9b06      	ldr	r3, [sp, #24]
 8008128:	2b02      	cmp	r3, #2
 800812a:	f73f aea8 	bgt.w	8007e7e <_dtoa_r+0x91e>
 800812e:	e7a9      	b.n	8008084 <_dtoa_r+0xb24>
 8008130:	080095ab 	.word	0x080095ab
 8008134:	08009508 	.word	0x08009508
 8008138:	0800952c 	.word	0x0800952c

0800813c <__sflush_r>:
 800813c:	898a      	ldrh	r2, [r1, #12]
 800813e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008142:	4605      	mov	r5, r0
 8008144:	0710      	lsls	r0, r2, #28
 8008146:	460c      	mov	r4, r1
 8008148:	d458      	bmi.n	80081fc <__sflush_r+0xc0>
 800814a:	684b      	ldr	r3, [r1, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	dc05      	bgt.n	800815c <__sflush_r+0x20>
 8008150:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008152:	2b00      	cmp	r3, #0
 8008154:	dc02      	bgt.n	800815c <__sflush_r+0x20>
 8008156:	2000      	movs	r0, #0
 8008158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800815c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800815e:	2e00      	cmp	r6, #0
 8008160:	d0f9      	beq.n	8008156 <__sflush_r+0x1a>
 8008162:	2300      	movs	r3, #0
 8008164:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008168:	682f      	ldr	r7, [r5, #0]
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	d032      	beq.n	80081d4 <__sflush_r+0x98>
 800816e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	075a      	lsls	r2, r3, #29
 8008174:	d505      	bpl.n	8008182 <__sflush_r+0x46>
 8008176:	6863      	ldr	r3, [r4, #4]
 8008178:	1ac0      	subs	r0, r0, r3
 800817a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800817c:	b10b      	cbz	r3, 8008182 <__sflush_r+0x46>
 800817e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008180:	1ac0      	subs	r0, r0, r3
 8008182:	2300      	movs	r3, #0
 8008184:	4602      	mov	r2, r0
 8008186:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008188:	6a21      	ldr	r1, [r4, #32]
 800818a:	4628      	mov	r0, r5
 800818c:	47b0      	blx	r6
 800818e:	1c43      	adds	r3, r0, #1
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	d106      	bne.n	80081a2 <__sflush_r+0x66>
 8008194:	6829      	ldr	r1, [r5, #0]
 8008196:	291d      	cmp	r1, #29
 8008198:	d82c      	bhi.n	80081f4 <__sflush_r+0xb8>
 800819a:	4a2a      	ldr	r2, [pc, #168]	; (8008244 <__sflush_r+0x108>)
 800819c:	40ca      	lsrs	r2, r1
 800819e:	07d6      	lsls	r6, r2, #31
 80081a0:	d528      	bpl.n	80081f4 <__sflush_r+0xb8>
 80081a2:	2200      	movs	r2, #0
 80081a4:	6062      	str	r2, [r4, #4]
 80081a6:	04d9      	lsls	r1, r3, #19
 80081a8:	6922      	ldr	r2, [r4, #16]
 80081aa:	6022      	str	r2, [r4, #0]
 80081ac:	d504      	bpl.n	80081b8 <__sflush_r+0x7c>
 80081ae:	1c42      	adds	r2, r0, #1
 80081b0:	d101      	bne.n	80081b6 <__sflush_r+0x7a>
 80081b2:	682b      	ldr	r3, [r5, #0]
 80081b4:	b903      	cbnz	r3, 80081b8 <__sflush_r+0x7c>
 80081b6:	6560      	str	r0, [r4, #84]	; 0x54
 80081b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081ba:	602f      	str	r7, [r5, #0]
 80081bc:	2900      	cmp	r1, #0
 80081be:	d0ca      	beq.n	8008156 <__sflush_r+0x1a>
 80081c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081c4:	4299      	cmp	r1, r3
 80081c6:	d002      	beq.n	80081ce <__sflush_r+0x92>
 80081c8:	4628      	mov	r0, r5
 80081ca:	f000 fd8b 	bl	8008ce4 <_free_r>
 80081ce:	2000      	movs	r0, #0
 80081d0:	6360      	str	r0, [r4, #52]	; 0x34
 80081d2:	e7c1      	b.n	8008158 <__sflush_r+0x1c>
 80081d4:	6a21      	ldr	r1, [r4, #32]
 80081d6:	2301      	movs	r3, #1
 80081d8:	4628      	mov	r0, r5
 80081da:	47b0      	blx	r6
 80081dc:	1c41      	adds	r1, r0, #1
 80081de:	d1c7      	bne.n	8008170 <__sflush_r+0x34>
 80081e0:	682b      	ldr	r3, [r5, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d0c4      	beq.n	8008170 <__sflush_r+0x34>
 80081e6:	2b1d      	cmp	r3, #29
 80081e8:	d001      	beq.n	80081ee <__sflush_r+0xb2>
 80081ea:	2b16      	cmp	r3, #22
 80081ec:	d101      	bne.n	80081f2 <__sflush_r+0xb6>
 80081ee:	602f      	str	r7, [r5, #0]
 80081f0:	e7b1      	b.n	8008156 <__sflush_r+0x1a>
 80081f2:	89a3      	ldrh	r3, [r4, #12]
 80081f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081f8:	81a3      	strh	r3, [r4, #12]
 80081fa:	e7ad      	b.n	8008158 <__sflush_r+0x1c>
 80081fc:	690f      	ldr	r7, [r1, #16]
 80081fe:	2f00      	cmp	r7, #0
 8008200:	d0a9      	beq.n	8008156 <__sflush_r+0x1a>
 8008202:	0793      	lsls	r3, r2, #30
 8008204:	680e      	ldr	r6, [r1, #0]
 8008206:	bf08      	it	eq
 8008208:	694b      	ldreq	r3, [r1, #20]
 800820a:	600f      	str	r7, [r1, #0]
 800820c:	bf18      	it	ne
 800820e:	2300      	movne	r3, #0
 8008210:	eba6 0807 	sub.w	r8, r6, r7
 8008214:	608b      	str	r3, [r1, #8]
 8008216:	f1b8 0f00 	cmp.w	r8, #0
 800821a:	dd9c      	ble.n	8008156 <__sflush_r+0x1a>
 800821c:	6a21      	ldr	r1, [r4, #32]
 800821e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008220:	4643      	mov	r3, r8
 8008222:	463a      	mov	r2, r7
 8008224:	4628      	mov	r0, r5
 8008226:	47b0      	blx	r6
 8008228:	2800      	cmp	r0, #0
 800822a:	dc06      	bgt.n	800823a <__sflush_r+0xfe>
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008232:	81a3      	strh	r3, [r4, #12]
 8008234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008238:	e78e      	b.n	8008158 <__sflush_r+0x1c>
 800823a:	4407      	add	r7, r0
 800823c:	eba8 0800 	sub.w	r8, r8, r0
 8008240:	e7e9      	b.n	8008216 <__sflush_r+0xda>
 8008242:	bf00      	nop
 8008244:	20400001 	.word	0x20400001

08008248 <_fflush_r>:
 8008248:	b538      	push	{r3, r4, r5, lr}
 800824a:	690b      	ldr	r3, [r1, #16]
 800824c:	4605      	mov	r5, r0
 800824e:	460c      	mov	r4, r1
 8008250:	b913      	cbnz	r3, 8008258 <_fflush_r+0x10>
 8008252:	2500      	movs	r5, #0
 8008254:	4628      	mov	r0, r5
 8008256:	bd38      	pop	{r3, r4, r5, pc}
 8008258:	b118      	cbz	r0, 8008262 <_fflush_r+0x1a>
 800825a:	6983      	ldr	r3, [r0, #24]
 800825c:	b90b      	cbnz	r3, 8008262 <_fflush_r+0x1a>
 800825e:	f000 f887 	bl	8008370 <__sinit>
 8008262:	4b14      	ldr	r3, [pc, #80]	; (80082b4 <_fflush_r+0x6c>)
 8008264:	429c      	cmp	r4, r3
 8008266:	d11b      	bne.n	80082a0 <_fflush_r+0x58>
 8008268:	686c      	ldr	r4, [r5, #4]
 800826a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0ef      	beq.n	8008252 <_fflush_r+0xa>
 8008272:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008274:	07d0      	lsls	r0, r2, #31
 8008276:	d404      	bmi.n	8008282 <_fflush_r+0x3a>
 8008278:	0599      	lsls	r1, r3, #22
 800827a:	d402      	bmi.n	8008282 <_fflush_r+0x3a>
 800827c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827e:	f000 f91a 	bl	80084b6 <__retarget_lock_acquire_recursive>
 8008282:	4628      	mov	r0, r5
 8008284:	4621      	mov	r1, r4
 8008286:	f7ff ff59 	bl	800813c <__sflush_r>
 800828a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800828c:	07da      	lsls	r2, r3, #31
 800828e:	4605      	mov	r5, r0
 8008290:	d4e0      	bmi.n	8008254 <_fflush_r+0xc>
 8008292:	89a3      	ldrh	r3, [r4, #12]
 8008294:	059b      	lsls	r3, r3, #22
 8008296:	d4dd      	bmi.n	8008254 <_fflush_r+0xc>
 8008298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800829a:	f000 f90d 	bl	80084b8 <__retarget_lock_release_recursive>
 800829e:	e7d9      	b.n	8008254 <_fflush_r+0xc>
 80082a0:	4b05      	ldr	r3, [pc, #20]	; (80082b8 <_fflush_r+0x70>)
 80082a2:	429c      	cmp	r4, r3
 80082a4:	d101      	bne.n	80082aa <_fflush_r+0x62>
 80082a6:	68ac      	ldr	r4, [r5, #8]
 80082a8:	e7df      	b.n	800826a <_fflush_r+0x22>
 80082aa:	4b04      	ldr	r3, [pc, #16]	; (80082bc <_fflush_r+0x74>)
 80082ac:	429c      	cmp	r4, r3
 80082ae:	bf08      	it	eq
 80082b0:	68ec      	ldreq	r4, [r5, #12]
 80082b2:	e7da      	b.n	800826a <_fflush_r+0x22>
 80082b4:	080095dc 	.word	0x080095dc
 80082b8:	080095fc 	.word	0x080095fc
 80082bc:	080095bc 	.word	0x080095bc

080082c0 <std>:
 80082c0:	2300      	movs	r3, #0
 80082c2:	b510      	push	{r4, lr}
 80082c4:	4604      	mov	r4, r0
 80082c6:	e9c0 3300 	strd	r3, r3, [r0]
 80082ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082ce:	6083      	str	r3, [r0, #8]
 80082d0:	8181      	strh	r1, [r0, #12]
 80082d2:	6643      	str	r3, [r0, #100]	; 0x64
 80082d4:	81c2      	strh	r2, [r0, #14]
 80082d6:	6183      	str	r3, [r0, #24]
 80082d8:	4619      	mov	r1, r3
 80082da:	2208      	movs	r2, #8
 80082dc:	305c      	adds	r0, #92	; 0x5c
 80082de:	f7fe fb0b 	bl	80068f8 <memset>
 80082e2:	4b05      	ldr	r3, [pc, #20]	; (80082f8 <std+0x38>)
 80082e4:	6263      	str	r3, [r4, #36]	; 0x24
 80082e6:	4b05      	ldr	r3, [pc, #20]	; (80082fc <std+0x3c>)
 80082e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80082ea:	4b05      	ldr	r3, [pc, #20]	; (8008300 <std+0x40>)
 80082ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082ee:	4b05      	ldr	r3, [pc, #20]	; (8008304 <std+0x44>)
 80082f0:	6224      	str	r4, [r4, #32]
 80082f2:	6323      	str	r3, [r4, #48]	; 0x30
 80082f4:	bd10      	pop	{r4, pc}
 80082f6:	bf00      	nop
 80082f8:	08009179 	.word	0x08009179
 80082fc:	0800919b 	.word	0x0800919b
 8008300:	080091d3 	.word	0x080091d3
 8008304:	080091f7 	.word	0x080091f7

08008308 <_cleanup_r>:
 8008308:	4901      	ldr	r1, [pc, #4]	; (8008310 <_cleanup_r+0x8>)
 800830a:	f000 b8af 	b.w	800846c <_fwalk_reent>
 800830e:	bf00      	nop
 8008310:	08008249 	.word	0x08008249

08008314 <__sfmoreglue>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	2268      	movs	r2, #104	; 0x68
 8008318:	1e4d      	subs	r5, r1, #1
 800831a:	4355      	muls	r5, r2
 800831c:	460e      	mov	r6, r1
 800831e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008322:	f000 fd4b 	bl	8008dbc <_malloc_r>
 8008326:	4604      	mov	r4, r0
 8008328:	b140      	cbz	r0, 800833c <__sfmoreglue+0x28>
 800832a:	2100      	movs	r1, #0
 800832c:	e9c0 1600 	strd	r1, r6, [r0]
 8008330:	300c      	adds	r0, #12
 8008332:	60a0      	str	r0, [r4, #8]
 8008334:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008338:	f7fe fade 	bl	80068f8 <memset>
 800833c:	4620      	mov	r0, r4
 800833e:	bd70      	pop	{r4, r5, r6, pc}

08008340 <__sfp_lock_acquire>:
 8008340:	4801      	ldr	r0, [pc, #4]	; (8008348 <__sfp_lock_acquire+0x8>)
 8008342:	f000 b8b8 	b.w	80084b6 <__retarget_lock_acquire_recursive>
 8008346:	bf00      	nop
 8008348:	20000569 	.word	0x20000569

0800834c <__sfp_lock_release>:
 800834c:	4801      	ldr	r0, [pc, #4]	; (8008354 <__sfp_lock_release+0x8>)
 800834e:	f000 b8b3 	b.w	80084b8 <__retarget_lock_release_recursive>
 8008352:	bf00      	nop
 8008354:	20000569 	.word	0x20000569

08008358 <__sinit_lock_acquire>:
 8008358:	4801      	ldr	r0, [pc, #4]	; (8008360 <__sinit_lock_acquire+0x8>)
 800835a:	f000 b8ac 	b.w	80084b6 <__retarget_lock_acquire_recursive>
 800835e:	bf00      	nop
 8008360:	2000056a 	.word	0x2000056a

08008364 <__sinit_lock_release>:
 8008364:	4801      	ldr	r0, [pc, #4]	; (800836c <__sinit_lock_release+0x8>)
 8008366:	f000 b8a7 	b.w	80084b8 <__retarget_lock_release_recursive>
 800836a:	bf00      	nop
 800836c:	2000056a 	.word	0x2000056a

08008370 <__sinit>:
 8008370:	b510      	push	{r4, lr}
 8008372:	4604      	mov	r4, r0
 8008374:	f7ff fff0 	bl	8008358 <__sinit_lock_acquire>
 8008378:	69a3      	ldr	r3, [r4, #24]
 800837a:	b11b      	cbz	r3, 8008384 <__sinit+0x14>
 800837c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008380:	f7ff bff0 	b.w	8008364 <__sinit_lock_release>
 8008384:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008388:	6523      	str	r3, [r4, #80]	; 0x50
 800838a:	4b13      	ldr	r3, [pc, #76]	; (80083d8 <__sinit+0x68>)
 800838c:	4a13      	ldr	r2, [pc, #76]	; (80083dc <__sinit+0x6c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	62a2      	str	r2, [r4, #40]	; 0x28
 8008392:	42a3      	cmp	r3, r4
 8008394:	bf04      	itt	eq
 8008396:	2301      	moveq	r3, #1
 8008398:	61a3      	streq	r3, [r4, #24]
 800839a:	4620      	mov	r0, r4
 800839c:	f000 f820 	bl	80083e0 <__sfp>
 80083a0:	6060      	str	r0, [r4, #4]
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 f81c 	bl	80083e0 <__sfp>
 80083a8:	60a0      	str	r0, [r4, #8]
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 f818 	bl	80083e0 <__sfp>
 80083b0:	2200      	movs	r2, #0
 80083b2:	60e0      	str	r0, [r4, #12]
 80083b4:	2104      	movs	r1, #4
 80083b6:	6860      	ldr	r0, [r4, #4]
 80083b8:	f7ff ff82 	bl	80082c0 <std>
 80083bc:	68a0      	ldr	r0, [r4, #8]
 80083be:	2201      	movs	r2, #1
 80083c0:	2109      	movs	r1, #9
 80083c2:	f7ff ff7d 	bl	80082c0 <std>
 80083c6:	68e0      	ldr	r0, [r4, #12]
 80083c8:	2202      	movs	r2, #2
 80083ca:	2112      	movs	r1, #18
 80083cc:	f7ff ff78 	bl	80082c0 <std>
 80083d0:	2301      	movs	r3, #1
 80083d2:	61a3      	str	r3, [r4, #24]
 80083d4:	e7d2      	b.n	800837c <__sinit+0xc>
 80083d6:	bf00      	nop
 80083d8:	080094f4 	.word	0x080094f4
 80083dc:	08008309 	.word	0x08008309

080083e0 <__sfp>:
 80083e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e2:	4607      	mov	r7, r0
 80083e4:	f7ff ffac 	bl	8008340 <__sfp_lock_acquire>
 80083e8:	4b1e      	ldr	r3, [pc, #120]	; (8008464 <__sfp+0x84>)
 80083ea:	681e      	ldr	r6, [r3, #0]
 80083ec:	69b3      	ldr	r3, [r6, #24]
 80083ee:	b913      	cbnz	r3, 80083f6 <__sfp+0x16>
 80083f0:	4630      	mov	r0, r6
 80083f2:	f7ff ffbd 	bl	8008370 <__sinit>
 80083f6:	3648      	adds	r6, #72	; 0x48
 80083f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	d503      	bpl.n	8008408 <__sfp+0x28>
 8008400:	6833      	ldr	r3, [r6, #0]
 8008402:	b30b      	cbz	r3, 8008448 <__sfp+0x68>
 8008404:	6836      	ldr	r6, [r6, #0]
 8008406:	e7f7      	b.n	80083f8 <__sfp+0x18>
 8008408:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800840c:	b9d5      	cbnz	r5, 8008444 <__sfp+0x64>
 800840e:	4b16      	ldr	r3, [pc, #88]	; (8008468 <__sfp+0x88>)
 8008410:	60e3      	str	r3, [r4, #12]
 8008412:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008416:	6665      	str	r5, [r4, #100]	; 0x64
 8008418:	f000 f84c 	bl	80084b4 <__retarget_lock_init_recursive>
 800841c:	f7ff ff96 	bl	800834c <__sfp_lock_release>
 8008420:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008424:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008428:	6025      	str	r5, [r4, #0]
 800842a:	61a5      	str	r5, [r4, #24]
 800842c:	2208      	movs	r2, #8
 800842e:	4629      	mov	r1, r5
 8008430:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008434:	f7fe fa60 	bl	80068f8 <memset>
 8008438:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800843c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008440:	4620      	mov	r0, r4
 8008442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008444:	3468      	adds	r4, #104	; 0x68
 8008446:	e7d9      	b.n	80083fc <__sfp+0x1c>
 8008448:	2104      	movs	r1, #4
 800844a:	4638      	mov	r0, r7
 800844c:	f7ff ff62 	bl	8008314 <__sfmoreglue>
 8008450:	4604      	mov	r4, r0
 8008452:	6030      	str	r0, [r6, #0]
 8008454:	2800      	cmp	r0, #0
 8008456:	d1d5      	bne.n	8008404 <__sfp+0x24>
 8008458:	f7ff ff78 	bl	800834c <__sfp_lock_release>
 800845c:	230c      	movs	r3, #12
 800845e:	603b      	str	r3, [r7, #0]
 8008460:	e7ee      	b.n	8008440 <__sfp+0x60>
 8008462:	bf00      	nop
 8008464:	080094f4 	.word	0x080094f4
 8008468:	ffff0001 	.word	0xffff0001

0800846c <_fwalk_reent>:
 800846c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008470:	4606      	mov	r6, r0
 8008472:	4688      	mov	r8, r1
 8008474:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008478:	2700      	movs	r7, #0
 800847a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800847e:	f1b9 0901 	subs.w	r9, r9, #1
 8008482:	d505      	bpl.n	8008490 <_fwalk_reent+0x24>
 8008484:	6824      	ldr	r4, [r4, #0]
 8008486:	2c00      	cmp	r4, #0
 8008488:	d1f7      	bne.n	800847a <_fwalk_reent+0xe>
 800848a:	4638      	mov	r0, r7
 800848c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008490:	89ab      	ldrh	r3, [r5, #12]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d907      	bls.n	80084a6 <_fwalk_reent+0x3a>
 8008496:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800849a:	3301      	adds	r3, #1
 800849c:	d003      	beq.n	80084a6 <_fwalk_reent+0x3a>
 800849e:	4629      	mov	r1, r5
 80084a0:	4630      	mov	r0, r6
 80084a2:	47c0      	blx	r8
 80084a4:	4307      	orrs	r7, r0
 80084a6:	3568      	adds	r5, #104	; 0x68
 80084a8:	e7e9      	b.n	800847e <_fwalk_reent+0x12>
	...

080084ac <_localeconv_r>:
 80084ac:	4800      	ldr	r0, [pc, #0]	; (80084b0 <_localeconv_r+0x4>)
 80084ae:	4770      	bx	lr
 80084b0:	20000168 	.word	0x20000168

080084b4 <__retarget_lock_init_recursive>:
 80084b4:	4770      	bx	lr

080084b6 <__retarget_lock_acquire_recursive>:
 80084b6:	4770      	bx	lr

080084b8 <__retarget_lock_release_recursive>:
 80084b8:	4770      	bx	lr

080084ba <__swhatbuf_r>:
 80084ba:	b570      	push	{r4, r5, r6, lr}
 80084bc:	460e      	mov	r6, r1
 80084be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c2:	2900      	cmp	r1, #0
 80084c4:	b096      	sub	sp, #88	; 0x58
 80084c6:	4614      	mov	r4, r2
 80084c8:	461d      	mov	r5, r3
 80084ca:	da08      	bge.n	80084de <__swhatbuf_r+0x24>
 80084cc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	602a      	str	r2, [r5, #0]
 80084d4:	061a      	lsls	r2, r3, #24
 80084d6:	d410      	bmi.n	80084fa <__swhatbuf_r+0x40>
 80084d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084dc:	e00e      	b.n	80084fc <__swhatbuf_r+0x42>
 80084de:	466a      	mov	r2, sp
 80084e0:	f000 fee0 	bl	80092a4 <_fstat_r>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	dbf1      	blt.n	80084cc <__swhatbuf_r+0x12>
 80084e8:	9a01      	ldr	r2, [sp, #4]
 80084ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084f2:	425a      	negs	r2, r3
 80084f4:	415a      	adcs	r2, r3
 80084f6:	602a      	str	r2, [r5, #0]
 80084f8:	e7ee      	b.n	80084d8 <__swhatbuf_r+0x1e>
 80084fa:	2340      	movs	r3, #64	; 0x40
 80084fc:	2000      	movs	r0, #0
 80084fe:	6023      	str	r3, [r4, #0]
 8008500:	b016      	add	sp, #88	; 0x58
 8008502:	bd70      	pop	{r4, r5, r6, pc}

08008504 <__smakebuf_r>:
 8008504:	898b      	ldrh	r3, [r1, #12]
 8008506:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008508:	079d      	lsls	r5, r3, #30
 800850a:	4606      	mov	r6, r0
 800850c:	460c      	mov	r4, r1
 800850e:	d507      	bpl.n	8008520 <__smakebuf_r+0x1c>
 8008510:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	6123      	str	r3, [r4, #16]
 8008518:	2301      	movs	r3, #1
 800851a:	6163      	str	r3, [r4, #20]
 800851c:	b002      	add	sp, #8
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	ab01      	add	r3, sp, #4
 8008522:	466a      	mov	r2, sp
 8008524:	f7ff ffc9 	bl	80084ba <__swhatbuf_r>
 8008528:	9900      	ldr	r1, [sp, #0]
 800852a:	4605      	mov	r5, r0
 800852c:	4630      	mov	r0, r6
 800852e:	f000 fc45 	bl	8008dbc <_malloc_r>
 8008532:	b948      	cbnz	r0, 8008548 <__smakebuf_r+0x44>
 8008534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008538:	059a      	lsls	r2, r3, #22
 800853a:	d4ef      	bmi.n	800851c <__smakebuf_r+0x18>
 800853c:	f023 0303 	bic.w	r3, r3, #3
 8008540:	f043 0302 	orr.w	r3, r3, #2
 8008544:	81a3      	strh	r3, [r4, #12]
 8008546:	e7e3      	b.n	8008510 <__smakebuf_r+0xc>
 8008548:	4b0d      	ldr	r3, [pc, #52]	; (8008580 <__smakebuf_r+0x7c>)
 800854a:	62b3      	str	r3, [r6, #40]	; 0x28
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	6020      	str	r0, [r4, #0]
 8008550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008554:	81a3      	strh	r3, [r4, #12]
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	6163      	str	r3, [r4, #20]
 800855a:	9b01      	ldr	r3, [sp, #4]
 800855c:	6120      	str	r0, [r4, #16]
 800855e:	b15b      	cbz	r3, 8008578 <__smakebuf_r+0x74>
 8008560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008564:	4630      	mov	r0, r6
 8008566:	f000 feaf 	bl	80092c8 <_isatty_r>
 800856a:	b128      	cbz	r0, 8008578 <__smakebuf_r+0x74>
 800856c:	89a3      	ldrh	r3, [r4, #12]
 800856e:	f023 0303 	bic.w	r3, r3, #3
 8008572:	f043 0301 	orr.w	r3, r3, #1
 8008576:	81a3      	strh	r3, [r4, #12]
 8008578:	89a0      	ldrh	r0, [r4, #12]
 800857a:	4305      	orrs	r5, r0
 800857c:	81a5      	strh	r5, [r4, #12]
 800857e:	e7cd      	b.n	800851c <__smakebuf_r+0x18>
 8008580:	08008309 	.word	0x08008309

08008584 <malloc>:
 8008584:	4b02      	ldr	r3, [pc, #8]	; (8008590 <malloc+0xc>)
 8008586:	4601      	mov	r1, r0
 8008588:	6818      	ldr	r0, [r3, #0]
 800858a:	f000 bc17 	b.w	8008dbc <_malloc_r>
 800858e:	bf00      	nop
 8008590:	20000014 	.word	0x20000014

08008594 <memcpy>:
 8008594:	440a      	add	r2, r1
 8008596:	4291      	cmp	r1, r2
 8008598:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800859c:	d100      	bne.n	80085a0 <memcpy+0xc>
 800859e:	4770      	bx	lr
 80085a0:	b510      	push	{r4, lr}
 80085a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085aa:	4291      	cmp	r1, r2
 80085ac:	d1f9      	bne.n	80085a2 <memcpy+0xe>
 80085ae:	bd10      	pop	{r4, pc}

080085b0 <_Balloc>:
 80085b0:	b570      	push	{r4, r5, r6, lr}
 80085b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80085b4:	4604      	mov	r4, r0
 80085b6:	460d      	mov	r5, r1
 80085b8:	b976      	cbnz	r6, 80085d8 <_Balloc+0x28>
 80085ba:	2010      	movs	r0, #16
 80085bc:	f7ff ffe2 	bl	8008584 <malloc>
 80085c0:	4602      	mov	r2, r0
 80085c2:	6260      	str	r0, [r4, #36]	; 0x24
 80085c4:	b920      	cbnz	r0, 80085d0 <_Balloc+0x20>
 80085c6:	4b18      	ldr	r3, [pc, #96]	; (8008628 <_Balloc+0x78>)
 80085c8:	4818      	ldr	r0, [pc, #96]	; (800862c <_Balloc+0x7c>)
 80085ca:	2166      	movs	r1, #102	; 0x66
 80085cc:	f000 fe2a 	bl	8009224 <__assert_func>
 80085d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085d4:	6006      	str	r6, [r0, #0]
 80085d6:	60c6      	str	r6, [r0, #12]
 80085d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80085da:	68f3      	ldr	r3, [r6, #12]
 80085dc:	b183      	cbz	r3, 8008600 <_Balloc+0x50>
 80085de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085e6:	b9b8      	cbnz	r0, 8008618 <_Balloc+0x68>
 80085e8:	2101      	movs	r1, #1
 80085ea:	fa01 f605 	lsl.w	r6, r1, r5
 80085ee:	1d72      	adds	r2, r6, #5
 80085f0:	0092      	lsls	r2, r2, #2
 80085f2:	4620      	mov	r0, r4
 80085f4:	f000 fb60 	bl	8008cb8 <_calloc_r>
 80085f8:	b160      	cbz	r0, 8008614 <_Balloc+0x64>
 80085fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085fe:	e00e      	b.n	800861e <_Balloc+0x6e>
 8008600:	2221      	movs	r2, #33	; 0x21
 8008602:	2104      	movs	r1, #4
 8008604:	4620      	mov	r0, r4
 8008606:	f000 fb57 	bl	8008cb8 <_calloc_r>
 800860a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800860c:	60f0      	str	r0, [r6, #12]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e4      	bne.n	80085de <_Balloc+0x2e>
 8008614:	2000      	movs	r0, #0
 8008616:	bd70      	pop	{r4, r5, r6, pc}
 8008618:	6802      	ldr	r2, [r0, #0]
 800861a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800861e:	2300      	movs	r3, #0
 8008620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008624:	e7f7      	b.n	8008616 <_Balloc+0x66>
 8008626:	bf00      	nop
 8008628:	08009539 	.word	0x08009539
 800862c:	0800961c 	.word	0x0800961c

08008630 <_Bfree>:
 8008630:	b570      	push	{r4, r5, r6, lr}
 8008632:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008634:	4605      	mov	r5, r0
 8008636:	460c      	mov	r4, r1
 8008638:	b976      	cbnz	r6, 8008658 <_Bfree+0x28>
 800863a:	2010      	movs	r0, #16
 800863c:	f7ff ffa2 	bl	8008584 <malloc>
 8008640:	4602      	mov	r2, r0
 8008642:	6268      	str	r0, [r5, #36]	; 0x24
 8008644:	b920      	cbnz	r0, 8008650 <_Bfree+0x20>
 8008646:	4b09      	ldr	r3, [pc, #36]	; (800866c <_Bfree+0x3c>)
 8008648:	4809      	ldr	r0, [pc, #36]	; (8008670 <_Bfree+0x40>)
 800864a:	218a      	movs	r1, #138	; 0x8a
 800864c:	f000 fdea 	bl	8009224 <__assert_func>
 8008650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008654:	6006      	str	r6, [r0, #0]
 8008656:	60c6      	str	r6, [r0, #12]
 8008658:	b13c      	cbz	r4, 800866a <_Bfree+0x3a>
 800865a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800865c:	6862      	ldr	r2, [r4, #4]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008664:	6021      	str	r1, [r4, #0]
 8008666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	08009539 	.word	0x08009539
 8008670:	0800961c 	.word	0x0800961c

08008674 <__multadd>:
 8008674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008678:	690d      	ldr	r5, [r1, #16]
 800867a:	4607      	mov	r7, r0
 800867c:	460c      	mov	r4, r1
 800867e:	461e      	mov	r6, r3
 8008680:	f101 0c14 	add.w	ip, r1, #20
 8008684:	2000      	movs	r0, #0
 8008686:	f8dc 3000 	ldr.w	r3, [ip]
 800868a:	b299      	uxth	r1, r3
 800868c:	fb02 6101 	mla	r1, r2, r1, r6
 8008690:	0c1e      	lsrs	r6, r3, #16
 8008692:	0c0b      	lsrs	r3, r1, #16
 8008694:	fb02 3306 	mla	r3, r2, r6, r3
 8008698:	b289      	uxth	r1, r1
 800869a:	3001      	adds	r0, #1
 800869c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086a0:	4285      	cmp	r5, r0
 80086a2:	f84c 1b04 	str.w	r1, [ip], #4
 80086a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086aa:	dcec      	bgt.n	8008686 <__multadd+0x12>
 80086ac:	b30e      	cbz	r6, 80086f2 <__multadd+0x7e>
 80086ae:	68a3      	ldr	r3, [r4, #8]
 80086b0:	42ab      	cmp	r3, r5
 80086b2:	dc19      	bgt.n	80086e8 <__multadd+0x74>
 80086b4:	6861      	ldr	r1, [r4, #4]
 80086b6:	4638      	mov	r0, r7
 80086b8:	3101      	adds	r1, #1
 80086ba:	f7ff ff79 	bl	80085b0 <_Balloc>
 80086be:	4680      	mov	r8, r0
 80086c0:	b928      	cbnz	r0, 80086ce <__multadd+0x5a>
 80086c2:	4602      	mov	r2, r0
 80086c4:	4b0c      	ldr	r3, [pc, #48]	; (80086f8 <__multadd+0x84>)
 80086c6:	480d      	ldr	r0, [pc, #52]	; (80086fc <__multadd+0x88>)
 80086c8:	21b5      	movs	r1, #181	; 0xb5
 80086ca:	f000 fdab 	bl	8009224 <__assert_func>
 80086ce:	6922      	ldr	r2, [r4, #16]
 80086d0:	3202      	adds	r2, #2
 80086d2:	f104 010c 	add.w	r1, r4, #12
 80086d6:	0092      	lsls	r2, r2, #2
 80086d8:	300c      	adds	r0, #12
 80086da:	f7ff ff5b 	bl	8008594 <memcpy>
 80086de:	4621      	mov	r1, r4
 80086e0:	4638      	mov	r0, r7
 80086e2:	f7ff ffa5 	bl	8008630 <_Bfree>
 80086e6:	4644      	mov	r4, r8
 80086e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086ec:	3501      	adds	r5, #1
 80086ee:	615e      	str	r6, [r3, #20]
 80086f0:	6125      	str	r5, [r4, #16]
 80086f2:	4620      	mov	r0, r4
 80086f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086f8:	080095ab 	.word	0x080095ab
 80086fc:	0800961c 	.word	0x0800961c

08008700 <__hi0bits>:
 8008700:	0c03      	lsrs	r3, r0, #16
 8008702:	041b      	lsls	r3, r3, #16
 8008704:	b9d3      	cbnz	r3, 800873c <__hi0bits+0x3c>
 8008706:	0400      	lsls	r0, r0, #16
 8008708:	2310      	movs	r3, #16
 800870a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800870e:	bf04      	itt	eq
 8008710:	0200      	lsleq	r0, r0, #8
 8008712:	3308      	addeq	r3, #8
 8008714:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008718:	bf04      	itt	eq
 800871a:	0100      	lsleq	r0, r0, #4
 800871c:	3304      	addeq	r3, #4
 800871e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008722:	bf04      	itt	eq
 8008724:	0080      	lsleq	r0, r0, #2
 8008726:	3302      	addeq	r3, #2
 8008728:	2800      	cmp	r0, #0
 800872a:	db05      	blt.n	8008738 <__hi0bits+0x38>
 800872c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008730:	f103 0301 	add.w	r3, r3, #1
 8008734:	bf08      	it	eq
 8008736:	2320      	moveq	r3, #32
 8008738:	4618      	mov	r0, r3
 800873a:	4770      	bx	lr
 800873c:	2300      	movs	r3, #0
 800873e:	e7e4      	b.n	800870a <__hi0bits+0xa>

08008740 <__lo0bits>:
 8008740:	6803      	ldr	r3, [r0, #0]
 8008742:	f013 0207 	ands.w	r2, r3, #7
 8008746:	4601      	mov	r1, r0
 8008748:	d00b      	beq.n	8008762 <__lo0bits+0x22>
 800874a:	07da      	lsls	r2, r3, #31
 800874c:	d423      	bmi.n	8008796 <__lo0bits+0x56>
 800874e:	0798      	lsls	r0, r3, #30
 8008750:	bf49      	itett	mi
 8008752:	085b      	lsrmi	r3, r3, #1
 8008754:	089b      	lsrpl	r3, r3, #2
 8008756:	2001      	movmi	r0, #1
 8008758:	600b      	strmi	r3, [r1, #0]
 800875a:	bf5c      	itt	pl
 800875c:	600b      	strpl	r3, [r1, #0]
 800875e:	2002      	movpl	r0, #2
 8008760:	4770      	bx	lr
 8008762:	b298      	uxth	r0, r3
 8008764:	b9a8      	cbnz	r0, 8008792 <__lo0bits+0x52>
 8008766:	0c1b      	lsrs	r3, r3, #16
 8008768:	2010      	movs	r0, #16
 800876a:	b2da      	uxtb	r2, r3
 800876c:	b90a      	cbnz	r2, 8008772 <__lo0bits+0x32>
 800876e:	3008      	adds	r0, #8
 8008770:	0a1b      	lsrs	r3, r3, #8
 8008772:	071a      	lsls	r2, r3, #28
 8008774:	bf04      	itt	eq
 8008776:	091b      	lsreq	r3, r3, #4
 8008778:	3004      	addeq	r0, #4
 800877a:	079a      	lsls	r2, r3, #30
 800877c:	bf04      	itt	eq
 800877e:	089b      	lsreq	r3, r3, #2
 8008780:	3002      	addeq	r0, #2
 8008782:	07da      	lsls	r2, r3, #31
 8008784:	d403      	bmi.n	800878e <__lo0bits+0x4e>
 8008786:	085b      	lsrs	r3, r3, #1
 8008788:	f100 0001 	add.w	r0, r0, #1
 800878c:	d005      	beq.n	800879a <__lo0bits+0x5a>
 800878e:	600b      	str	r3, [r1, #0]
 8008790:	4770      	bx	lr
 8008792:	4610      	mov	r0, r2
 8008794:	e7e9      	b.n	800876a <__lo0bits+0x2a>
 8008796:	2000      	movs	r0, #0
 8008798:	4770      	bx	lr
 800879a:	2020      	movs	r0, #32
 800879c:	4770      	bx	lr
	...

080087a0 <__i2b>:
 80087a0:	b510      	push	{r4, lr}
 80087a2:	460c      	mov	r4, r1
 80087a4:	2101      	movs	r1, #1
 80087a6:	f7ff ff03 	bl	80085b0 <_Balloc>
 80087aa:	4602      	mov	r2, r0
 80087ac:	b928      	cbnz	r0, 80087ba <__i2b+0x1a>
 80087ae:	4b05      	ldr	r3, [pc, #20]	; (80087c4 <__i2b+0x24>)
 80087b0:	4805      	ldr	r0, [pc, #20]	; (80087c8 <__i2b+0x28>)
 80087b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80087b6:	f000 fd35 	bl	8009224 <__assert_func>
 80087ba:	2301      	movs	r3, #1
 80087bc:	6144      	str	r4, [r0, #20]
 80087be:	6103      	str	r3, [r0, #16]
 80087c0:	bd10      	pop	{r4, pc}
 80087c2:	bf00      	nop
 80087c4:	080095ab 	.word	0x080095ab
 80087c8:	0800961c 	.word	0x0800961c

080087cc <__multiply>:
 80087cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d0:	4691      	mov	r9, r2
 80087d2:	690a      	ldr	r2, [r1, #16]
 80087d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087d8:	429a      	cmp	r2, r3
 80087da:	bfb8      	it	lt
 80087dc:	460b      	movlt	r3, r1
 80087de:	460c      	mov	r4, r1
 80087e0:	bfbc      	itt	lt
 80087e2:	464c      	movlt	r4, r9
 80087e4:	4699      	movlt	r9, r3
 80087e6:	6927      	ldr	r7, [r4, #16]
 80087e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80087ec:	68a3      	ldr	r3, [r4, #8]
 80087ee:	6861      	ldr	r1, [r4, #4]
 80087f0:	eb07 060a 	add.w	r6, r7, sl
 80087f4:	42b3      	cmp	r3, r6
 80087f6:	b085      	sub	sp, #20
 80087f8:	bfb8      	it	lt
 80087fa:	3101      	addlt	r1, #1
 80087fc:	f7ff fed8 	bl	80085b0 <_Balloc>
 8008800:	b930      	cbnz	r0, 8008810 <__multiply+0x44>
 8008802:	4602      	mov	r2, r0
 8008804:	4b44      	ldr	r3, [pc, #272]	; (8008918 <__multiply+0x14c>)
 8008806:	4845      	ldr	r0, [pc, #276]	; (800891c <__multiply+0x150>)
 8008808:	f240 115d 	movw	r1, #349	; 0x15d
 800880c:	f000 fd0a 	bl	8009224 <__assert_func>
 8008810:	f100 0514 	add.w	r5, r0, #20
 8008814:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008818:	462b      	mov	r3, r5
 800881a:	2200      	movs	r2, #0
 800881c:	4543      	cmp	r3, r8
 800881e:	d321      	bcc.n	8008864 <__multiply+0x98>
 8008820:	f104 0314 	add.w	r3, r4, #20
 8008824:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008828:	f109 0314 	add.w	r3, r9, #20
 800882c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008830:	9202      	str	r2, [sp, #8]
 8008832:	1b3a      	subs	r2, r7, r4
 8008834:	3a15      	subs	r2, #21
 8008836:	f022 0203 	bic.w	r2, r2, #3
 800883a:	3204      	adds	r2, #4
 800883c:	f104 0115 	add.w	r1, r4, #21
 8008840:	428f      	cmp	r7, r1
 8008842:	bf38      	it	cc
 8008844:	2204      	movcc	r2, #4
 8008846:	9201      	str	r2, [sp, #4]
 8008848:	9a02      	ldr	r2, [sp, #8]
 800884a:	9303      	str	r3, [sp, #12]
 800884c:	429a      	cmp	r2, r3
 800884e:	d80c      	bhi.n	800886a <__multiply+0x9e>
 8008850:	2e00      	cmp	r6, #0
 8008852:	dd03      	ble.n	800885c <__multiply+0x90>
 8008854:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008858:	2b00      	cmp	r3, #0
 800885a:	d05a      	beq.n	8008912 <__multiply+0x146>
 800885c:	6106      	str	r6, [r0, #16]
 800885e:	b005      	add	sp, #20
 8008860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008864:	f843 2b04 	str.w	r2, [r3], #4
 8008868:	e7d8      	b.n	800881c <__multiply+0x50>
 800886a:	f8b3 a000 	ldrh.w	sl, [r3]
 800886e:	f1ba 0f00 	cmp.w	sl, #0
 8008872:	d024      	beq.n	80088be <__multiply+0xf2>
 8008874:	f104 0e14 	add.w	lr, r4, #20
 8008878:	46a9      	mov	r9, r5
 800887a:	f04f 0c00 	mov.w	ip, #0
 800887e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008882:	f8d9 1000 	ldr.w	r1, [r9]
 8008886:	fa1f fb82 	uxth.w	fp, r2
 800888a:	b289      	uxth	r1, r1
 800888c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008890:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008894:	f8d9 2000 	ldr.w	r2, [r9]
 8008898:	4461      	add	r1, ip
 800889a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800889e:	fb0a c20b 	mla	r2, sl, fp, ip
 80088a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80088a6:	b289      	uxth	r1, r1
 80088a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80088ac:	4577      	cmp	r7, lr
 80088ae:	f849 1b04 	str.w	r1, [r9], #4
 80088b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80088b6:	d8e2      	bhi.n	800887e <__multiply+0xb2>
 80088b8:	9a01      	ldr	r2, [sp, #4]
 80088ba:	f845 c002 	str.w	ip, [r5, r2]
 80088be:	9a03      	ldr	r2, [sp, #12]
 80088c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80088c4:	3304      	adds	r3, #4
 80088c6:	f1b9 0f00 	cmp.w	r9, #0
 80088ca:	d020      	beq.n	800890e <__multiply+0x142>
 80088cc:	6829      	ldr	r1, [r5, #0]
 80088ce:	f104 0c14 	add.w	ip, r4, #20
 80088d2:	46ae      	mov	lr, r5
 80088d4:	f04f 0a00 	mov.w	sl, #0
 80088d8:	f8bc b000 	ldrh.w	fp, [ip]
 80088dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80088e0:	fb09 220b 	mla	r2, r9, fp, r2
 80088e4:	4492      	add	sl, r2
 80088e6:	b289      	uxth	r1, r1
 80088e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80088ec:	f84e 1b04 	str.w	r1, [lr], #4
 80088f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088f4:	f8be 1000 	ldrh.w	r1, [lr]
 80088f8:	0c12      	lsrs	r2, r2, #16
 80088fa:	fb09 1102 	mla	r1, r9, r2, r1
 80088fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008902:	4567      	cmp	r7, ip
 8008904:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008908:	d8e6      	bhi.n	80088d8 <__multiply+0x10c>
 800890a:	9a01      	ldr	r2, [sp, #4]
 800890c:	50a9      	str	r1, [r5, r2]
 800890e:	3504      	adds	r5, #4
 8008910:	e79a      	b.n	8008848 <__multiply+0x7c>
 8008912:	3e01      	subs	r6, #1
 8008914:	e79c      	b.n	8008850 <__multiply+0x84>
 8008916:	bf00      	nop
 8008918:	080095ab 	.word	0x080095ab
 800891c:	0800961c 	.word	0x0800961c

08008920 <__pow5mult>:
 8008920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008924:	4615      	mov	r5, r2
 8008926:	f012 0203 	ands.w	r2, r2, #3
 800892a:	4606      	mov	r6, r0
 800892c:	460f      	mov	r7, r1
 800892e:	d007      	beq.n	8008940 <__pow5mult+0x20>
 8008930:	4c25      	ldr	r4, [pc, #148]	; (80089c8 <__pow5mult+0xa8>)
 8008932:	3a01      	subs	r2, #1
 8008934:	2300      	movs	r3, #0
 8008936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800893a:	f7ff fe9b 	bl	8008674 <__multadd>
 800893e:	4607      	mov	r7, r0
 8008940:	10ad      	asrs	r5, r5, #2
 8008942:	d03d      	beq.n	80089c0 <__pow5mult+0xa0>
 8008944:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008946:	b97c      	cbnz	r4, 8008968 <__pow5mult+0x48>
 8008948:	2010      	movs	r0, #16
 800894a:	f7ff fe1b 	bl	8008584 <malloc>
 800894e:	4602      	mov	r2, r0
 8008950:	6270      	str	r0, [r6, #36]	; 0x24
 8008952:	b928      	cbnz	r0, 8008960 <__pow5mult+0x40>
 8008954:	4b1d      	ldr	r3, [pc, #116]	; (80089cc <__pow5mult+0xac>)
 8008956:	481e      	ldr	r0, [pc, #120]	; (80089d0 <__pow5mult+0xb0>)
 8008958:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800895c:	f000 fc62 	bl	8009224 <__assert_func>
 8008960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008964:	6004      	str	r4, [r0, #0]
 8008966:	60c4      	str	r4, [r0, #12]
 8008968:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800896c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008970:	b94c      	cbnz	r4, 8008986 <__pow5mult+0x66>
 8008972:	f240 2171 	movw	r1, #625	; 0x271
 8008976:	4630      	mov	r0, r6
 8008978:	f7ff ff12 	bl	80087a0 <__i2b>
 800897c:	2300      	movs	r3, #0
 800897e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008982:	4604      	mov	r4, r0
 8008984:	6003      	str	r3, [r0, #0]
 8008986:	f04f 0900 	mov.w	r9, #0
 800898a:	07eb      	lsls	r3, r5, #31
 800898c:	d50a      	bpl.n	80089a4 <__pow5mult+0x84>
 800898e:	4639      	mov	r1, r7
 8008990:	4622      	mov	r2, r4
 8008992:	4630      	mov	r0, r6
 8008994:	f7ff ff1a 	bl	80087cc <__multiply>
 8008998:	4639      	mov	r1, r7
 800899a:	4680      	mov	r8, r0
 800899c:	4630      	mov	r0, r6
 800899e:	f7ff fe47 	bl	8008630 <_Bfree>
 80089a2:	4647      	mov	r7, r8
 80089a4:	106d      	asrs	r5, r5, #1
 80089a6:	d00b      	beq.n	80089c0 <__pow5mult+0xa0>
 80089a8:	6820      	ldr	r0, [r4, #0]
 80089aa:	b938      	cbnz	r0, 80089bc <__pow5mult+0x9c>
 80089ac:	4622      	mov	r2, r4
 80089ae:	4621      	mov	r1, r4
 80089b0:	4630      	mov	r0, r6
 80089b2:	f7ff ff0b 	bl	80087cc <__multiply>
 80089b6:	6020      	str	r0, [r4, #0]
 80089b8:	f8c0 9000 	str.w	r9, [r0]
 80089bc:	4604      	mov	r4, r0
 80089be:	e7e4      	b.n	800898a <__pow5mult+0x6a>
 80089c0:	4638      	mov	r0, r7
 80089c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089c6:	bf00      	nop
 80089c8:	08009768 	.word	0x08009768
 80089cc:	08009539 	.word	0x08009539
 80089d0:	0800961c 	.word	0x0800961c

080089d4 <__lshift>:
 80089d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d8:	460c      	mov	r4, r1
 80089da:	6849      	ldr	r1, [r1, #4]
 80089dc:	6923      	ldr	r3, [r4, #16]
 80089de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089e2:	68a3      	ldr	r3, [r4, #8]
 80089e4:	4607      	mov	r7, r0
 80089e6:	4691      	mov	r9, r2
 80089e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089ec:	f108 0601 	add.w	r6, r8, #1
 80089f0:	42b3      	cmp	r3, r6
 80089f2:	db0b      	blt.n	8008a0c <__lshift+0x38>
 80089f4:	4638      	mov	r0, r7
 80089f6:	f7ff fddb 	bl	80085b0 <_Balloc>
 80089fa:	4605      	mov	r5, r0
 80089fc:	b948      	cbnz	r0, 8008a12 <__lshift+0x3e>
 80089fe:	4602      	mov	r2, r0
 8008a00:	4b2a      	ldr	r3, [pc, #168]	; (8008aac <__lshift+0xd8>)
 8008a02:	482b      	ldr	r0, [pc, #172]	; (8008ab0 <__lshift+0xdc>)
 8008a04:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008a08:	f000 fc0c 	bl	8009224 <__assert_func>
 8008a0c:	3101      	adds	r1, #1
 8008a0e:	005b      	lsls	r3, r3, #1
 8008a10:	e7ee      	b.n	80089f0 <__lshift+0x1c>
 8008a12:	2300      	movs	r3, #0
 8008a14:	f100 0114 	add.w	r1, r0, #20
 8008a18:	f100 0210 	add.w	r2, r0, #16
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	4553      	cmp	r3, sl
 8008a20:	db37      	blt.n	8008a92 <__lshift+0xbe>
 8008a22:	6920      	ldr	r0, [r4, #16]
 8008a24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a28:	f104 0314 	add.w	r3, r4, #20
 8008a2c:	f019 091f 	ands.w	r9, r9, #31
 8008a30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008a38:	d02f      	beq.n	8008a9a <__lshift+0xc6>
 8008a3a:	f1c9 0e20 	rsb	lr, r9, #32
 8008a3e:	468a      	mov	sl, r1
 8008a40:	f04f 0c00 	mov.w	ip, #0
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	fa02 f209 	lsl.w	r2, r2, r9
 8008a4a:	ea42 020c 	orr.w	r2, r2, ip
 8008a4e:	f84a 2b04 	str.w	r2, [sl], #4
 8008a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a56:	4298      	cmp	r0, r3
 8008a58:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008a5c:	d8f2      	bhi.n	8008a44 <__lshift+0x70>
 8008a5e:	1b03      	subs	r3, r0, r4
 8008a60:	3b15      	subs	r3, #21
 8008a62:	f023 0303 	bic.w	r3, r3, #3
 8008a66:	3304      	adds	r3, #4
 8008a68:	f104 0215 	add.w	r2, r4, #21
 8008a6c:	4290      	cmp	r0, r2
 8008a6e:	bf38      	it	cc
 8008a70:	2304      	movcc	r3, #4
 8008a72:	f841 c003 	str.w	ip, [r1, r3]
 8008a76:	f1bc 0f00 	cmp.w	ip, #0
 8008a7a:	d001      	beq.n	8008a80 <__lshift+0xac>
 8008a7c:	f108 0602 	add.w	r6, r8, #2
 8008a80:	3e01      	subs	r6, #1
 8008a82:	4638      	mov	r0, r7
 8008a84:	612e      	str	r6, [r5, #16]
 8008a86:	4621      	mov	r1, r4
 8008a88:	f7ff fdd2 	bl	8008630 <_Bfree>
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a92:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a96:	3301      	adds	r3, #1
 8008a98:	e7c1      	b.n	8008a1e <__lshift+0x4a>
 8008a9a:	3904      	subs	r1, #4
 8008a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008aa4:	4298      	cmp	r0, r3
 8008aa6:	d8f9      	bhi.n	8008a9c <__lshift+0xc8>
 8008aa8:	e7ea      	b.n	8008a80 <__lshift+0xac>
 8008aaa:	bf00      	nop
 8008aac:	080095ab 	.word	0x080095ab
 8008ab0:	0800961c 	.word	0x0800961c

08008ab4 <__mcmp>:
 8008ab4:	b530      	push	{r4, r5, lr}
 8008ab6:	6902      	ldr	r2, [r0, #16]
 8008ab8:	690c      	ldr	r4, [r1, #16]
 8008aba:	1b12      	subs	r2, r2, r4
 8008abc:	d10e      	bne.n	8008adc <__mcmp+0x28>
 8008abe:	f100 0314 	add.w	r3, r0, #20
 8008ac2:	3114      	adds	r1, #20
 8008ac4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008ac8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008acc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ad0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ad4:	42a5      	cmp	r5, r4
 8008ad6:	d003      	beq.n	8008ae0 <__mcmp+0x2c>
 8008ad8:	d305      	bcc.n	8008ae6 <__mcmp+0x32>
 8008ada:	2201      	movs	r2, #1
 8008adc:	4610      	mov	r0, r2
 8008ade:	bd30      	pop	{r4, r5, pc}
 8008ae0:	4283      	cmp	r3, r0
 8008ae2:	d3f3      	bcc.n	8008acc <__mcmp+0x18>
 8008ae4:	e7fa      	b.n	8008adc <__mcmp+0x28>
 8008ae6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008aea:	e7f7      	b.n	8008adc <__mcmp+0x28>

08008aec <__mdiff>:
 8008aec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af0:	460c      	mov	r4, r1
 8008af2:	4606      	mov	r6, r0
 8008af4:	4611      	mov	r1, r2
 8008af6:	4620      	mov	r0, r4
 8008af8:	4690      	mov	r8, r2
 8008afa:	f7ff ffdb 	bl	8008ab4 <__mcmp>
 8008afe:	1e05      	subs	r5, r0, #0
 8008b00:	d110      	bne.n	8008b24 <__mdiff+0x38>
 8008b02:	4629      	mov	r1, r5
 8008b04:	4630      	mov	r0, r6
 8008b06:	f7ff fd53 	bl	80085b0 <_Balloc>
 8008b0a:	b930      	cbnz	r0, 8008b1a <__mdiff+0x2e>
 8008b0c:	4b3a      	ldr	r3, [pc, #232]	; (8008bf8 <__mdiff+0x10c>)
 8008b0e:	4602      	mov	r2, r0
 8008b10:	f240 2132 	movw	r1, #562	; 0x232
 8008b14:	4839      	ldr	r0, [pc, #228]	; (8008bfc <__mdiff+0x110>)
 8008b16:	f000 fb85 	bl	8009224 <__assert_func>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b24:	bfa4      	itt	ge
 8008b26:	4643      	movge	r3, r8
 8008b28:	46a0      	movge	r8, r4
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008b30:	bfa6      	itte	ge
 8008b32:	461c      	movge	r4, r3
 8008b34:	2500      	movge	r5, #0
 8008b36:	2501      	movlt	r5, #1
 8008b38:	f7ff fd3a 	bl	80085b0 <_Balloc>
 8008b3c:	b920      	cbnz	r0, 8008b48 <__mdiff+0x5c>
 8008b3e:	4b2e      	ldr	r3, [pc, #184]	; (8008bf8 <__mdiff+0x10c>)
 8008b40:	4602      	mov	r2, r0
 8008b42:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008b46:	e7e5      	b.n	8008b14 <__mdiff+0x28>
 8008b48:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008b4c:	6926      	ldr	r6, [r4, #16]
 8008b4e:	60c5      	str	r5, [r0, #12]
 8008b50:	f104 0914 	add.w	r9, r4, #20
 8008b54:	f108 0514 	add.w	r5, r8, #20
 8008b58:	f100 0e14 	add.w	lr, r0, #20
 8008b5c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008b60:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008b64:	f108 0210 	add.w	r2, r8, #16
 8008b68:	46f2      	mov	sl, lr
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b70:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008b74:	fa1f f883 	uxth.w	r8, r3
 8008b78:	fa11 f18b 	uxtah	r1, r1, fp
 8008b7c:	0c1b      	lsrs	r3, r3, #16
 8008b7e:	eba1 0808 	sub.w	r8, r1, r8
 8008b82:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008b86:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008b8a:	fa1f f888 	uxth.w	r8, r8
 8008b8e:	1419      	asrs	r1, r3, #16
 8008b90:	454e      	cmp	r6, r9
 8008b92:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008b96:	f84a 3b04 	str.w	r3, [sl], #4
 8008b9a:	d8e7      	bhi.n	8008b6c <__mdiff+0x80>
 8008b9c:	1b33      	subs	r3, r6, r4
 8008b9e:	3b15      	subs	r3, #21
 8008ba0:	f023 0303 	bic.w	r3, r3, #3
 8008ba4:	3304      	adds	r3, #4
 8008ba6:	3415      	adds	r4, #21
 8008ba8:	42a6      	cmp	r6, r4
 8008baa:	bf38      	it	cc
 8008bac:	2304      	movcc	r3, #4
 8008bae:	441d      	add	r5, r3
 8008bb0:	4473      	add	r3, lr
 8008bb2:	469e      	mov	lr, r3
 8008bb4:	462e      	mov	r6, r5
 8008bb6:	4566      	cmp	r6, ip
 8008bb8:	d30e      	bcc.n	8008bd8 <__mdiff+0xec>
 8008bba:	f10c 0203 	add.w	r2, ip, #3
 8008bbe:	1b52      	subs	r2, r2, r5
 8008bc0:	f022 0203 	bic.w	r2, r2, #3
 8008bc4:	3d03      	subs	r5, #3
 8008bc6:	45ac      	cmp	ip, r5
 8008bc8:	bf38      	it	cc
 8008bca:	2200      	movcc	r2, #0
 8008bcc:	441a      	add	r2, r3
 8008bce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008bd2:	b17b      	cbz	r3, 8008bf4 <__mdiff+0x108>
 8008bd4:	6107      	str	r7, [r0, #16]
 8008bd6:	e7a3      	b.n	8008b20 <__mdiff+0x34>
 8008bd8:	f856 8b04 	ldr.w	r8, [r6], #4
 8008bdc:	fa11 f288 	uxtah	r2, r1, r8
 8008be0:	1414      	asrs	r4, r2, #16
 8008be2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008be6:	b292      	uxth	r2, r2
 8008be8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008bec:	f84e 2b04 	str.w	r2, [lr], #4
 8008bf0:	1421      	asrs	r1, r4, #16
 8008bf2:	e7e0      	b.n	8008bb6 <__mdiff+0xca>
 8008bf4:	3f01      	subs	r7, #1
 8008bf6:	e7ea      	b.n	8008bce <__mdiff+0xe2>
 8008bf8:	080095ab 	.word	0x080095ab
 8008bfc:	0800961c 	.word	0x0800961c

08008c00 <__d2b>:
 8008c00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c04:	4689      	mov	r9, r1
 8008c06:	2101      	movs	r1, #1
 8008c08:	ec57 6b10 	vmov	r6, r7, d0
 8008c0c:	4690      	mov	r8, r2
 8008c0e:	f7ff fccf 	bl	80085b0 <_Balloc>
 8008c12:	4604      	mov	r4, r0
 8008c14:	b930      	cbnz	r0, 8008c24 <__d2b+0x24>
 8008c16:	4602      	mov	r2, r0
 8008c18:	4b25      	ldr	r3, [pc, #148]	; (8008cb0 <__d2b+0xb0>)
 8008c1a:	4826      	ldr	r0, [pc, #152]	; (8008cb4 <__d2b+0xb4>)
 8008c1c:	f240 310a 	movw	r1, #778	; 0x30a
 8008c20:	f000 fb00 	bl	8009224 <__assert_func>
 8008c24:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008c28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c2c:	bb35      	cbnz	r5, 8008c7c <__d2b+0x7c>
 8008c2e:	2e00      	cmp	r6, #0
 8008c30:	9301      	str	r3, [sp, #4]
 8008c32:	d028      	beq.n	8008c86 <__d2b+0x86>
 8008c34:	4668      	mov	r0, sp
 8008c36:	9600      	str	r6, [sp, #0]
 8008c38:	f7ff fd82 	bl	8008740 <__lo0bits>
 8008c3c:	9900      	ldr	r1, [sp, #0]
 8008c3e:	b300      	cbz	r0, 8008c82 <__d2b+0x82>
 8008c40:	9a01      	ldr	r2, [sp, #4]
 8008c42:	f1c0 0320 	rsb	r3, r0, #32
 8008c46:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4a:	430b      	orrs	r3, r1
 8008c4c:	40c2      	lsrs	r2, r0
 8008c4e:	6163      	str	r3, [r4, #20]
 8008c50:	9201      	str	r2, [sp, #4]
 8008c52:	9b01      	ldr	r3, [sp, #4]
 8008c54:	61a3      	str	r3, [r4, #24]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	bf14      	ite	ne
 8008c5a:	2202      	movne	r2, #2
 8008c5c:	2201      	moveq	r2, #1
 8008c5e:	6122      	str	r2, [r4, #16]
 8008c60:	b1d5      	cbz	r5, 8008c98 <__d2b+0x98>
 8008c62:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008c66:	4405      	add	r5, r0
 8008c68:	f8c9 5000 	str.w	r5, [r9]
 8008c6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008c70:	f8c8 0000 	str.w	r0, [r8]
 8008c74:	4620      	mov	r0, r4
 8008c76:	b003      	add	sp, #12
 8008c78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c80:	e7d5      	b.n	8008c2e <__d2b+0x2e>
 8008c82:	6161      	str	r1, [r4, #20]
 8008c84:	e7e5      	b.n	8008c52 <__d2b+0x52>
 8008c86:	a801      	add	r0, sp, #4
 8008c88:	f7ff fd5a 	bl	8008740 <__lo0bits>
 8008c8c:	9b01      	ldr	r3, [sp, #4]
 8008c8e:	6163      	str	r3, [r4, #20]
 8008c90:	2201      	movs	r2, #1
 8008c92:	6122      	str	r2, [r4, #16]
 8008c94:	3020      	adds	r0, #32
 8008c96:	e7e3      	b.n	8008c60 <__d2b+0x60>
 8008c98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ca0:	f8c9 0000 	str.w	r0, [r9]
 8008ca4:	6918      	ldr	r0, [r3, #16]
 8008ca6:	f7ff fd2b 	bl	8008700 <__hi0bits>
 8008caa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cae:	e7df      	b.n	8008c70 <__d2b+0x70>
 8008cb0:	080095ab 	.word	0x080095ab
 8008cb4:	0800961c 	.word	0x0800961c

08008cb8 <_calloc_r>:
 8008cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cba:	fba1 2402 	umull	r2, r4, r1, r2
 8008cbe:	b94c      	cbnz	r4, 8008cd4 <_calloc_r+0x1c>
 8008cc0:	4611      	mov	r1, r2
 8008cc2:	9201      	str	r2, [sp, #4]
 8008cc4:	f000 f87a 	bl	8008dbc <_malloc_r>
 8008cc8:	9a01      	ldr	r2, [sp, #4]
 8008cca:	4605      	mov	r5, r0
 8008ccc:	b930      	cbnz	r0, 8008cdc <_calloc_r+0x24>
 8008cce:	4628      	mov	r0, r5
 8008cd0:	b003      	add	sp, #12
 8008cd2:	bd30      	pop	{r4, r5, pc}
 8008cd4:	220c      	movs	r2, #12
 8008cd6:	6002      	str	r2, [r0, #0]
 8008cd8:	2500      	movs	r5, #0
 8008cda:	e7f8      	b.n	8008cce <_calloc_r+0x16>
 8008cdc:	4621      	mov	r1, r4
 8008cde:	f7fd fe0b 	bl	80068f8 <memset>
 8008ce2:	e7f4      	b.n	8008cce <_calloc_r+0x16>

08008ce4 <_free_r>:
 8008ce4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ce6:	2900      	cmp	r1, #0
 8008ce8:	d044      	beq.n	8008d74 <_free_r+0x90>
 8008cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cee:	9001      	str	r0, [sp, #4]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f1a1 0404 	sub.w	r4, r1, #4
 8008cf6:	bfb8      	it	lt
 8008cf8:	18e4      	addlt	r4, r4, r3
 8008cfa:	f000 fb19 	bl	8009330 <__malloc_lock>
 8008cfe:	4a1e      	ldr	r2, [pc, #120]	; (8008d78 <_free_r+0x94>)
 8008d00:	9801      	ldr	r0, [sp, #4]
 8008d02:	6813      	ldr	r3, [r2, #0]
 8008d04:	b933      	cbnz	r3, 8008d14 <_free_r+0x30>
 8008d06:	6063      	str	r3, [r4, #4]
 8008d08:	6014      	str	r4, [r2, #0]
 8008d0a:	b003      	add	sp, #12
 8008d0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d10:	f000 bb14 	b.w	800933c <__malloc_unlock>
 8008d14:	42a3      	cmp	r3, r4
 8008d16:	d908      	bls.n	8008d2a <_free_r+0x46>
 8008d18:	6825      	ldr	r5, [r4, #0]
 8008d1a:	1961      	adds	r1, r4, r5
 8008d1c:	428b      	cmp	r3, r1
 8008d1e:	bf01      	itttt	eq
 8008d20:	6819      	ldreq	r1, [r3, #0]
 8008d22:	685b      	ldreq	r3, [r3, #4]
 8008d24:	1949      	addeq	r1, r1, r5
 8008d26:	6021      	streq	r1, [r4, #0]
 8008d28:	e7ed      	b.n	8008d06 <_free_r+0x22>
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	b10b      	cbz	r3, 8008d34 <_free_r+0x50>
 8008d30:	42a3      	cmp	r3, r4
 8008d32:	d9fa      	bls.n	8008d2a <_free_r+0x46>
 8008d34:	6811      	ldr	r1, [r2, #0]
 8008d36:	1855      	adds	r5, r2, r1
 8008d38:	42a5      	cmp	r5, r4
 8008d3a:	d10b      	bne.n	8008d54 <_free_r+0x70>
 8008d3c:	6824      	ldr	r4, [r4, #0]
 8008d3e:	4421      	add	r1, r4
 8008d40:	1854      	adds	r4, r2, r1
 8008d42:	42a3      	cmp	r3, r4
 8008d44:	6011      	str	r1, [r2, #0]
 8008d46:	d1e0      	bne.n	8008d0a <_free_r+0x26>
 8008d48:	681c      	ldr	r4, [r3, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	6053      	str	r3, [r2, #4]
 8008d4e:	4421      	add	r1, r4
 8008d50:	6011      	str	r1, [r2, #0]
 8008d52:	e7da      	b.n	8008d0a <_free_r+0x26>
 8008d54:	d902      	bls.n	8008d5c <_free_r+0x78>
 8008d56:	230c      	movs	r3, #12
 8008d58:	6003      	str	r3, [r0, #0]
 8008d5a:	e7d6      	b.n	8008d0a <_free_r+0x26>
 8008d5c:	6825      	ldr	r5, [r4, #0]
 8008d5e:	1961      	adds	r1, r4, r5
 8008d60:	428b      	cmp	r3, r1
 8008d62:	bf04      	itt	eq
 8008d64:	6819      	ldreq	r1, [r3, #0]
 8008d66:	685b      	ldreq	r3, [r3, #4]
 8008d68:	6063      	str	r3, [r4, #4]
 8008d6a:	bf04      	itt	eq
 8008d6c:	1949      	addeq	r1, r1, r5
 8008d6e:	6021      	streq	r1, [r4, #0]
 8008d70:	6054      	str	r4, [r2, #4]
 8008d72:	e7ca      	b.n	8008d0a <_free_r+0x26>
 8008d74:	b003      	add	sp, #12
 8008d76:	bd30      	pop	{r4, r5, pc}
 8008d78:	2000056c 	.word	0x2000056c

08008d7c <sbrk_aligned>:
 8008d7c:	b570      	push	{r4, r5, r6, lr}
 8008d7e:	4e0e      	ldr	r6, [pc, #56]	; (8008db8 <sbrk_aligned+0x3c>)
 8008d80:	460c      	mov	r4, r1
 8008d82:	6831      	ldr	r1, [r6, #0]
 8008d84:	4605      	mov	r5, r0
 8008d86:	b911      	cbnz	r1, 8008d8e <sbrk_aligned+0x12>
 8008d88:	f000 f9e6 	bl	8009158 <_sbrk_r>
 8008d8c:	6030      	str	r0, [r6, #0]
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f000 f9e1 	bl	8009158 <_sbrk_r>
 8008d96:	1c43      	adds	r3, r0, #1
 8008d98:	d00a      	beq.n	8008db0 <sbrk_aligned+0x34>
 8008d9a:	1cc4      	adds	r4, r0, #3
 8008d9c:	f024 0403 	bic.w	r4, r4, #3
 8008da0:	42a0      	cmp	r0, r4
 8008da2:	d007      	beq.n	8008db4 <sbrk_aligned+0x38>
 8008da4:	1a21      	subs	r1, r4, r0
 8008da6:	4628      	mov	r0, r5
 8008da8:	f000 f9d6 	bl	8009158 <_sbrk_r>
 8008dac:	3001      	adds	r0, #1
 8008dae:	d101      	bne.n	8008db4 <sbrk_aligned+0x38>
 8008db0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008db4:	4620      	mov	r0, r4
 8008db6:	bd70      	pop	{r4, r5, r6, pc}
 8008db8:	20000570 	.word	0x20000570

08008dbc <_malloc_r>:
 8008dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dc0:	1ccd      	adds	r5, r1, #3
 8008dc2:	f025 0503 	bic.w	r5, r5, #3
 8008dc6:	3508      	adds	r5, #8
 8008dc8:	2d0c      	cmp	r5, #12
 8008dca:	bf38      	it	cc
 8008dcc:	250c      	movcc	r5, #12
 8008dce:	2d00      	cmp	r5, #0
 8008dd0:	4607      	mov	r7, r0
 8008dd2:	db01      	blt.n	8008dd8 <_malloc_r+0x1c>
 8008dd4:	42a9      	cmp	r1, r5
 8008dd6:	d905      	bls.n	8008de4 <_malloc_r+0x28>
 8008dd8:	230c      	movs	r3, #12
 8008dda:	603b      	str	r3, [r7, #0]
 8008ddc:	2600      	movs	r6, #0
 8008dde:	4630      	mov	r0, r6
 8008de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de4:	4e2e      	ldr	r6, [pc, #184]	; (8008ea0 <_malloc_r+0xe4>)
 8008de6:	f000 faa3 	bl	8009330 <__malloc_lock>
 8008dea:	6833      	ldr	r3, [r6, #0]
 8008dec:	461c      	mov	r4, r3
 8008dee:	bb34      	cbnz	r4, 8008e3e <_malloc_r+0x82>
 8008df0:	4629      	mov	r1, r5
 8008df2:	4638      	mov	r0, r7
 8008df4:	f7ff ffc2 	bl	8008d7c <sbrk_aligned>
 8008df8:	1c43      	adds	r3, r0, #1
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	d14d      	bne.n	8008e9a <_malloc_r+0xde>
 8008dfe:	6834      	ldr	r4, [r6, #0]
 8008e00:	4626      	mov	r6, r4
 8008e02:	2e00      	cmp	r6, #0
 8008e04:	d140      	bne.n	8008e88 <_malloc_r+0xcc>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	4631      	mov	r1, r6
 8008e0a:	4638      	mov	r0, r7
 8008e0c:	eb04 0803 	add.w	r8, r4, r3
 8008e10:	f000 f9a2 	bl	8009158 <_sbrk_r>
 8008e14:	4580      	cmp	r8, r0
 8008e16:	d13a      	bne.n	8008e8e <_malloc_r+0xd2>
 8008e18:	6821      	ldr	r1, [r4, #0]
 8008e1a:	3503      	adds	r5, #3
 8008e1c:	1a6d      	subs	r5, r5, r1
 8008e1e:	f025 0503 	bic.w	r5, r5, #3
 8008e22:	3508      	adds	r5, #8
 8008e24:	2d0c      	cmp	r5, #12
 8008e26:	bf38      	it	cc
 8008e28:	250c      	movcc	r5, #12
 8008e2a:	4629      	mov	r1, r5
 8008e2c:	4638      	mov	r0, r7
 8008e2e:	f7ff ffa5 	bl	8008d7c <sbrk_aligned>
 8008e32:	3001      	adds	r0, #1
 8008e34:	d02b      	beq.n	8008e8e <_malloc_r+0xd2>
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	442b      	add	r3, r5
 8008e3a:	6023      	str	r3, [r4, #0]
 8008e3c:	e00e      	b.n	8008e5c <_malloc_r+0xa0>
 8008e3e:	6822      	ldr	r2, [r4, #0]
 8008e40:	1b52      	subs	r2, r2, r5
 8008e42:	d41e      	bmi.n	8008e82 <_malloc_r+0xc6>
 8008e44:	2a0b      	cmp	r2, #11
 8008e46:	d916      	bls.n	8008e76 <_malloc_r+0xba>
 8008e48:	1961      	adds	r1, r4, r5
 8008e4a:	42a3      	cmp	r3, r4
 8008e4c:	6025      	str	r5, [r4, #0]
 8008e4e:	bf18      	it	ne
 8008e50:	6059      	strne	r1, [r3, #4]
 8008e52:	6863      	ldr	r3, [r4, #4]
 8008e54:	bf08      	it	eq
 8008e56:	6031      	streq	r1, [r6, #0]
 8008e58:	5162      	str	r2, [r4, r5]
 8008e5a:	604b      	str	r3, [r1, #4]
 8008e5c:	4638      	mov	r0, r7
 8008e5e:	f104 060b 	add.w	r6, r4, #11
 8008e62:	f000 fa6b 	bl	800933c <__malloc_unlock>
 8008e66:	f026 0607 	bic.w	r6, r6, #7
 8008e6a:	1d23      	adds	r3, r4, #4
 8008e6c:	1af2      	subs	r2, r6, r3
 8008e6e:	d0b6      	beq.n	8008dde <_malloc_r+0x22>
 8008e70:	1b9b      	subs	r3, r3, r6
 8008e72:	50a3      	str	r3, [r4, r2]
 8008e74:	e7b3      	b.n	8008dde <_malloc_r+0x22>
 8008e76:	6862      	ldr	r2, [r4, #4]
 8008e78:	42a3      	cmp	r3, r4
 8008e7a:	bf0c      	ite	eq
 8008e7c:	6032      	streq	r2, [r6, #0]
 8008e7e:	605a      	strne	r2, [r3, #4]
 8008e80:	e7ec      	b.n	8008e5c <_malloc_r+0xa0>
 8008e82:	4623      	mov	r3, r4
 8008e84:	6864      	ldr	r4, [r4, #4]
 8008e86:	e7b2      	b.n	8008dee <_malloc_r+0x32>
 8008e88:	4634      	mov	r4, r6
 8008e8a:	6876      	ldr	r6, [r6, #4]
 8008e8c:	e7b9      	b.n	8008e02 <_malloc_r+0x46>
 8008e8e:	230c      	movs	r3, #12
 8008e90:	603b      	str	r3, [r7, #0]
 8008e92:	4638      	mov	r0, r7
 8008e94:	f000 fa52 	bl	800933c <__malloc_unlock>
 8008e98:	e7a1      	b.n	8008dde <_malloc_r+0x22>
 8008e9a:	6025      	str	r5, [r4, #0]
 8008e9c:	e7de      	b.n	8008e5c <_malloc_r+0xa0>
 8008e9e:	bf00      	nop
 8008ea0:	2000056c 	.word	0x2000056c

08008ea4 <__sfputc_r>:
 8008ea4:	6893      	ldr	r3, [r2, #8]
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	b410      	push	{r4}
 8008eac:	6093      	str	r3, [r2, #8]
 8008eae:	da08      	bge.n	8008ec2 <__sfputc_r+0x1e>
 8008eb0:	6994      	ldr	r4, [r2, #24]
 8008eb2:	42a3      	cmp	r3, r4
 8008eb4:	db01      	blt.n	8008eba <__sfputc_r+0x16>
 8008eb6:	290a      	cmp	r1, #10
 8008eb8:	d103      	bne.n	8008ec2 <__sfputc_r+0x1e>
 8008eba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ebe:	f7fe ba03 	b.w	80072c8 <__swbuf_r>
 8008ec2:	6813      	ldr	r3, [r2, #0]
 8008ec4:	1c58      	adds	r0, r3, #1
 8008ec6:	6010      	str	r0, [r2, #0]
 8008ec8:	7019      	strb	r1, [r3, #0]
 8008eca:	4608      	mov	r0, r1
 8008ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <__sfputs_r>:
 8008ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	460f      	mov	r7, r1
 8008ed8:	4614      	mov	r4, r2
 8008eda:	18d5      	adds	r5, r2, r3
 8008edc:	42ac      	cmp	r4, r5
 8008ede:	d101      	bne.n	8008ee4 <__sfputs_r+0x12>
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	e007      	b.n	8008ef4 <__sfputs_r+0x22>
 8008ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee8:	463a      	mov	r2, r7
 8008eea:	4630      	mov	r0, r6
 8008eec:	f7ff ffda 	bl	8008ea4 <__sfputc_r>
 8008ef0:	1c43      	adds	r3, r0, #1
 8008ef2:	d1f3      	bne.n	8008edc <__sfputs_r+0xa>
 8008ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ef8 <_vfiprintf_r>:
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	460d      	mov	r5, r1
 8008efe:	b09d      	sub	sp, #116	; 0x74
 8008f00:	4614      	mov	r4, r2
 8008f02:	4698      	mov	r8, r3
 8008f04:	4606      	mov	r6, r0
 8008f06:	b118      	cbz	r0, 8008f10 <_vfiprintf_r+0x18>
 8008f08:	6983      	ldr	r3, [r0, #24]
 8008f0a:	b90b      	cbnz	r3, 8008f10 <_vfiprintf_r+0x18>
 8008f0c:	f7ff fa30 	bl	8008370 <__sinit>
 8008f10:	4b89      	ldr	r3, [pc, #548]	; (8009138 <_vfiprintf_r+0x240>)
 8008f12:	429d      	cmp	r5, r3
 8008f14:	d11b      	bne.n	8008f4e <_vfiprintf_r+0x56>
 8008f16:	6875      	ldr	r5, [r6, #4]
 8008f18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f1a:	07d9      	lsls	r1, r3, #31
 8008f1c:	d405      	bmi.n	8008f2a <_vfiprintf_r+0x32>
 8008f1e:	89ab      	ldrh	r3, [r5, #12]
 8008f20:	059a      	lsls	r2, r3, #22
 8008f22:	d402      	bmi.n	8008f2a <_vfiprintf_r+0x32>
 8008f24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f26:	f7ff fac6 	bl	80084b6 <__retarget_lock_acquire_recursive>
 8008f2a:	89ab      	ldrh	r3, [r5, #12]
 8008f2c:	071b      	lsls	r3, r3, #28
 8008f2e:	d501      	bpl.n	8008f34 <_vfiprintf_r+0x3c>
 8008f30:	692b      	ldr	r3, [r5, #16]
 8008f32:	b9eb      	cbnz	r3, 8008f70 <_vfiprintf_r+0x78>
 8008f34:	4629      	mov	r1, r5
 8008f36:	4630      	mov	r0, r6
 8008f38:	f7fe fa18 	bl	800736c <__swsetup_r>
 8008f3c:	b1c0      	cbz	r0, 8008f70 <_vfiprintf_r+0x78>
 8008f3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f40:	07dc      	lsls	r4, r3, #31
 8008f42:	d50e      	bpl.n	8008f62 <_vfiprintf_r+0x6a>
 8008f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f48:	b01d      	add	sp, #116	; 0x74
 8008f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4e:	4b7b      	ldr	r3, [pc, #492]	; (800913c <_vfiprintf_r+0x244>)
 8008f50:	429d      	cmp	r5, r3
 8008f52:	d101      	bne.n	8008f58 <_vfiprintf_r+0x60>
 8008f54:	68b5      	ldr	r5, [r6, #8]
 8008f56:	e7df      	b.n	8008f18 <_vfiprintf_r+0x20>
 8008f58:	4b79      	ldr	r3, [pc, #484]	; (8009140 <_vfiprintf_r+0x248>)
 8008f5a:	429d      	cmp	r5, r3
 8008f5c:	bf08      	it	eq
 8008f5e:	68f5      	ldreq	r5, [r6, #12]
 8008f60:	e7da      	b.n	8008f18 <_vfiprintf_r+0x20>
 8008f62:	89ab      	ldrh	r3, [r5, #12]
 8008f64:	0598      	lsls	r0, r3, #22
 8008f66:	d4ed      	bmi.n	8008f44 <_vfiprintf_r+0x4c>
 8008f68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f6a:	f7ff faa5 	bl	80084b8 <__retarget_lock_release_recursive>
 8008f6e:	e7e9      	b.n	8008f44 <_vfiprintf_r+0x4c>
 8008f70:	2300      	movs	r3, #0
 8008f72:	9309      	str	r3, [sp, #36]	; 0x24
 8008f74:	2320      	movs	r3, #32
 8008f76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f7e:	2330      	movs	r3, #48	; 0x30
 8008f80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009144 <_vfiprintf_r+0x24c>
 8008f84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f88:	f04f 0901 	mov.w	r9, #1
 8008f8c:	4623      	mov	r3, r4
 8008f8e:	469a      	mov	sl, r3
 8008f90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f94:	b10a      	cbz	r2, 8008f9a <_vfiprintf_r+0xa2>
 8008f96:	2a25      	cmp	r2, #37	; 0x25
 8008f98:	d1f9      	bne.n	8008f8e <_vfiprintf_r+0x96>
 8008f9a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f9e:	d00b      	beq.n	8008fb8 <_vfiprintf_r+0xc0>
 8008fa0:	465b      	mov	r3, fp
 8008fa2:	4622      	mov	r2, r4
 8008fa4:	4629      	mov	r1, r5
 8008fa6:	4630      	mov	r0, r6
 8008fa8:	f7ff ff93 	bl	8008ed2 <__sfputs_r>
 8008fac:	3001      	adds	r0, #1
 8008fae:	f000 80aa 	beq.w	8009106 <_vfiprintf_r+0x20e>
 8008fb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fb4:	445a      	add	r2, fp
 8008fb6:	9209      	str	r2, [sp, #36]	; 0x24
 8008fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	f000 80a2 	beq.w	8009106 <_vfiprintf_r+0x20e>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fcc:	f10a 0a01 	add.w	sl, sl, #1
 8008fd0:	9304      	str	r3, [sp, #16]
 8008fd2:	9307      	str	r3, [sp, #28]
 8008fd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fd8:	931a      	str	r3, [sp, #104]	; 0x68
 8008fda:	4654      	mov	r4, sl
 8008fdc:	2205      	movs	r2, #5
 8008fde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fe2:	4858      	ldr	r0, [pc, #352]	; (8009144 <_vfiprintf_r+0x24c>)
 8008fe4:	f7f7 f924 	bl	8000230 <memchr>
 8008fe8:	9a04      	ldr	r2, [sp, #16]
 8008fea:	b9d8      	cbnz	r0, 8009024 <_vfiprintf_r+0x12c>
 8008fec:	06d1      	lsls	r1, r2, #27
 8008fee:	bf44      	itt	mi
 8008ff0:	2320      	movmi	r3, #32
 8008ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ff6:	0713      	lsls	r3, r2, #28
 8008ff8:	bf44      	itt	mi
 8008ffa:	232b      	movmi	r3, #43	; 0x2b
 8008ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009000:	f89a 3000 	ldrb.w	r3, [sl]
 8009004:	2b2a      	cmp	r3, #42	; 0x2a
 8009006:	d015      	beq.n	8009034 <_vfiprintf_r+0x13c>
 8009008:	9a07      	ldr	r2, [sp, #28]
 800900a:	4654      	mov	r4, sl
 800900c:	2000      	movs	r0, #0
 800900e:	f04f 0c0a 	mov.w	ip, #10
 8009012:	4621      	mov	r1, r4
 8009014:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009018:	3b30      	subs	r3, #48	; 0x30
 800901a:	2b09      	cmp	r3, #9
 800901c:	d94e      	bls.n	80090bc <_vfiprintf_r+0x1c4>
 800901e:	b1b0      	cbz	r0, 800904e <_vfiprintf_r+0x156>
 8009020:	9207      	str	r2, [sp, #28]
 8009022:	e014      	b.n	800904e <_vfiprintf_r+0x156>
 8009024:	eba0 0308 	sub.w	r3, r0, r8
 8009028:	fa09 f303 	lsl.w	r3, r9, r3
 800902c:	4313      	orrs	r3, r2
 800902e:	9304      	str	r3, [sp, #16]
 8009030:	46a2      	mov	sl, r4
 8009032:	e7d2      	b.n	8008fda <_vfiprintf_r+0xe2>
 8009034:	9b03      	ldr	r3, [sp, #12]
 8009036:	1d19      	adds	r1, r3, #4
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	9103      	str	r1, [sp, #12]
 800903c:	2b00      	cmp	r3, #0
 800903e:	bfbb      	ittet	lt
 8009040:	425b      	neglt	r3, r3
 8009042:	f042 0202 	orrlt.w	r2, r2, #2
 8009046:	9307      	strge	r3, [sp, #28]
 8009048:	9307      	strlt	r3, [sp, #28]
 800904a:	bfb8      	it	lt
 800904c:	9204      	strlt	r2, [sp, #16]
 800904e:	7823      	ldrb	r3, [r4, #0]
 8009050:	2b2e      	cmp	r3, #46	; 0x2e
 8009052:	d10c      	bne.n	800906e <_vfiprintf_r+0x176>
 8009054:	7863      	ldrb	r3, [r4, #1]
 8009056:	2b2a      	cmp	r3, #42	; 0x2a
 8009058:	d135      	bne.n	80090c6 <_vfiprintf_r+0x1ce>
 800905a:	9b03      	ldr	r3, [sp, #12]
 800905c:	1d1a      	adds	r2, r3, #4
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	9203      	str	r2, [sp, #12]
 8009062:	2b00      	cmp	r3, #0
 8009064:	bfb8      	it	lt
 8009066:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800906a:	3402      	adds	r4, #2
 800906c:	9305      	str	r3, [sp, #20]
 800906e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009154 <_vfiprintf_r+0x25c>
 8009072:	7821      	ldrb	r1, [r4, #0]
 8009074:	2203      	movs	r2, #3
 8009076:	4650      	mov	r0, sl
 8009078:	f7f7 f8da 	bl	8000230 <memchr>
 800907c:	b140      	cbz	r0, 8009090 <_vfiprintf_r+0x198>
 800907e:	2340      	movs	r3, #64	; 0x40
 8009080:	eba0 000a 	sub.w	r0, r0, sl
 8009084:	fa03 f000 	lsl.w	r0, r3, r0
 8009088:	9b04      	ldr	r3, [sp, #16]
 800908a:	4303      	orrs	r3, r0
 800908c:	3401      	adds	r4, #1
 800908e:	9304      	str	r3, [sp, #16]
 8009090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009094:	482c      	ldr	r0, [pc, #176]	; (8009148 <_vfiprintf_r+0x250>)
 8009096:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800909a:	2206      	movs	r2, #6
 800909c:	f7f7 f8c8 	bl	8000230 <memchr>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d03f      	beq.n	8009124 <_vfiprintf_r+0x22c>
 80090a4:	4b29      	ldr	r3, [pc, #164]	; (800914c <_vfiprintf_r+0x254>)
 80090a6:	bb1b      	cbnz	r3, 80090f0 <_vfiprintf_r+0x1f8>
 80090a8:	9b03      	ldr	r3, [sp, #12]
 80090aa:	3307      	adds	r3, #7
 80090ac:	f023 0307 	bic.w	r3, r3, #7
 80090b0:	3308      	adds	r3, #8
 80090b2:	9303      	str	r3, [sp, #12]
 80090b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b6:	443b      	add	r3, r7
 80090b8:	9309      	str	r3, [sp, #36]	; 0x24
 80090ba:	e767      	b.n	8008f8c <_vfiprintf_r+0x94>
 80090bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80090c0:	460c      	mov	r4, r1
 80090c2:	2001      	movs	r0, #1
 80090c4:	e7a5      	b.n	8009012 <_vfiprintf_r+0x11a>
 80090c6:	2300      	movs	r3, #0
 80090c8:	3401      	adds	r4, #1
 80090ca:	9305      	str	r3, [sp, #20]
 80090cc:	4619      	mov	r1, r3
 80090ce:	f04f 0c0a 	mov.w	ip, #10
 80090d2:	4620      	mov	r0, r4
 80090d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090d8:	3a30      	subs	r2, #48	; 0x30
 80090da:	2a09      	cmp	r2, #9
 80090dc:	d903      	bls.n	80090e6 <_vfiprintf_r+0x1ee>
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d0c5      	beq.n	800906e <_vfiprintf_r+0x176>
 80090e2:	9105      	str	r1, [sp, #20]
 80090e4:	e7c3      	b.n	800906e <_vfiprintf_r+0x176>
 80090e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80090ea:	4604      	mov	r4, r0
 80090ec:	2301      	movs	r3, #1
 80090ee:	e7f0      	b.n	80090d2 <_vfiprintf_r+0x1da>
 80090f0:	ab03      	add	r3, sp, #12
 80090f2:	9300      	str	r3, [sp, #0]
 80090f4:	462a      	mov	r2, r5
 80090f6:	4b16      	ldr	r3, [pc, #88]	; (8009150 <_vfiprintf_r+0x258>)
 80090f8:	a904      	add	r1, sp, #16
 80090fa:	4630      	mov	r0, r6
 80090fc:	f7fd fca4 	bl	8006a48 <_printf_float>
 8009100:	4607      	mov	r7, r0
 8009102:	1c78      	adds	r0, r7, #1
 8009104:	d1d6      	bne.n	80090b4 <_vfiprintf_r+0x1bc>
 8009106:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009108:	07d9      	lsls	r1, r3, #31
 800910a:	d405      	bmi.n	8009118 <_vfiprintf_r+0x220>
 800910c:	89ab      	ldrh	r3, [r5, #12]
 800910e:	059a      	lsls	r2, r3, #22
 8009110:	d402      	bmi.n	8009118 <_vfiprintf_r+0x220>
 8009112:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009114:	f7ff f9d0 	bl	80084b8 <__retarget_lock_release_recursive>
 8009118:	89ab      	ldrh	r3, [r5, #12]
 800911a:	065b      	lsls	r3, r3, #25
 800911c:	f53f af12 	bmi.w	8008f44 <_vfiprintf_r+0x4c>
 8009120:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009122:	e711      	b.n	8008f48 <_vfiprintf_r+0x50>
 8009124:	ab03      	add	r3, sp, #12
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	462a      	mov	r2, r5
 800912a:	4b09      	ldr	r3, [pc, #36]	; (8009150 <_vfiprintf_r+0x258>)
 800912c:	a904      	add	r1, sp, #16
 800912e:	4630      	mov	r0, r6
 8009130:	f7fd ff2e 	bl	8006f90 <_printf_i>
 8009134:	e7e4      	b.n	8009100 <_vfiprintf_r+0x208>
 8009136:	bf00      	nop
 8009138:	080095dc 	.word	0x080095dc
 800913c:	080095fc 	.word	0x080095fc
 8009140:	080095bc 	.word	0x080095bc
 8009144:	08009774 	.word	0x08009774
 8009148:	0800977e 	.word	0x0800977e
 800914c:	08006a49 	.word	0x08006a49
 8009150:	08008ed3 	.word	0x08008ed3
 8009154:	0800977a 	.word	0x0800977a

08009158 <_sbrk_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4d06      	ldr	r5, [pc, #24]	; (8009174 <_sbrk_r+0x1c>)
 800915c:	2300      	movs	r3, #0
 800915e:	4604      	mov	r4, r0
 8009160:	4608      	mov	r0, r1
 8009162:	602b      	str	r3, [r5, #0]
 8009164:	f7f9 f982 	bl	800246c <_sbrk>
 8009168:	1c43      	adds	r3, r0, #1
 800916a:	d102      	bne.n	8009172 <_sbrk_r+0x1a>
 800916c:	682b      	ldr	r3, [r5, #0]
 800916e:	b103      	cbz	r3, 8009172 <_sbrk_r+0x1a>
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	bd38      	pop	{r3, r4, r5, pc}
 8009174:	20000574 	.word	0x20000574

08009178 <__sread>:
 8009178:	b510      	push	{r4, lr}
 800917a:	460c      	mov	r4, r1
 800917c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009180:	f000 f8e2 	bl	8009348 <_read_r>
 8009184:	2800      	cmp	r0, #0
 8009186:	bfab      	itete	ge
 8009188:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800918a:	89a3      	ldrhlt	r3, [r4, #12]
 800918c:	181b      	addge	r3, r3, r0
 800918e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009192:	bfac      	ite	ge
 8009194:	6563      	strge	r3, [r4, #84]	; 0x54
 8009196:	81a3      	strhlt	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__swrite>:
 800919a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919e:	461f      	mov	r7, r3
 80091a0:	898b      	ldrh	r3, [r1, #12]
 80091a2:	05db      	lsls	r3, r3, #23
 80091a4:	4605      	mov	r5, r0
 80091a6:	460c      	mov	r4, r1
 80091a8:	4616      	mov	r6, r2
 80091aa:	d505      	bpl.n	80091b8 <__swrite+0x1e>
 80091ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b0:	2302      	movs	r3, #2
 80091b2:	2200      	movs	r2, #0
 80091b4:	f000 f898 	bl	80092e8 <_lseek_r>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091c2:	81a3      	strh	r3, [r4, #12]
 80091c4:	4632      	mov	r2, r6
 80091c6:	463b      	mov	r3, r7
 80091c8:	4628      	mov	r0, r5
 80091ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ce:	f000 b817 	b.w	8009200 <_write_r>

080091d2 <__sseek>:
 80091d2:	b510      	push	{r4, lr}
 80091d4:	460c      	mov	r4, r1
 80091d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091da:	f000 f885 	bl	80092e8 <_lseek_r>
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	bf15      	itete	ne
 80091e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80091e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80091ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80091ee:	81a3      	strheq	r3, [r4, #12]
 80091f0:	bf18      	it	ne
 80091f2:	81a3      	strhne	r3, [r4, #12]
 80091f4:	bd10      	pop	{r4, pc}

080091f6 <__sclose>:
 80091f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fa:	f000 b831 	b.w	8009260 <_close_r>
	...

08009200 <_write_r>:
 8009200:	b538      	push	{r3, r4, r5, lr}
 8009202:	4d07      	ldr	r5, [pc, #28]	; (8009220 <_write_r+0x20>)
 8009204:	4604      	mov	r4, r0
 8009206:	4608      	mov	r0, r1
 8009208:	4611      	mov	r1, r2
 800920a:	2200      	movs	r2, #0
 800920c:	602a      	str	r2, [r5, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	f7f9 f8db 	bl	80023ca <_write>
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	d102      	bne.n	800921e <_write_r+0x1e>
 8009218:	682b      	ldr	r3, [r5, #0]
 800921a:	b103      	cbz	r3, 800921e <_write_r+0x1e>
 800921c:	6023      	str	r3, [r4, #0]
 800921e:	bd38      	pop	{r3, r4, r5, pc}
 8009220:	20000574 	.word	0x20000574

08009224 <__assert_func>:
 8009224:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009226:	4614      	mov	r4, r2
 8009228:	461a      	mov	r2, r3
 800922a:	4b09      	ldr	r3, [pc, #36]	; (8009250 <__assert_func+0x2c>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4605      	mov	r5, r0
 8009230:	68d8      	ldr	r0, [r3, #12]
 8009232:	b14c      	cbz	r4, 8009248 <__assert_func+0x24>
 8009234:	4b07      	ldr	r3, [pc, #28]	; (8009254 <__assert_func+0x30>)
 8009236:	9100      	str	r1, [sp, #0]
 8009238:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800923c:	4906      	ldr	r1, [pc, #24]	; (8009258 <__assert_func+0x34>)
 800923e:	462b      	mov	r3, r5
 8009240:	f000 f81e 	bl	8009280 <fiprintf>
 8009244:	f000 f89f 	bl	8009386 <abort>
 8009248:	4b04      	ldr	r3, [pc, #16]	; (800925c <__assert_func+0x38>)
 800924a:	461c      	mov	r4, r3
 800924c:	e7f3      	b.n	8009236 <__assert_func+0x12>
 800924e:	bf00      	nop
 8009250:	20000014 	.word	0x20000014
 8009254:	08009785 	.word	0x08009785
 8009258:	08009792 	.word	0x08009792
 800925c:	080097c0 	.word	0x080097c0

08009260 <_close_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	4d06      	ldr	r5, [pc, #24]	; (800927c <_close_r+0x1c>)
 8009264:	2300      	movs	r3, #0
 8009266:	4604      	mov	r4, r0
 8009268:	4608      	mov	r0, r1
 800926a:	602b      	str	r3, [r5, #0]
 800926c:	f7f9 f8c9 	bl	8002402 <_close>
 8009270:	1c43      	adds	r3, r0, #1
 8009272:	d102      	bne.n	800927a <_close_r+0x1a>
 8009274:	682b      	ldr	r3, [r5, #0]
 8009276:	b103      	cbz	r3, 800927a <_close_r+0x1a>
 8009278:	6023      	str	r3, [r4, #0]
 800927a:	bd38      	pop	{r3, r4, r5, pc}
 800927c:	20000574 	.word	0x20000574

08009280 <fiprintf>:
 8009280:	b40e      	push	{r1, r2, r3}
 8009282:	b503      	push	{r0, r1, lr}
 8009284:	4601      	mov	r1, r0
 8009286:	ab03      	add	r3, sp, #12
 8009288:	4805      	ldr	r0, [pc, #20]	; (80092a0 <fiprintf+0x20>)
 800928a:	f853 2b04 	ldr.w	r2, [r3], #4
 800928e:	6800      	ldr	r0, [r0, #0]
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	f7ff fe31 	bl	8008ef8 <_vfiprintf_r>
 8009296:	b002      	add	sp, #8
 8009298:	f85d eb04 	ldr.w	lr, [sp], #4
 800929c:	b003      	add	sp, #12
 800929e:	4770      	bx	lr
 80092a0:	20000014 	.word	0x20000014

080092a4 <_fstat_r>:
 80092a4:	b538      	push	{r3, r4, r5, lr}
 80092a6:	4d07      	ldr	r5, [pc, #28]	; (80092c4 <_fstat_r+0x20>)
 80092a8:	2300      	movs	r3, #0
 80092aa:	4604      	mov	r4, r0
 80092ac:	4608      	mov	r0, r1
 80092ae:	4611      	mov	r1, r2
 80092b0:	602b      	str	r3, [r5, #0]
 80092b2:	f7f9 f8b2 	bl	800241a <_fstat>
 80092b6:	1c43      	adds	r3, r0, #1
 80092b8:	d102      	bne.n	80092c0 <_fstat_r+0x1c>
 80092ba:	682b      	ldr	r3, [r5, #0]
 80092bc:	b103      	cbz	r3, 80092c0 <_fstat_r+0x1c>
 80092be:	6023      	str	r3, [r4, #0]
 80092c0:	bd38      	pop	{r3, r4, r5, pc}
 80092c2:	bf00      	nop
 80092c4:	20000574 	.word	0x20000574

080092c8 <_isatty_r>:
 80092c8:	b538      	push	{r3, r4, r5, lr}
 80092ca:	4d06      	ldr	r5, [pc, #24]	; (80092e4 <_isatty_r+0x1c>)
 80092cc:	2300      	movs	r3, #0
 80092ce:	4604      	mov	r4, r0
 80092d0:	4608      	mov	r0, r1
 80092d2:	602b      	str	r3, [r5, #0]
 80092d4:	f7f9 f8b1 	bl	800243a <_isatty>
 80092d8:	1c43      	adds	r3, r0, #1
 80092da:	d102      	bne.n	80092e2 <_isatty_r+0x1a>
 80092dc:	682b      	ldr	r3, [r5, #0]
 80092de:	b103      	cbz	r3, 80092e2 <_isatty_r+0x1a>
 80092e0:	6023      	str	r3, [r4, #0]
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	20000574 	.word	0x20000574

080092e8 <_lseek_r>:
 80092e8:	b538      	push	{r3, r4, r5, lr}
 80092ea:	4d07      	ldr	r5, [pc, #28]	; (8009308 <_lseek_r+0x20>)
 80092ec:	4604      	mov	r4, r0
 80092ee:	4608      	mov	r0, r1
 80092f0:	4611      	mov	r1, r2
 80092f2:	2200      	movs	r2, #0
 80092f4:	602a      	str	r2, [r5, #0]
 80092f6:	461a      	mov	r2, r3
 80092f8:	f7f9 f8aa 	bl	8002450 <_lseek>
 80092fc:	1c43      	adds	r3, r0, #1
 80092fe:	d102      	bne.n	8009306 <_lseek_r+0x1e>
 8009300:	682b      	ldr	r3, [r5, #0]
 8009302:	b103      	cbz	r3, 8009306 <_lseek_r+0x1e>
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	bd38      	pop	{r3, r4, r5, pc}
 8009308:	20000574 	.word	0x20000574

0800930c <__ascii_mbtowc>:
 800930c:	b082      	sub	sp, #8
 800930e:	b901      	cbnz	r1, 8009312 <__ascii_mbtowc+0x6>
 8009310:	a901      	add	r1, sp, #4
 8009312:	b142      	cbz	r2, 8009326 <__ascii_mbtowc+0x1a>
 8009314:	b14b      	cbz	r3, 800932a <__ascii_mbtowc+0x1e>
 8009316:	7813      	ldrb	r3, [r2, #0]
 8009318:	600b      	str	r3, [r1, #0]
 800931a:	7812      	ldrb	r2, [r2, #0]
 800931c:	1e10      	subs	r0, r2, #0
 800931e:	bf18      	it	ne
 8009320:	2001      	movne	r0, #1
 8009322:	b002      	add	sp, #8
 8009324:	4770      	bx	lr
 8009326:	4610      	mov	r0, r2
 8009328:	e7fb      	b.n	8009322 <__ascii_mbtowc+0x16>
 800932a:	f06f 0001 	mvn.w	r0, #1
 800932e:	e7f8      	b.n	8009322 <__ascii_mbtowc+0x16>

08009330 <__malloc_lock>:
 8009330:	4801      	ldr	r0, [pc, #4]	; (8009338 <__malloc_lock+0x8>)
 8009332:	f7ff b8c0 	b.w	80084b6 <__retarget_lock_acquire_recursive>
 8009336:	bf00      	nop
 8009338:	20000568 	.word	0x20000568

0800933c <__malloc_unlock>:
 800933c:	4801      	ldr	r0, [pc, #4]	; (8009344 <__malloc_unlock+0x8>)
 800933e:	f7ff b8bb 	b.w	80084b8 <__retarget_lock_release_recursive>
 8009342:	bf00      	nop
 8009344:	20000568 	.word	0x20000568

08009348 <_read_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4d07      	ldr	r5, [pc, #28]	; (8009368 <_read_r+0x20>)
 800934c:	4604      	mov	r4, r0
 800934e:	4608      	mov	r0, r1
 8009350:	4611      	mov	r1, r2
 8009352:	2200      	movs	r2, #0
 8009354:	602a      	str	r2, [r5, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	f7f9 f81a 	bl	8002390 <_read>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d102      	bne.n	8009366 <_read_r+0x1e>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	b103      	cbz	r3, 8009366 <_read_r+0x1e>
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	20000574 	.word	0x20000574

0800936c <__ascii_wctomb>:
 800936c:	b149      	cbz	r1, 8009382 <__ascii_wctomb+0x16>
 800936e:	2aff      	cmp	r2, #255	; 0xff
 8009370:	bf85      	ittet	hi
 8009372:	238a      	movhi	r3, #138	; 0x8a
 8009374:	6003      	strhi	r3, [r0, #0]
 8009376:	700a      	strbls	r2, [r1, #0]
 8009378:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800937c:	bf98      	it	ls
 800937e:	2001      	movls	r0, #1
 8009380:	4770      	bx	lr
 8009382:	4608      	mov	r0, r1
 8009384:	4770      	bx	lr

08009386 <abort>:
 8009386:	b508      	push	{r3, lr}
 8009388:	2006      	movs	r0, #6
 800938a:	f000 f82b 	bl	80093e4 <raise>
 800938e:	2001      	movs	r0, #1
 8009390:	f7f8 fff4 	bl	800237c <_exit>

08009394 <_raise_r>:
 8009394:	291f      	cmp	r1, #31
 8009396:	b538      	push	{r3, r4, r5, lr}
 8009398:	4604      	mov	r4, r0
 800939a:	460d      	mov	r5, r1
 800939c:	d904      	bls.n	80093a8 <_raise_r+0x14>
 800939e:	2316      	movs	r3, #22
 80093a0:	6003      	str	r3, [r0, #0]
 80093a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80093aa:	b112      	cbz	r2, 80093b2 <_raise_r+0x1e>
 80093ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093b0:	b94b      	cbnz	r3, 80093c6 <_raise_r+0x32>
 80093b2:	4620      	mov	r0, r4
 80093b4:	f000 f830 	bl	8009418 <_getpid_r>
 80093b8:	462a      	mov	r2, r5
 80093ba:	4601      	mov	r1, r0
 80093bc:	4620      	mov	r0, r4
 80093be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093c2:	f000 b817 	b.w	80093f4 <_kill_r>
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d00a      	beq.n	80093e0 <_raise_r+0x4c>
 80093ca:	1c59      	adds	r1, r3, #1
 80093cc:	d103      	bne.n	80093d6 <_raise_r+0x42>
 80093ce:	2316      	movs	r3, #22
 80093d0:	6003      	str	r3, [r0, #0]
 80093d2:	2001      	movs	r0, #1
 80093d4:	e7e7      	b.n	80093a6 <_raise_r+0x12>
 80093d6:	2400      	movs	r4, #0
 80093d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80093dc:	4628      	mov	r0, r5
 80093de:	4798      	blx	r3
 80093e0:	2000      	movs	r0, #0
 80093e2:	e7e0      	b.n	80093a6 <_raise_r+0x12>

080093e4 <raise>:
 80093e4:	4b02      	ldr	r3, [pc, #8]	; (80093f0 <raise+0xc>)
 80093e6:	4601      	mov	r1, r0
 80093e8:	6818      	ldr	r0, [r3, #0]
 80093ea:	f7ff bfd3 	b.w	8009394 <_raise_r>
 80093ee:	bf00      	nop
 80093f0:	20000014 	.word	0x20000014

080093f4 <_kill_r>:
 80093f4:	b538      	push	{r3, r4, r5, lr}
 80093f6:	4d07      	ldr	r5, [pc, #28]	; (8009414 <_kill_r+0x20>)
 80093f8:	2300      	movs	r3, #0
 80093fa:	4604      	mov	r4, r0
 80093fc:	4608      	mov	r0, r1
 80093fe:	4611      	mov	r1, r2
 8009400:	602b      	str	r3, [r5, #0]
 8009402:	f7f8 ffab 	bl	800235c <_kill>
 8009406:	1c43      	adds	r3, r0, #1
 8009408:	d102      	bne.n	8009410 <_kill_r+0x1c>
 800940a:	682b      	ldr	r3, [r5, #0]
 800940c:	b103      	cbz	r3, 8009410 <_kill_r+0x1c>
 800940e:	6023      	str	r3, [r4, #0]
 8009410:	bd38      	pop	{r3, r4, r5, pc}
 8009412:	bf00      	nop
 8009414:	20000574 	.word	0x20000574

08009418 <_getpid_r>:
 8009418:	f7f8 bf98 	b.w	800234c <_getpid>

0800941c <_init>:
 800941c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941e:	bf00      	nop
 8009420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009422:	bc08      	pop	{r3}
 8009424:	469e      	mov	lr, r3
 8009426:	4770      	bx	lr

08009428 <_fini>:
 8009428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800942a:	bf00      	nop
 800942c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800942e:	bc08      	pop	{r3}
 8009430:	469e      	mov	lr, r3
 8009432:	4770      	bx	lr
