

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Sat Nov  4 22:43:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133490|   133578|  1.335 ms|  1.336 ms|  133490|  133578|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_202   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_2_fu_212      |export_output_buffer_c1_Pipeline_2      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_224  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_4_fu_234      |export_output_buffer_c1_Pipeline_4      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_BW_fu_246     |export_output_buffer_c1_Pipeline_BW     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW2_fu_255    |export_output_buffer_c1_Pipeline_BW2    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+---------------+-----------+-----------+------+----------+
        |          |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT  |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH     |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR   |    33168|    33184|    4146 ~ 4148|          -|          -|     8|        no|
        | + BH     |     4144|     4145|            518|          -|          -|     8|        no|
        +----------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    619|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     951|   1112|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    929|    -|
|Register         |        -|    -|     521|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1472|   2660|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_2_fu_212      |export_output_buffer_c1_Pipeline_2      |        0|   0|   47|   88|    0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_234      |export_output_buffer_c1_Pipeline_4      |        0|   0|   47|   88|    0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_246     |export_output_buffer_c1_Pipeline_BW     |        0|   0|   10|   57|    0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_255    |export_output_buffer_c1_Pipeline_BW2    |        0|   0|   10|   57|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_202   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  305|  301|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_224  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  305|  301|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U130                |fadd_32ns_32ns_32_4_full_dsp_1          |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U131                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|    0|    0|    0|
    |mul_7ns_19ns_25_1_1_U129                           |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   3|  951| 1112|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln134_1_fu_333_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln134_fu_276_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln135_1_fu_410_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln135_2_fu_545_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln135_fu_566_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln138_1_fu_420_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln138_2_fu_459_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln138_3_fu_474_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln138_4_fu_513_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln138_5_fu_314_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln138_fu_362_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln71_fu_595_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln72_1_fu_637_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln72_2_fu_660_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln72_fu_671_p2                |         +|   0|  0|  12|           5|           2|
    |empty_318_fu_343_p2               |         +|   0|  0|  14|           7|           7|
    |sub_ln138_1_fu_503_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln138_fu_449_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln141_fu_386_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln76_fu_617_p2                |         -|   0|  0|  16|           9|           9|
    |ap_block_state20                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln134_fu_327_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln135_1_fu_551_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln135_fu_400_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln71_fu_589_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln72_1_fu_665_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln72_fu_627_p2               |      icmp|   0|  0|  12|           5|           4|
    |or_ln135_fu_535_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln72_fu_650_p2                 |        or|   0|  0|   4|           4|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 619|         429|         400|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  155|         34|    1|         34|
    |bh_reg_178                                                         |    9|          2|    5|         10|
    |bout_fu_118                                                        |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   37|          7|   14|         98|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   37|          7|    1|          7|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   26|          5|    1|          5|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   37|          7|   14|         98|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   37|          7|    1|          7|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   26|          5|    1|          5|
    |gmem_blk_n_AR                                                      |    9|          2|    1|          2|
    |gmem_blk_n_R                                                       |    9|          2|    1|          2|
    |grp_fu_860_ce                                                      |   14|          3|    1|          3|
    |grp_fu_860_p0                                                      |   14|          3|   32|         96|
    |grp_fu_860_p1                                                      |   14|          3|   32|         96|
    |grp_fu_864_ce                                                      |   14|          3|    1|          3|
    |grp_fu_864_opcode                                                  |   14|          3|    5|         15|
    |grp_fu_864_p0                                                      |   14|          3|   32|         96|
    |grp_fu_864_p1                                                      |   14|          3|   32|         96|
    |h_1_reg_190                                                        |    9|          2|    5|         10|
    |i2_blk_n_AW                                                        |    9|          2|    1|          2|
    |i2_blk_n_B                                                         |    9|          2|    1|          2|
    |m_axi_i2_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i2_WID                                                       |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                    |   14|          3|    1|          3|
    |o_fu_122                                                           |    9|          2|    4|          8|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              |  929|        193|  446|       1761|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln134_1_reg_725                                             |   4|   0|    4|          0|
    |add_ln135_1_reg_763                                             |   7|   0|    7|          0|
    |add_ln135_2_reg_790                                             |   7|   0|    7|          0|
    |add_ln135_reg_805                                               |   5|   0|    5|          0|
    |add_ln138_4_reg_775                                             |  64|   0|   64|          0|
    |add_ln138_reg_730                                               |  64|   0|   64|          0|
    |add_ln71_reg_818                                                |   4|   0|    4|          0|
    |add_ln72_1_reg_837                                              |   7|   0|    7|          0|
    |add_ln72_2_reg_847                                              |   7|   0|    7|          0|
    |add_ln72_reg_855                                                |   5|   0|    5|          0|
    |ap_CS_fsm                                                       |  33|   0|   33|          0|
    |bh_reg_178                                                      |   5|   0|    5|          0|
    |bout_fu_118                                                     |   4|   0|    4|          0|
    |empty_319_reg_748                                               |  32|   0|   32|          0|
    |gmem_addr_reg_693                                               |  64|   0|   64|          0|
    |grp_export_output_buffer_c1_Pipeline_2_fu_212_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_234_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_255_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_246_ap_start_reg     |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_224_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_202_ap_start_reg   |   1|   0|    1|          0|
    |h_1_reg_190                                                     |   5|   0|    5|          0|
    |icmp_ln135_reg_759                                              |   1|   0|    1|          0|
    |icmp_ln72_reg_833                                               |   1|   0|    1|          0|
    |o_fu_122                                                        |   4|   0|    4|          0|
    |sub_ln141_reg_743                                               |   9|   0|    9|          0|
    |sub_ln76_reg_823                                                |   9|   0|    9|          0|
    |trunc_ln141_1_reg_780                                           |   7|   0|    7|          0|
    |trunc_ln141_reg_754                                             |   7|   0|    7|          0|
    |trunc_ln148_1_reg_799                                           |  62|   0|   62|          0|
    |trunc_ln4_reg_769                                               |  62|   0|   62|          0|
    |trunc_ln76_1_reg_842                                            |   7|   0|    7|          0|
    |trunc_ln76_reg_828                                              |   7|   0|    7|          0|
    |zext_ln134_1_reg_709                                            |   6|   0|    7|          1|
    |zext_ln134_reg_704                                              |   8|   0|    9|          1|
    |zext_ln138_1_reg_714                                            |   8|   0|    9|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 521|   0|  524|          3|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|m_axi_gmem_AWVALID                                                 |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWREADY                                                 |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWADDR                                                  |  out|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWID                                                    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWLEN                                                   |  out|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWSIZE                                                  |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWBURST                                                 |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWLOCK                                                  |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWCACHE                                                 |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWPROT                                                  |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWQOS                                                   |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWREGION                                                |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_AWUSER                                                  |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WVALID                                                  |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WREADY                                                  |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WDATA                                                   |  out|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WSTRB                                                   |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WLAST                                                   |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WID                                                     |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_WUSER                                                   |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARVALID                                                 |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARREADY                                                 |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARADDR                                                  |  out|   64|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARID                                                    |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARLEN                                                   |  out|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARSIZE                                                  |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARBURST                                                 |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARLOCK                                                  |  out|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARCACHE                                                 |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARPROT                                                  |  out|    3|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARQOS                                                   |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARREGION                                                |  out|    4|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_ARUSER                                                  |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RVALID                                                  |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RREADY                                                  |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RDATA                                                   |   in|   32|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RLAST                                                   |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RID                                                     |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM                                                |   in|    9|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RUSER                                                   |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_RRESP                                                   |   in|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BVALID                                                  |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BREADY                                                  |  out|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BRESP                                                   |   in|    2|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BID                                                     |   in|    1|       m_axi|                                                      gmem|       pointer|
|m_axi_gmem_BUSER                                                   |   in|    1|       m_axi|                                                      gmem|       pointer|
|biases                                                             |   in|   64|     ap_none|                                                    biases|        scalar|
|out_r                                                              |   in|    6|     ap_none|                                                     out_r|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 29 
11 --> 12 
12 --> 13 20 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 10 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 12 
29 --> 30 
30 --> 31 
31 --> 32 29 
32 --> 33 
33 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 34 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 35 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %biases"   --->   Operation 36 'read' 'biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %out_read, i2 0" [src/conv1.cpp:134]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i8 %shl_ln" [src/conv1.cpp:134]   --->   Operation 38 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.08ns)   --->   "%add_ln134 = add i64 %zext_ln134_2, i64 %biases_read" [src/conv1.cpp:134]   --->   Operation 39 'add' 'add_ln134' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln134, i32 2, i32 63" [src/conv1.cpp:134]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i62 %trunc_ln" [src/conv1.cpp:134]   --->   Operation 41 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln134" [src/conv1.cpp:134]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln134 = store i4 0, i4 %bout" [src/conv1.cpp:134]   --->   Operation 43 'store' 'store_ln134' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 44 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 51 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 52 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_30, void @empty_31, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_6, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %h_read" [src/conv1.cpp:134]   --->   Operation 55 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i6 %out_read" [src/conv1.cpp:134]   --->   Operation 56 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 8" [src/conv1.cpp:134]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln138_5 = add i8 %h_read, i8 1" [src/conv1.cpp:138]   --->   Operation 58 'add' 'add_ln138_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %add_ln138_5" [src/conv1.cpp:138]   --->   Operation 59 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln134 = br void %BH" [src/conv1.cpp:134]   --->   Operation 60 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout" [src/conv1.cpp:134]   --->   Operation 61 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.79ns)   --->   "%icmp_ln134 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:134]   --->   Operation 62 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln134_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:134]   --->   Operation 63 'add' 'add_ln134_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %BH.split, void %BH.i.preheader" [src/conv1.cpp:134]   --->   Operation 64 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i4 %bout_1" [src/conv1.cpp:134]   --->   Operation 65 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.78ns)   --->   "%empty_318 = add i7 %zext_ln134_3, i7 %zext_ln134_1" [src/conv1.cpp:134]   --->   Operation 66 'add' 'empty_318' <Predicate = (!icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_318" [src/conv1.cpp:134]   --->   Operation 67 'zext' 'p_cast' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (2.49ns)   --->   "%mul_ln138 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:138]   --->   Operation 68 'mul' 'mul_ln138' <Predicate = (!icmp_ln134)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i25 %mul_ln138" [src/conv1.cpp:138]   --->   Operation 69 'zext' 'zext_ln138' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %zext_ln138, i64 %output_ftmap_read" [src/conv1.cpp:138]   --->   Operation 70 'add' 'add_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 71 'alloca' 'o' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 0, i4 %o" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 72 'store' 'store_ln71' <Predicate = (icmp_ln134)> <Delay = 0.42>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln71 = br void %BH.i" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 73 'br' 'br_ln71' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %bout_1" [src/conv1.cpp:141]   --->   Operation 74 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 0" [src/conv1.cpp:141]   --->   Operation 75 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i8 %tmp_8" [src/conv1.cpp:141]   --->   Operation 76 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.76ns)   --->   "%sub_ln141 = sub i9 %zext_ln141_1, i9 %zext_ln141" [src/conv1.cpp:141]   --->   Operation 77 'sub' 'sub_ln141' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:134]   --->   Operation 79 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [src/conv1.cpp:134]   --->   Operation 80 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%empty_319 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:134]   --->   Operation 81 'bitcast' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i9 %sub_ln141" [src/conv1.cpp:141]   --->   Operation 82 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.0" [src/conv1.cpp:135]   --->   Operation 83 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 12 <SV = 11> <Delay = 2.73>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln135, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:135]   --->   Operation 84 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.78ns)   --->   "%icmp_ln135 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:135]   --->   Operation 85 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:135]   --->   Operation 86 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i5 %bh" [src/conv1.cpp:141]   --->   Operation 87 'zext' 'zext_ln141_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln135_1 = add i7 %trunc_ln141, i7 %zext_ln141_2" [src/conv1.cpp:135]   --->   Operation 88 'add' 'add_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %bh" [src/conv1.cpp:135]   --->   Operation 89 'zext' 'zext_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 90 [2/2] (1.23ns)   --->   "%call_ln135 = call void @export_output_buffer_c1_Pipeline_RELU, i7 %add_ln135_1, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135]   --->   Operation 90 'call' 'call_ln135' <Predicate = (icmp_ln135)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln138_1 = add i9 %zext_ln135, i9 %zext_ln134" [src/conv1.cpp:138]   --->   Operation 91 'add' 'add_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_1, i10 0" [src/conv1.cpp:138]   --->   Operation 92 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i19 %shl_ln1" [src/conv1.cpp:138]   --->   Operation 93 'zext' 'zext_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_1, i2 0" [src/conv1.cpp:138]   --->   Operation 94 'bitconcatenate' 'shl_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i11 %shl_ln138_1" [src/conv1.cpp:138]   --->   Operation 95 'zext' 'zext_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.88ns)   --->   "%sub_ln138 = sub i20 %zext_ln138_2, i20 %zext_ln138_3" [src/conv1.cpp:138]   --->   Operation 96 'sub' 'sub_ln138' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i20 %sub_ln138" [src/conv1.cpp:138]   --->   Operation 97 'sext' 'sext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.08ns)   --->   "%add_ln138_2 = add i64 %sext_ln138, i64 %add_ln138" [src/conv1.cpp:138]   --->   Operation 98 'add' 'add_ln138_2' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_2, i32 2, i32 63" [src/conv1.cpp:148]   --->   Operation 99 'partselect' 'trunc_ln4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.76ns)   --->   "%add_ln138_3 = add i9 %zext_ln138_1, i9 %zext_ln135" [src/conv1.cpp:138]   --->   Operation 100 'add' 'add_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_3, i10 0" [src/conv1.cpp:138]   --->   Operation 101 'bitconcatenate' 'shl_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i19 %shl_ln138_2" [src/conv1.cpp:138]   --->   Operation 102 'zext' 'zext_ln138_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_3, i2 0" [src/conv1.cpp:138]   --->   Operation 103 'bitconcatenate' 'shl_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln138_5 = zext i11 %shl_ln138_3" [src/conv1.cpp:138]   --->   Operation 104 'zext' 'zext_ln138_5' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.88ns)   --->   "%sub_ln138_1 = sub i20 %zext_ln138_4, i20 %zext_ln138_5" [src/conv1.cpp:138]   --->   Operation 105 'sub' 'sub_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i20 %sub_ln138_1" [src/conv1.cpp:138]   --->   Operation 106 'sext' 'sext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.08ns)   --->   "%add_ln138_4 = add i64 %sext_ln138_1, i64 %add_ln138" [src/conv1.cpp:138]   --->   Operation 107 'add' 'add_ln138_4' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = trunc i9 %sub_ln141" [src/conv1.cpp:141]   --->   Operation 108 'trunc' 'trunc_ln141_1' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln135 = call void @export_output_buffer_c1_Pipeline_RELU, i7 %add_ln135_1, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135]   --->   Operation 109 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i62 %trunc_ln4" [src/conv1.cpp:148]   --->   Operation 110 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln148" [src/conv1.cpp:148]   --->   Operation 111 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (7.30ns)   --->   "%empty_320 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 255" [src/conv1.cpp:148]   --->   Operation 112 'writereq' 'empty_320' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 113 [2/2] (1.23ns)   --->   "%call_ln148 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln4, i7 %add_ln135_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:148]   --->   Operation 113 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln148 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln4, i7 %add_ln135_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:148]   --->   Operation 114 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 115 [5/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:135]   --->   Operation 115 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 116 [4/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:135]   --->   Operation 116 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 117 [3/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:135]   --->   Operation 117 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [2/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:135]   --->   Operation 118 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i5 %bh" [src/conv1.cpp:135]   --->   Operation 119 'trunc' 'trunc_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:135]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:135]   --->   Operation 121 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 122 [1/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:135]   --->   Operation 122 'writeresp' 'empty_321' <Predicate = (icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln135 = or i4 %trunc_ln135, i4 1" [src/conv1.cpp:135]   --->   Operation 123 'or' 'or_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i4 %or_ln135" [src/conv1.cpp:141]   --->   Operation 124 'zext' 'zext_ln141_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.77ns)   --->   "%add_ln135_2 = add i7 %trunc_ln141_1, i7 %zext_ln141_3" [src/conv1.cpp:135]   --->   Operation 125 'add' 'add_ln135_2' <Predicate = (icmp_ln135)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.79ns)   --->   "%icmp_ln135_1 = icmp_eq  i4 %or_ln135, i4 15" [src/conv1.cpp:135]   --->   Operation 126 'icmp' 'icmp_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:135]   --->   Operation 127 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_20 : Operation 128 [2/2] (1.23ns)   --->   "%call_ln135 = call void @export_output_buffer_c1_Pipeline_RELU1, i7 %add_ln135_2, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135]   --->   Operation 128 'call' 'call_ln135' <Predicate = (icmp_ln135 & !icmp_ln135_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_4, i32 2, i32 63" [src/conv1.cpp:148]   --->   Operation 129 'partselect' 'trunc_ln148_1' <Predicate = (icmp_ln135 & !icmp_ln135_1)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln135 = add i5 %bh, i5 2" [src/conv1.cpp:135]   --->   Operation 130 'add' 'add_ln135' <Predicate = (icmp_ln135 & !icmp_ln135_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln134 = store i4 %add_ln134_1, i4 %bout" [src/conv1.cpp:134]   --->   Operation 131 'store' 'store_ln134' <Predicate = (icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.42>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln134 = br void %BH" [src/conv1.cpp:134]   --->   Operation 132 'br' 'br_ln134' <Predicate = (icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln135 = call void @export_output_buffer_c1_Pipeline_RELU1, i7 %add_ln135_2, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135]   --->   Operation 133 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i62 %trunc_ln148_1" [src/conv1.cpp:148]   --->   Operation 134 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln148_1" [src/conv1.cpp:148]   --->   Operation 135 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (7.30ns)   --->   "%empty_322 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr_1, i32 255" [src/conv1.cpp:148]   --->   Operation 136 'writereq' 'empty_322' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 137 [2/2] (1.23ns)   --->   "%call_ln148 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln148_1, i7 %add_ln135_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:148]   --->   Operation 137 'call' 'call_ln148' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln148 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln148_1, i7 %add_ln135_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:148]   --->   Operation 138 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 139 [5/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:135]   --->   Operation 139 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 140 [4/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:135]   --->   Operation 140 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 141 [3/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:135]   --->   Operation 141 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 142 [2/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:135]   --->   Operation 142 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 143 [1/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:135]   --->   Operation 143 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.0" [src/conv1.cpp:135]   --->   Operation 144 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 0.79>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 145 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln71 = icmp_eq  i4 %o_1, i4 8" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 146 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %o_1, i4 1" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 147 'add' 'add_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %BH.i.split, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 148 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i4 %o_1" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 149 'zext' 'zext_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_1, i4 0" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 150 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i8 %tmp_9" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 151 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 152 [1/1] (0.76ns)   --->   "%sub_ln76 = sub i9 %zext_ln76_1, i9 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 152 'sub' 'sub_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 154 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i9 %sub_ln76" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 155 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_29 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln72 = br void %BW.0.i" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 156 'br' 'br_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [src/conv1.cpp:152]   --->   Operation 157 'ret' 'ret_ln152' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 2.02>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%h_1 = phi i5 %add_ln72, void %for.inc.1.i.preheader, i5 0, void %BH.i.split" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 158 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 159 [1/1] (0.78ns)   --->   "%icmp_ln72 = icmp_ult  i5 %h_1, i5 15" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 159 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc16.i, void %BW.0.i.split" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 160 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i5 %h_1" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 161 'zext' 'zext_ln76_2' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln72_1 = add i7 %trunc_ln76, i7 %zext_ln76_2" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 162 'add' 'add_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [2/2] (1.23ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i7 %add_ln72_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 163 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i9 %sub_ln76" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 164 'trunc' 'trunc_ln76_1' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 31 <SV = 12> <Delay = 1.22>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i5 %h_1" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 165 'trunc' 'trunc_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 167 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i7 %add_ln72_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 168 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln72 = or i4 %trunc_ln72, i4 1" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 169 'or' 'or_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i4 %or_ln72" [src/conv1.cpp:76->src/conv1.cpp:151]   --->   Operation 170 'zext' 'zext_ln76_3' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (0.77ns)   --->   "%add_ln72_2 = add i7 %trunc_ln76_1, i7 %zext_ln76_3" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 171 'add' 'add_ln72_2' <Predicate = (icmp_ln72)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln72_1 = icmp_eq  i4 %or_ln72, i4 15" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 172 'icmp' 'icmp_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %for.inc.1.i.preheader, void %for.inc16.i" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 173 'br' 'br_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.78ns)   --->   "%add_ln72 = add i5 %h_1, i5 2" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 174 'add' 'add_ln72' <Predicate = (icmp_ln72 & !icmp_ln72_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %add_ln71, i4 %o" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 175 'store' 'store_ln71' <Predicate = (icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.42>
ST_31 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln71 = br void %BH.i" [src/conv1.cpp:71->src/conv1.cpp:151]   --->   Operation 176 'br' 'br_ln71' <Predicate = (icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.00>

State 32 <SV = 13> <Delay = 1.23>
ST_32 : Operation 177 [2/2] (1.23ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i7 %add_ln72_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 177 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 14> <Delay = 0.00>
ST_33 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i7 %add_ln72_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 178 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln72 = br void %BW.0.i" [src/conv1.cpp:72->src/conv1.cpp:151]   --->   Operation 179 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                    (alloca           ) [ 0111111111111111111111111111100000]
out_read                (read             ) [ 0011111111000000000000000000000000]
biases_read             (read             ) [ 0000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln134_2            (zext             ) [ 0000000000000000000000000000000000]
add_ln134               (add              ) [ 0000000000000000000000000000000000]
trunc_ln                (partselect       ) [ 0000000000000000000000000000000000]
sext_ln134              (sext             ) [ 0000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 0011111111111111111111111111100000]
store_ln134             (store            ) [ 0000000000000000000000000000000000]
h_read                  (read             ) [ 0000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 0000000000111111111111111111100000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000]
zext_ln134              (zext             ) [ 0000000000111111111111111111100000]
zext_ln134_1            (zext             ) [ 0000000000111111111111111111100000]
empty                   (readreq          ) [ 0000000000000000000000000000000000]
add_ln138_5             (add              ) [ 0000000000000000000000000000000000]
zext_ln138_1            (zext             ) [ 0000000000111111111111111111100000]
br_ln134                (br               ) [ 0000000000000000000000000000000000]
bout_1                  (load             ) [ 0000000000010000000000000000000000]
icmp_ln134              (icmp             ) [ 0000000000111111111111111111100000]
add_ln134_1             (add              ) [ 0000000000011111111111111111100000]
br_ln134                (br               ) [ 0000000000000000000000000000000000]
zext_ln134_3            (zext             ) [ 0000000000000000000000000000000000]
empty_318               (add              ) [ 0000000000000000000000000000000000]
p_cast                  (zext             ) [ 0000000000000000000000000000000000]
mul_ln138               (mul              ) [ 0000000000000000000000000000000000]
zext_ln138              (zext             ) [ 0000000000000000000000000000000000]
add_ln138               (add              ) [ 0000000000011111111111111111100000]
o                       (alloca           ) [ 0000000000111111111111111111111111]
store_ln71              (store            ) [ 0000000000000000000000000000000000]
br_ln71                 (br               ) [ 0000000000000000000000000000000000]
zext_ln141              (zext             ) [ 0000000000000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln141_1            (zext             ) [ 0000000000000000000000000000000000]
sub_ln141               (sub              ) [ 0000000000001111111111111111100000]
speclooptripcount_ln134 (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln134      (specloopname     ) [ 0000000000000000000000000000000000]
gmem_addr_read          (read             ) [ 0000000000000000000000000000000000]
empty_319               (bitcast          ) [ 0000000000001111111111111111100000]
trunc_ln141             (trunc            ) [ 0000000000001111111111111111100000]
br_ln135                (br               ) [ 0000000000111111111111111111100000]
bh                      (phi              ) [ 0000000000001111111110000000000000]
icmp_ln135              (icmp             ) [ 0000000000111111111111111111100000]
br_ln135                (br               ) [ 0000000000000000000000000000000000]
zext_ln141_2            (zext             ) [ 0000000000000000000000000000000000]
add_ln135_1             (add              ) [ 0000000000000111000000000000000000]
zext_ln135              (zext             ) [ 0000000000000000000000000000000000]
add_ln138_1             (add              ) [ 0000000000000000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln138_2            (zext             ) [ 0000000000000000000000000000000000]
shl_ln138_1             (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln138_3            (zext             ) [ 0000000000000000000000000000000000]
sub_ln138               (sub              ) [ 0000000000000000000000000000000000]
sext_ln138              (sext             ) [ 0000000000000000000000000000000000]
add_ln138_2             (add              ) [ 0000000000000000000000000000000000]
trunc_ln4               (partselect       ) [ 0000000000000111000000000000000000]
add_ln138_3             (add              ) [ 0000000000000000000000000000000000]
shl_ln138_2             (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln138_4            (zext             ) [ 0000000000000000000000000000000000]
shl_ln138_3             (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln138_5            (zext             ) [ 0000000000000000000000000000000000]
sub_ln138_1             (sub              ) [ 0000000000000000000000000000000000]
sext_ln138_1            (sext             ) [ 0000000000000000000000000000000000]
add_ln138_4             (add              ) [ 0000000000000111111110000000000000]
trunc_ln141_1           (trunc            ) [ 0000000000000111111110000000000000]
call_ln135              (call             ) [ 0000000000000000000000000000000000]
sext_ln148              (sext             ) [ 0000000000000000000000000000000000]
i2_addr                 (getelementptr    ) [ 0000000000111011111111111111100000]
empty_320               (writereq         ) [ 0000000000000000000000000000000000]
call_ln148              (call             ) [ 0000000000000000000000000000000000]
trunc_ln135             (trunc            ) [ 0000000000000000000000000000000000]
speclooptripcount_ln135 (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln135      (specloopname     ) [ 0000000000000000000000000000000000]
empty_321               (writeresp        ) [ 0000000000000000000000000000000000]
or_ln135                (or               ) [ 0000000000000000000000000000000000]
zext_ln141_3            (zext             ) [ 0000000000000000000000000000000000]
add_ln135_2             (add              ) [ 0000000000000000000001110000000000]
icmp_ln135_1            (icmp             ) [ 0000000000111111111111111111100000]
br_ln135                (br               ) [ 0000000000000000000000000000000000]
trunc_ln148_1           (partselect       ) [ 0000000000000000000001110000000000]
add_ln135               (add              ) [ 0000000000111000000001111111100000]
store_ln134             (store            ) [ 0000000000000000000000000000000000]
br_ln134                (br               ) [ 0000000000000000000000000000000000]
call_ln135              (call             ) [ 0000000000000000000000000000000000]
sext_ln148_1            (sext             ) [ 0000000000000000000000000000000000]
i2_addr_1               (getelementptr    ) [ 0000000000000000000000111111100000]
empty_322               (writereq         ) [ 0000000000000000000000000000000000]
call_ln148              (call             ) [ 0000000000000000000000000000000000]
empty_323               (writeresp        ) [ 0000000000000000000000000000000000]
br_ln135                (br               ) [ 0000000000111111111111111111100000]
o_1                     (load             ) [ 0000000000000000000000000000000000]
icmp_ln71               (icmp             ) [ 0000000000000000000000000000011111]
add_ln71                (add              ) [ 0000000000000000000000000000001111]
br_ln71                 (br               ) [ 0000000000000000000000000000000000]
zext_ln76               (zext             ) [ 0000000000000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln76_1             (zext             ) [ 0000000000000000000000000000000000]
sub_ln76                (sub              ) [ 0000000000000000000000000000001111]
speclooptripcount_ln71  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln71       (specloopname     ) [ 0000000000000000000000000000000000]
trunc_ln76              (trunc            ) [ 0000000000000000000000000000001111]
br_ln72                 (br               ) [ 0000000000000000000000000000011111]
ret_ln152               (ret              ) [ 0000000000000000000000000000000000]
h_1                     (phi              ) [ 0000000000000000000000000000001100]
icmp_ln72               (icmp             ) [ 0000000000000000000000000000011111]
br_ln72                 (br               ) [ 0000000000000000000000000000000000]
zext_ln76_2             (zext             ) [ 0000000000000000000000000000000000]
add_ln72_1              (add              ) [ 0000000000000000000000000000000100]
trunc_ln76_1            (trunc            ) [ 0000000000000000000000000000000100]
trunc_ln72              (trunc            ) [ 0000000000000000000000000000000000]
speclooptripcount_ln72  (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln72       (specloopname     ) [ 0000000000000000000000000000000000]
call_ln72               (call             ) [ 0000000000000000000000000000000000]
or_ln72                 (or               ) [ 0000000000000000000000000000000000]
zext_ln76_3             (zext             ) [ 0000000000000000000000000000000000]
add_ln72_2              (add              ) [ 0000000000000000000000000000000011]
icmp_ln72_1             (icmp             ) [ 0000000000000000000000000000011111]
br_ln72                 (br               ) [ 0000000000000000000000000000000000]
add_ln72                (add              ) [ 0000000000000000000000000000011011]
store_ln71              (store            ) [ 0000000000000000000000000000000000]
br_ln71                 (br               ) [ 0000000000000000000000000000000000]
call_ln72               (call             ) [ 0000000000000000000000000000000000]
br_ln72                 (br               ) [ 0000000000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="bout_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="o_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="biases_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="h_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="output_ftmap_read_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="10"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_writeresp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_320/13 empty_321/16 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_322/21 empty_323/24 "/>
</bind>
</comp>

<comp id="178" class="1005" name="bh_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="bh_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/12 "/>
</bind>
</comp>

<comp id="190" class="1005" name="h_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="h_1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/30 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_export_output_buffer_c1_Pipeline_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="62" slack="2"/>
<pin id="216" dir="0" index="3" bw="7" slack="2"/>
<pin id="217" dir="0" index="4" bw="32" slack="0"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="9"/>
<pin id="228" dir="0" index="3" bw="32" slack="0"/>
<pin id="229" dir="0" index="4" bw="32" slack="0"/>
<pin id="230" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/20 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_export_output_buffer_c1_Pipeline_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="62" slack="2"/>
<pin id="238" dir="0" index="3" bw="7" slack="2"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/22 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/30 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="1"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="32" slack="0"/>
<pin id="260" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/32 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln134_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln134_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="62" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln134_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="62" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln134/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_addr_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln134_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln134_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln134_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="8"/>
<pin id="313" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln138_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_5/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln138_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bout_1_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="9"/>
<pin id="326" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln134_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln134_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln134_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_318_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="1"/>
<pin id="346" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_318/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln138_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="19" slack="0"/>
<pin id="355" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln138_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln138_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="25" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln71_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln141_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln141_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_1/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln141_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="empty_319_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_319/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln141_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln135_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln141_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_2/12 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln135_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="1"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln135_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln138_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="3"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="19" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln138_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="19" slack="0"/>
<pin id="435" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln138_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln138_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln138_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="19" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="0"/>
<pin id="452" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138/12 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln138_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="20" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln138_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="20" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="2"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="62" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln138_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="3"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_3/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shl_ln138_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="19" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_2/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln138_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="19" slack="0"/>
<pin id="489" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln138_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_3/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln138_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_5/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln138_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="19" slack="0"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138_1/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln138_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="20" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln138_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="20" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="2"/>
<pin id="516" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_4/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln141_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141_1/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln148_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="62" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="i2_addr_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln135_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="8"/>
<pin id="533" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/20 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln135_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln135/20 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln141_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_3/20 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln135_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="8"/>
<pin id="547" dir="0" index="1" bw="4" slack="0"/>
<pin id="548" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_2/20 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln135_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135_1/20 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln148_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="8"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="7" slack="0"/>
<pin id="562" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln148_1/20 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln135_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="8"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/20 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln134_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="10"/>
<pin id="574" dir="0" index="1" bw="4" slack="19"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/20 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln148_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="62" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_1/21 "/>
</bind>
</comp>

<comp id="579" class="1004" name="i2_addr_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/21 "/>
</bind>
</comp>

<comp id="586" class="1004" name="o_1_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/29 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln71_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/29 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln71_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/29 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln76_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/29 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_9_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/29 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln76_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/29 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sub_ln76_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/29 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln76_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/29 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln72_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/30 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln76_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/30 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln72_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="1"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/30 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln76_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="1"/>
<pin id="645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/30 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln72_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/31 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln72_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/31 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln76_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/31 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln72_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="1"/>
<pin id="662" dir="0" index="1" bw="4" slack="0"/>
<pin id="663" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/31 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln72_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="4" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/31 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln72_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="0" index="1" bw="3" slack="0"/>
<pin id="674" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/31 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln71_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="2"/>
<pin id="679" dir="0" index="1" bw="4" slack="3"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/31 "/>
</bind>
</comp>

<comp id="681" class="1005" name="bout_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="688" class="1005" name="out_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="8"/>
<pin id="690" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="gmem_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="output_ftmap_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="704" class="1005" name="zext_ln134_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="3"/>
<pin id="706" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln134_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="1"/>
<pin id="711" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln138_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="3"/>
<pin id="716" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln138_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="add_ln134_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="10"/>
<pin id="727" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="add_ln138_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="2"/>
<pin id="732" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="736" class="1005" name="o_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="743" class="1005" name="sub_ln141_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="1"/>
<pin id="745" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln141 "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_319_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_319 "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln141_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="1"/>
<pin id="756" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln135_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="8"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="763" class="1005" name="add_ln135_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="1"/>
<pin id="765" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln4_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="62" slack="1"/>
<pin id="771" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="775" class="1005" name="add_ln138_4_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="8"/>
<pin id="777" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln138_4 "/>
</bind>
</comp>

<comp id="780" class="1005" name="trunc_ln141_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="8"/>
<pin id="782" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln141_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="i2_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln135_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="1"/>
<pin id="792" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="trunc_ln148_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="62" slack="1"/>
<pin id="801" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln148_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="add_ln135_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="1"/>
<pin id="807" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="810" class="1005" name="i2_addr_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="3"/>
<pin id="812" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln71_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="2"/>
<pin id="820" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="823" class="1005" name="sub_ln76_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="9" slack="1"/>
<pin id="825" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln76 "/>
</bind>
</comp>

<comp id="828" class="1005" name="trunc_ln76_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="7" slack="1"/>
<pin id="830" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln72_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln72_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="1"/>
<pin id="839" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln76_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="1"/>
<pin id="844" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln72_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln72_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="1"/>
<pin id="857" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="862" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="863" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add15_1/3 "/>
</bind>
</comp>

<comp id="864" class="1004" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="866" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="867" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 tmp_7/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="94" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="96" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="100" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="94" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="100" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="242"><net_src comp="110" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="252"><net_src comp="114" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="116" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="126" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="132" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="145" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="145" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="324" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="372" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="157" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="182" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="182" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="415"><net_src comp="410" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="419"><net_src comp="182" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="90" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="92" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="420" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="433" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="459" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="28" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="416" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="90" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="92" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="474" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="24" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="487" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="534"><net_src comp="178" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="66" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="550"><net_src comp="545" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="555"><net_src comp="535" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="104" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="26" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="28" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="30" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="178" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="108" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="586" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="586" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="32" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="601" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="194" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="84" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="194" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="642"><net_src comp="637" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="649"><net_src comp="190" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="66" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="650" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="190" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="108" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="684"><net_src comp="118" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="691"><net_src comp="126" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="696"><net_src comp="296" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="702"><net_src comp="151" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="707"><net_src comp="307" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="712"><net_src comp="311" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="717"><net_src comp="320" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="728"><net_src comp="333" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="733"><net_src comp="362" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="739"><net_src comp="122" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="746"><net_src comp="386" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="751"><net_src comp="392" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="757"><net_src comp="396" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="762"><net_src comp="400" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="410" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="772"><net_src comp="464" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="778"><net_src comp="513" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="783"><net_src comp="518" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="788"><net_src comp="524" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="793"><net_src comp="545" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="802"><net_src comp="557" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="808"><net_src comp="566" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="813"><net_src comp="579" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="821"><net_src comp="595" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="826"><net_src comp="617" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="831"><net_src comp="623" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="836"><net_src comp="627" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="637" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="845"><net_src comp="643" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="850"><net_src comp="660" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="858"><net_src comp="671" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: gmem | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {12 13 20 21 30 31 32 33 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {12 13 20 21 30 31 32 33 }
 - Input state : 
	Port: export_output_buffer_c1 : i2 | {}
	Port: export_output_buffer_c1 : output_ftmap | {9 }
	Port: export_output_buffer_c1 : gmem | {2 3 4 5 6 7 8 9 11 }
	Port: export_output_buffer_c1 : biases | {1 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {9 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {12 13 14 15 20 21 22 23 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {12 13 14 15 20 21 22 23 }
  - Chain level:
	State 1
		zext_ln134_2 : 1
		add_ln134 : 2
		trunc_ln : 3
		sext_ln134 : 4
		gmem_addr : 5
		store_ln134 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		zext_ln138_1 : 1
	State 10
		icmp_ln134 : 1
		add_ln134_1 : 1
		br_ln134 : 2
		zext_ln134_3 : 1
		empty_318 : 2
		p_cast : 3
		mul_ln138 : 4
		zext_ln138 : 5
		add_ln138 : 6
		store_ln71 : 1
	State 11
		zext_ln141_1 : 1
		sub_ln141 : 2
		trunc_ln141 : 3
	State 12
		icmp_ln135 : 1
		br_ln135 : 2
		zext_ln141_2 : 1
		add_ln135_1 : 2
		zext_ln135 : 1
		call_ln135 : 3
		add_ln138_1 : 2
		shl_ln1 : 3
		zext_ln138_2 : 4
		shl_ln138_1 : 3
		zext_ln138_3 : 4
		sub_ln138 : 5
		sext_ln138 : 6
		add_ln138_2 : 7
		trunc_ln4 : 8
		add_ln138_3 : 2
		shl_ln138_2 : 3
		zext_ln138_4 : 4
		shl_ln138_3 : 3
		zext_ln138_5 : 4
		sub_ln138_1 : 5
		sext_ln138_1 : 6
		add_ln138_4 : 7
	State 13
		i2_addr : 1
		empty_320 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		or_ln135 : 1
		zext_ln141_3 : 1
		add_ln135_2 : 2
		icmp_ln135_1 : 1
		br_ln135 : 2
		call_ln135 : 3
	State 21
		i2_addr_1 : 1
		empty_322 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
		zext_ln76 : 1
		tmp_9 : 1
		zext_ln76_1 : 2
		sub_ln76 : 3
		trunc_ln76 : 4
	State 30
		icmp_ln72 : 1
		br_ln72 : 2
		zext_ln76_2 : 1
		add_ln72_1 : 2
		call_ln72 : 3
	State 31
		or_ln72 : 1
		zext_ln76_3 : 1
		add_ln72_2 : 2
		icmp_ln72_1 : 1
		br_ln72 : 2
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_export_output_buffer_c1_Pipeline_RELU_fu_202 |    2    |  1.708  |   363   |   338   |
|          |   grp_export_output_buffer_c1_Pipeline_2_fu_212   |    0    |  0.854  |   166   |    57   |
|   call   | grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 |    2    |  1.708  |   363   |   338   |
|          |   grp_export_output_buffer_c1_Pipeline_4_fu_234   |    0    |  0.854  |   166   |    57   |
|          |   grp_export_output_buffer_c1_Pipeline_BW_fu_246  |    0    |    0    |    8    |    30   |
|          |  grp_export_output_buffer_c1_Pipeline_BW2_fu_255  |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  add_ln134_fu_276                 |    0    |    0    |    0    |    71   |
|          |                 add_ln138_5_fu_314                |    0    |    0    |    0    |    15   |
|          |                 add_ln134_1_fu_333                |    0    |    0    |    0    |    12   |
|          |                  empty_318_fu_343                 |    0    |    0    |    0    |    13   |
|          |                  add_ln138_fu_362                 |    0    |    0    |    0    |    71   |
|          |                 add_ln135_1_fu_410                |    0    |    0    |    0    |    14   |
|          |                 add_ln138_1_fu_420                |    0    |    0    |    0    |    15   |
|    add   |                 add_ln138_2_fu_459                |    0    |    0    |    0    |    71   |
|          |                 add_ln138_3_fu_474                |    0    |    0    |    0    |    15   |
|          |                 add_ln138_4_fu_513                |    0    |    0    |    0    |    71   |
|          |                 add_ln135_2_fu_545                |    0    |    0    |    0    |    14   |
|          |                  add_ln135_fu_566                 |    0    |    0    |    0    |    12   |
|          |                  add_ln71_fu_595                  |    0    |    0    |    0    |    12   |
|          |                 add_ln72_1_fu_637                 |    0    |    0    |    0    |    14   |
|          |                 add_ln72_2_fu_660                 |    0    |    0    |    0    |    14   |
|          |                  add_ln72_fu_671                  |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                     grp_fu_860                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln141_fu_386                 |    0    |    0    |    0    |    15   |
|    sub   |                  sub_ln138_fu_449                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln138_1_fu_503                |    0    |    0    |    0    |    26   |
|          |                  sub_ln76_fu_617                  |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln134_fu_327                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln135_fu_400                 |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln135_1_fu_551                |    0    |    0    |    0    |    12   |
|          |                  icmp_ln71_fu_589                 |    0    |    0    |    0    |    12   |
|          |                  icmp_ln72_fu_627                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln72_1_fu_665                |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln138_fu_352                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                out_read_read_fu_126               |    0    |    0    |    0    |    0    |
|          |              biases_read_read_fu_132              |    0    |    0    |    0    |    0    |
|   read   |                 h_read_read_fu_145                |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_151           |    0    |    0    |    0    |    0    |
|          |             gmem_addr_read_read_fu_157            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_138                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_162               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_170               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                   shl_ln_fu_264                   |    0    |    0    |    0    |    0    |
|          |                    tmp_8_fu_375                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln1_fu_425                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln138_1_fu_437                |    0    |    0    |    0    |    0    |
|          |                 shl_ln138_2_fu_479                |    0    |    0    |    0    |    0    |
|          |                 shl_ln138_3_fu_491                |    0    |    0    |    0    |    0    |
|          |                    tmp_9_fu_605                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln134_2_fu_272                |    0    |    0    |    0    |    0    |
|          |                 zext_ln134_fu_307                 |    0    |    0    |    0    |    0    |
|          |                zext_ln134_1_fu_311                |    0    |    0    |    0    |    0    |
|          |                zext_ln138_1_fu_320                |    0    |    0    |    0    |    0    |
|          |                zext_ln134_3_fu_339                |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_348                   |    0    |    0    |    0    |    0    |
|          |                 zext_ln138_fu_358                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln141_fu_372                 |    0    |    0    |    0    |    0    |
|          |                zext_ln141_1_fu_382                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln141_2_fu_406                |    0    |    0    |    0    |    0    |
|          |                 zext_ln135_fu_416                 |    0    |    0    |    0    |    0    |
|          |                zext_ln138_2_fu_433                |    0    |    0    |    0    |    0    |
|          |                zext_ln138_3_fu_445                |    0    |    0    |    0    |    0    |
|          |                zext_ln138_4_fu_487                |    0    |    0    |    0    |    0    |
|          |                zext_ln138_5_fu_499                |    0    |    0    |    0    |    0    |
|          |                zext_ln141_3_fu_541                |    0    |    0    |    0    |    0    |
|          |                  zext_ln76_fu_601                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln76_1_fu_613                |    0    |    0    |    0    |    0    |
|          |                 zext_ln76_2_fu_633                |    0    |    0    |    0    |    0    |
|          |                 zext_ln76_3_fu_656                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln_fu_282                  |    0    |    0    |    0    |    0    |
|partselect|                  trunc_ln4_fu_464                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln148_1_fu_557               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln134_fu_292                 |    0    |    0    |    0    |    0    |
|          |                 sext_ln138_fu_455                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln138_1_fu_509                |    0    |    0    |    0    |    0    |
|          |                 sext_ln148_fu_521                 |    0    |    0    |    0    |    0    |
|          |                sext_ln148_1_fu_576                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln141_fu_396                |    0    |    0    |    0    |    0    |
|          |                trunc_ln141_1_fu_518               |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln135_fu_531                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln76_fu_623                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln76_1_fu_643                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln72_fu_646                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln135_fu_535                  |    0    |    0    |    0    |    0    |
|          |                   or_ln72_fu_650                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                     grp_fu_864                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  5.124  |   1301  |   1670  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln134_1_reg_725   |    4   |
|   add_ln135_1_reg_763   |    7   |
|   add_ln135_2_reg_790   |    7   |
|    add_ln135_reg_805    |    5   |
|   add_ln138_4_reg_775   |   64   |
|    add_ln138_reg_730    |   64   |
|     add_ln71_reg_818    |    4   |
|    add_ln72_1_reg_837   |    7   |
|    add_ln72_2_reg_847   |    7   |
|     add_ln72_reg_855    |    5   |
|        bh_reg_178       |    5   |
|       bout_reg_681      |    4   |
|    empty_319_reg_748    |   32   |
|    gmem_addr_reg_693    |   32   |
|       h_1_reg_190       |    5   |
|    i2_addr_1_reg_810    |   32   |
|     i2_addr_reg_785     |   32   |
|    icmp_ln135_reg_759   |    1   |
|    icmp_ln72_reg_833    |    1   |
|        o_reg_736        |    4   |
|     out_read_reg_688    |    6   |
|output_ftmap_read_reg_699|   64   |
|    sub_ln141_reg_743    |    9   |
|     sub_ln76_reg_823    |    9   |
|  trunc_ln141_1_reg_780  |    7   |
|   trunc_ln141_reg_754   |    7   |
|  trunc_ln148_1_reg_799  |   62   |
|    trunc_ln4_reg_769    |   62   |
|   trunc_ln76_1_reg_842  |    7   |
|    trunc_ln76_reg_828   |    7   |
|   zext_ln134_1_reg_709  |    7   |
|    zext_ln134_reg_704   |    9   |
|   zext_ln138_1_reg_714  |    9   |
+-------------------------+--------+
|          Total          |   587  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_162               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_162               |  p1  |   2  |  32  |   64   ||    9    |
|                grp_writeresp_fu_170               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_170               |  p1  |   2  |  32  |   64   ||    9    |
|                     bh_reg_178                    |  p0  |   2  |   5  |   10   ||    9    |
|                    h_1_reg_190                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_202 |  p1  |   2  |   7  |   14   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_224 |  p1  |   2  |   7  |   14   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_246  |  p1  |   2  |   7  |   14   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   194  ||  3.843  ||    63   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    5   |  1301  |  1670  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   63   |
|  Register |    -   |    -   |   587  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    8   |  1888  |  1733  |
+-----------+--------+--------+--------+--------+
