/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [23:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [13:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  reg [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [28:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [14:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_63z;
  wire [4:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_66z;
  wire [21:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_73z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  reg [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_62z = celloutsig_0_51z ? celloutsig_0_31z : celloutsig_0_41z[5];
  assign celloutsig_0_13z = celloutsig_0_4z[0] ? celloutsig_0_6z[0] : celloutsig_0_6z[2];
  assign celloutsig_0_15z = celloutsig_0_4z[4] ? in_data[55] : celloutsig_0_9z;
  assign celloutsig_0_32z = celloutsig_0_13z ? celloutsig_0_22z[14] : celloutsig_0_10z;
  assign celloutsig_0_46z = ~(celloutsig_0_3z & celloutsig_0_16z[23]);
  assign celloutsig_0_54z = ~(celloutsig_0_6z[1] & celloutsig_0_23z[6]);
  assign celloutsig_0_58z = ~(celloutsig_0_22z[18] & celloutsig_0_33z);
  assign celloutsig_1_0z = ~(in_data[178] & in_data[123]);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[7] & celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_4z[4] & 1'h1);
  assign celloutsig_0_24z = ~(celloutsig_0_9z & celloutsig_0_21z);
  assign celloutsig_0_25z = ~(celloutsig_0_17z & 1'h1);
  assign celloutsig_0_31z = ~(celloutsig_0_15z & celloutsig_0_11z[2]);
  assign celloutsig_0_33z = ~celloutsig_0_24z;
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_1_6z = ~celloutsig_1_1z[6];
  assign celloutsig_1_15z = ~celloutsig_1_0z;
  assign celloutsig_1_18z = ~celloutsig_1_5z;
  assign celloutsig_0_0z = in_data[67] ^ in_data[30];
  assign celloutsig_0_56z = celloutsig_0_2z ^ celloutsig_0_10z;
  assign celloutsig_1_8z = { celloutsig_1_1z[8:2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } & { in_data[135:128], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_36z = { in_data[28:27], celloutsig_0_14z } / { 1'h1, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_6z = { in_data[58:51], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_73z = { celloutsig_0_65z[3:0], 1'h1 } / { 1'h1, celloutsig_0_3z, celloutsig_0_58z, celloutsig_0_59z, celloutsig_0_25z };
  assign celloutsig_0_7z = { in_data[26:11], celloutsig_0_4z } / { 1'h1, in_data[92:73] };
  assign celloutsig_0_30z = { in_data[51:47], celloutsig_0_14z, celloutsig_0_14z } / { 1'h1, celloutsig_0_1z[3:2], celloutsig_0_11z[2], 1'h1, celloutsig_0_11z[0], 1'h1 };
  assign celloutsig_0_35z = celloutsig_0_6z[15:3] == { celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_14z, 1'h1, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_59z = { celloutsig_0_20z[5:3], celloutsig_0_27z, celloutsig_0_13z } == celloutsig_0_50z[4:0];
  assign celloutsig_0_77z = { celloutsig_0_45z[18:11], celloutsig_0_36z } == { celloutsig_0_73z[3:2], celloutsig_0_59z, celloutsig_0_34z };
  assign celloutsig_1_7z = celloutsig_1_4z[7:0] == { celloutsig_1_4z[10:4], celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[37:35] == celloutsig_0_1z[13:11];
  assign celloutsig_0_29z = { celloutsig_0_20z[12:2], celloutsig_0_5z } == { celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_47z = celloutsig_0_23z[7:2] >= { celloutsig_0_6z[6], celloutsig_0_22z[3:2], celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_44z = ! { celloutsig_0_23z[4:1], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_51z = ! { celloutsig_0_1z[12:11], celloutsig_0_12z[0], celloutsig_0_44z };
  assign celloutsig_0_10z = ! { celloutsig_0_7z[8:1], celloutsig_0_3z };
  assign celloutsig_0_27z = ! { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_11z[2], 1'h1, celloutsig_0_11z[0], celloutsig_0_27z, celloutsig_0_29z } % { 1'h1, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_11z[2], 1'h1, celloutsig_0_11z[0] };
  assign celloutsig_1_19z = celloutsig_1_17z[6:3] % { 1'h1, celloutsig_1_10z[1:0], celloutsig_1_15z };
  assign celloutsig_0_26z = celloutsig_0_4z[3:0] | { celloutsig_0_6z[16:14], celloutsig_0_17z };
  assign celloutsig_0_42z = | celloutsig_0_1z[9:4];
  assign celloutsig_1_5z = | in_data[190:185];
  assign celloutsig_0_17z = | { celloutsig_0_1z[13:7], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_12z[2] & celloutsig_0_2z;
  assign celloutsig_0_76z = ~^ { celloutsig_0_66z[4:0], celloutsig_0_54z, celloutsig_0_56z };
  assign celloutsig_0_45z = { celloutsig_0_16z[15:12], celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_12z[0], celloutsig_0_21z, celloutsig_0_1z } >> in_data[80:52];
  assign celloutsig_0_48z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_12z[0], celloutsig_0_30z, celloutsig_0_13z } >> { celloutsig_0_30z[4:0], celloutsig_0_46z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_11z[2], 1'h1, celloutsig_0_11z[0], celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_33z };
  assign celloutsig_0_52z = celloutsig_0_7z[14:11] >> { celloutsig_0_23z[6:4], celloutsig_0_21z };
  assign celloutsig_0_65z = { celloutsig_0_41z[2:0], celloutsig_0_25z, celloutsig_0_25z } >> celloutsig_0_63z[4:0];
  assign celloutsig_1_10z = { in_data[131:125], celloutsig_1_0z, celloutsig_1_0z } >> in_data[109:101];
  assign celloutsig_1_17z = celloutsig_1_8z[8:2] >> in_data[171:165];
  assign celloutsig_0_40z = { celloutsig_0_1z[9:2], celloutsig_0_33z, celloutsig_0_35z } <<< { celloutsig_0_26z[2:0], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_66z = { celloutsig_0_3z, celloutsig_0_4z } <<< { celloutsig_0_10z, celloutsig_0_52z, celloutsig_0_59z };
  assign celloutsig_0_23z = celloutsig_0_7z[13:5] <<< { celloutsig_0_1z[7:0], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } >>> { celloutsig_0_1z[6:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[123:116], celloutsig_1_0z } ~^ in_data[170:162];
  assign celloutsig_0_12z = celloutsig_0_1z[8:6] ~^ { celloutsig_0_4z[2:1], celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_1z[13:1] ~^ { celloutsig_0_6z[10:0], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_63z = { celloutsig_0_48z[8:7], celloutsig_0_51z, celloutsig_0_47z, celloutsig_0_13z, celloutsig_0_31z } ^ { celloutsig_0_48z[7:3], celloutsig_0_62z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z) | in_data[47]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_41z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_41z = { celloutsig_0_16z[14:12], celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_4z = in_data[120:108];
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = in_data[62:49];
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 24'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_16z = { celloutsig_0_7z[20:2], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z };
  assign { celloutsig_0_11z[2], celloutsig_0_11z[0] } = { celloutsig_0_6z[11], celloutsig_0_6z[9] } | { celloutsig_0_5z, celloutsig_0_9z };
  assign { celloutsig_0_22z[18:5], celloutsig_0_22z[3:0] } = { celloutsig_0_6z[20:7], celloutsig_0_6z[5:2] } ~^ { celloutsig_0_6z[8:0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z[2], celloutsig_0_11z[0], celloutsig_0_12z };
  assign { celloutsig_0_50z[8], celloutsig_0_50z[6], celloutsig_0_50z[16], celloutsig_0_50z[5], celloutsig_0_50z[0], celloutsig_0_50z[4:1], celloutsig_0_50z[14:11], celloutsig_0_50z[9], celloutsig_0_50z[15] } = { celloutsig_0_11z[2], celloutsig_0_11z[0], celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z } ^ { celloutsig_0_40z[8], celloutsig_0_40z[6], in_data[74], celloutsig_0_40z[5], celloutsig_0_40z[0], celloutsig_0_40z[4:1], in_data[72:71], celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_40z[9], in_data[73] };
  assign celloutsig_0_11z[1] = 1'h1;
  assign celloutsig_0_22z[4] = celloutsig_0_6z[6];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
