# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../packet-depacket.srcs/sources_1/new/depacketizer.vhd" \
"../../../../packet-depacket.srcs/sim_1/new/depacketizer_tb.vhd" \

# Do not sort compile order
nosort
