Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 22:48:21 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SSEG_timing_summary_routed.rpt -pb SSEG_timing_summary_routed.pb -rpx SSEG_timing_summary_routed.rpx -warn_on_violation
| Design       : SSEG
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 5.171ns (50.353%)  route 5.098ns (49.647%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           2.572     4.023    data_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     4.147 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.526     6.673    display_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.269 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.269    display[2]
    M17                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 5.345ns (52.462%)  route 4.843ns (47.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           2.571     4.022    data_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.152     4.174 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272     6.446    display_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.742    10.187 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.187    display[4]
    J18                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 5.326ns (54.528%)  route 4.442ns (45.472%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           2.572     4.023    data_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.152     4.175 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     6.045    display_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         3.723     9.768 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.768    display[1]
    J16                                                               r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.691ns  (logic 5.364ns (55.348%)  route 4.327ns (44.652%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  data_IBUF[0]_inst/O
                         net (fo=7, routed)           2.495     3.942    data_IBUF[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.153     4.095 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.832     5.927    display_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         3.764     9.691 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.691    display[6]
    K14                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 5.088ns (53.386%)  route 4.443ns (46.614%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           2.571     4.022    data_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.124     4.146 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.018    display_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     9.531 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.531    display[3]
    J15                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 5.105ns (53.632%)  route 4.414ns (46.368%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           2.210     3.661    data_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.785 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.203     5.989    display_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         3.530     9.519 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.519    display[0]
    H18                                                               r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 5.086ns (54.725%)  route 4.208ns (45.275%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  data_IBUF[0]_inst/O
                         net (fo=7, routed)           2.495     3.942    data_IBUF[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     4.066 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.779    display_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.294 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.294    display[5]
    H15                                                               r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.501ns (65.774%)  route 0.781ns (34.226%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.603    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.648 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.068    display_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.282 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.282    display[3]
    J15                                                               r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.504ns (63.674%)  route 0.858ns (36.326%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.500     0.742    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.787 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.145    display_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.362 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.362    display[5]
    H15                                                               r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.572ns (65.306%)  route 0.835ns (34.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.413     0.655    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.046     0.701 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.123    display_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.284     2.408 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.408    display[1]
    J16                                                               r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.613ns (64.077%)  route 0.904ns (35.923%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.500     0.742    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.044     0.786 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.190    display_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.327     2.517 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.517    display[6]
    K14                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.593ns (62.574%)  route 0.952ns (37.426%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.603    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.049     0.652 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.592     1.244    display_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.301     2.545 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.545    display[4]
    J18                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.518ns (58.971%)  route 1.056ns (41.029%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.501     0.743    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.788 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.343    display_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.574 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.574    display[0]
    H18                                                               r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.583ns (58.332%)  route 1.131ns (41.668%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  data_IBUF[3]_inst/O
                         net (fo=7, routed)           0.413     0.655    data_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.700 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.718     1.418    display_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         1.296     2.714 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.714    display[2]
    M17                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------





