<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\IO_BUFF.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\clkdivider.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\config.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_defines.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_extend_csr.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_ram.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_rom.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_jtag_dtm.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to16_bus.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to2_bus.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to8_bus.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_1cyc_sram_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_ram.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_xchecker.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sram_icb_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\adv_timer_apb_if.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\apb_adv_timer.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\comparator.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\input_stage.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\prescaler.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_cntrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_module.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_gpio\apb_gpio.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_defines.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\apb_spi_master.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_apb_if.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_clkgen.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_controller.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_rx.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_tx.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_interrupt.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_rx.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_tx.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetReg.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_1.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_36.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_DeglitchShiftRegister.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_LevelGateway.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync_2.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_lclkgen_regs.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_porrst.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_expl_axi_slv.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_hclkgen_regs.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_jtaggpioport.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_man.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu_core.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_arbiter.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_fifo.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_media.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_physical.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue_1.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_repeater_6.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_rtc.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_spi_flashmap.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tl_repeater_5.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlfragmenter_qspi_1.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlwidthwidget_qspi.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_wdog.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\soc\e203_soc_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v<br>
D:\document\GitHub\E203_tangMega138K\E203_138k\src\gowin_pll\gowin_pll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 11 23:58:29 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>system</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 7s, Elapsed time = 0h 0m 14s, Peak memory usage = 484.086MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 6s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 4s, Peak memory usage = 484.086MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 8s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.307s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.11s, Peak memory usage = 484.086MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 1s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 51s, Elapsed time = 0h 1m 55s, Peak memory usage = 484.086MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 484.086MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 484.086MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 13s, Elapsed time = 0h 2m 46s, Peak memory usage = 484.086MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>104</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>10787</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2879</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>409</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>7459</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>17858</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1558</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>6960</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>9340</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1054</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1054</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>19099(17931 LUT, 1054 ALU, 19 RAM16) / 138240</td>
<td>14%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>10787 / 139140</td>
<td>8%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>39 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>10748 / 139140</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>70 / 340</td>
<td>21%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK50MHZ</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CLK50MHZ_ibuf/I </td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mcu_TCK_ibuf/I </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/clk_core_lsu_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/clk_core_lsu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/clk_core_biu_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/clk_core_biu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/s_clk_timer3_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/s_clk_timer3_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/n637_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/n637_s2/O </td>
</tr>
<tr>
<td>clkdivider_dut/clk_out_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clkdivider_dut/clk_out_s2/Q </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk16M</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk16M_s/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_s0/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk16M_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk16M_s0/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s0/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s1/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s2/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s3/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s4/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s5/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_s0/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_s0/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s6/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s7/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s8/O </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin_gowin_gowin_gowin_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s9/O </td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.0</td>
<td>0.000</td>
<td>31.250</td>
<td>CLK50MHZ_ibuf/I</td>
<td>CLK50MHZ</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>mcu_TCK</td>
<td>100.0(MHz)</td>
<td>264.5(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_2</td>
<td>100.0(MHz)</td>
<td>42.5(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_2</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
<td>100.0(MHz)</td>
<td>37.1(MHz)</td>
<td>38</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_2</td>
<td>100.0(MHz)</td>
<td>40.1(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/clk_core_lsu_2</td>
<td>100.0(MHz)</td>
<td>41.5(MHz)</td>
<td>36</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/clk_core_biu_2</td>
<td>100.0(MHz)</td>
<td>40.6(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_2</td>
<td>100.0(MHz)</td>
<td>40.6(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_2</td>
<td>100.0(MHz)</td>
<td>42.5(MHz)</td>
<td>36</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_2</td>
<td>100.0(MHz)</td>
<td>63.1(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_2</td>
<td>100.0(MHz)</td>
<td>59.0(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_2</td>
<td>100.0(MHz)</td>
<td>58.7(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/s_clk_timer3_2</td>
<td>100.0(MHz)</td>
<td>70.9(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>clkdivider_dut/clk_out_3</td>
<td>100.0(MHz)</td>
<td>56.6(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_4</td>
<td>100.0(MHz)</td>
<td>701.1(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>16</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_4</td>
<td>100.0(MHz)</td>
<td>701.1(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>17</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>16.0(MHz)</td>
<td>305.5(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/I0</td>
</tr>
<tr>
<td>2.159</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/F</td>
</tr>
<tr>
<td>2.365</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/I0</td>
</tr>
<tr>
<td>2.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/I0</td>
</tr>
<tr>
<td>3.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/I0</td>
</tr>
<tr>
<td>4.514</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/I2</td>
</tr>
<tr>
<td>6.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/F</td>
</tr>
<tr>
<td>6.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/I2</td>
</tr>
<tr>
<td>7.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/I0</td>
</tr>
<tr>
<td>8.214</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/I0</td>
</tr>
<tr>
<td>8.999</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/F</td>
</tr>
<tr>
<td>9.205</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/I2</td>
</tr>
<tr>
<td>9.713</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/I1</td>
</tr>
<tr>
<td>10.519</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/COUT</td>
</tr>
<tr>
<td>10.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/CIN</td>
</tr>
<tr>
<td>10.569</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/COUT</td>
</tr>
<tr>
<td>10.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/CIN</td>
</tr>
<tr>
<td>10.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>10.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>10.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>10.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>10.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>10.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>10.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>10.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>11.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>11.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>11.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>11.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>11.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>11.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>11.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>11.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>11.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>11.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>11.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>11.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>11.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>11.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>11.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>11.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>11.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>11.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>11.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>11.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>11.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>11.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>11.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>11.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>11.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>12.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>12.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/COUT</td>
</tr>
<tr>
<td>12.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/CIN</td>
</tr>
<tr>
<td>12.313</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/SUM</td>
</tr>
<tr>
<td>12.519</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/I2</td>
</tr>
<tr>
<td>13.026</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/F</td>
</tr>
<tr>
<td>13.233</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/I1</td>
</tr>
<tr>
<td>13.800</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/F</td>
</tr>
<tr>
<td>14.006</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/I3</td>
</tr>
<tr>
<td>14.295</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/F</td>
</tr>
<tr>
<td>14.501</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/I2</td>
</tr>
<tr>
<td>15.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/I2</td>
</tr>
<tr>
<td>15.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/I0</td>
</tr>
<tr>
<td>16.508</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/F</td>
</tr>
<tr>
<td>16.714</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/I1</td>
</tr>
<tr>
<td>17.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/F</td>
</tr>
<tr>
<td>17.488</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/I0</td>
</tr>
<tr>
<td>18.066</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/F</td>
</tr>
<tr>
<td>18.273</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/I0</td>
</tr>
<tr>
<td>18.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/F</td>
</tr>
<tr>
<td>19.553</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/I3</td>
</tr>
<tr>
<td>19.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/F</td>
</tr>
<tr>
<td>20.048</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/I0</td>
</tr>
<tr>
<td>20.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/F</td>
</tr>
<tr>
<td>20.833</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/I0</td>
</tr>
<tr>
<td>21.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/F</td>
</tr>
<tr>
<td>21.618</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I0</td>
</tr>
<tr>
<td>22.196</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>22.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/I0</td>
</tr>
<tr>
<td>22.981</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/F</td>
</tr>
<tr>
<td>23.188</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/I1</td>
</tr>
<tr>
<td>23.755</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/F</td>
</tr>
<tr>
<td>23.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/I0</td>
</tr>
<tr>
<td>24.540</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s2/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s1/F</td>
</tr>
<tr>
<td>25.531</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/ram_clk_en_s0/I0</td>
</tr>
<tr>
<td>26.110</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/ram_clk_en_s0/F</td>
</tr>
<tr>
<td>26.316</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_s0/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.921, 72.467%; route: 6.806, 26.068%; tC2Q: 0.382, 1.465%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/I0</td>
</tr>
<tr>
<td>2.159</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/F</td>
</tr>
<tr>
<td>2.365</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/I0</td>
</tr>
<tr>
<td>2.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/I0</td>
</tr>
<tr>
<td>3.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/I0</td>
</tr>
<tr>
<td>4.514</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/I2</td>
</tr>
<tr>
<td>6.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/F</td>
</tr>
<tr>
<td>6.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/I2</td>
</tr>
<tr>
<td>7.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/I0</td>
</tr>
<tr>
<td>8.214</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/I0</td>
</tr>
<tr>
<td>8.999</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/F</td>
</tr>
<tr>
<td>9.205</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/I2</td>
</tr>
<tr>
<td>9.713</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/I1</td>
</tr>
<tr>
<td>10.519</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/COUT</td>
</tr>
<tr>
<td>10.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/CIN</td>
</tr>
<tr>
<td>10.569</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/COUT</td>
</tr>
<tr>
<td>10.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/CIN</td>
</tr>
<tr>
<td>10.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>10.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>10.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>10.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>10.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>10.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>10.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>10.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>11.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>11.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>11.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>11.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>11.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>11.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>11.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>11.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>11.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>11.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>11.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>11.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>11.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>11.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>11.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>11.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>11.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>11.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>11.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>11.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>11.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>11.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>11.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>11.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>11.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>12.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>12.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/COUT</td>
</tr>
<tr>
<td>12.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/CIN</td>
</tr>
<tr>
<td>12.313</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/SUM</td>
</tr>
<tr>
<td>12.519</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/I2</td>
</tr>
<tr>
<td>13.026</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/F</td>
</tr>
<tr>
<td>13.233</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/I1</td>
</tr>
<tr>
<td>13.800</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/F</td>
</tr>
<tr>
<td>14.006</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/I3</td>
</tr>
<tr>
<td>14.295</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/F</td>
</tr>
<tr>
<td>14.501</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/I2</td>
</tr>
<tr>
<td>15.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/I2</td>
</tr>
<tr>
<td>15.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/I0</td>
</tr>
<tr>
<td>16.508</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/F</td>
</tr>
<tr>
<td>16.714</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/I1</td>
</tr>
<tr>
<td>17.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/F</td>
</tr>
<tr>
<td>17.488</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/I0</td>
</tr>
<tr>
<td>18.066</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/F</td>
</tr>
<tr>
<td>18.273</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/I0</td>
</tr>
<tr>
<td>18.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/F</td>
</tr>
<tr>
<td>19.553</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/I3</td>
</tr>
<tr>
<td>19.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/F</td>
</tr>
<tr>
<td>20.048</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/I0</td>
</tr>
<tr>
<td>20.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/F</td>
</tr>
<tr>
<td>20.833</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/I0</td>
</tr>
<tr>
<td>21.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/F</td>
</tr>
<tr>
<td>21.618</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I0</td>
</tr>
<tr>
<td>22.196</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>22.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/I0</td>
</tr>
<tr>
<td>22.981</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/F</td>
</tr>
<tr>
<td>23.188</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/I1</td>
</tr>
<tr>
<td>23.755</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/F</td>
</tr>
<tr>
<td>23.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s16/I0</td>
</tr>
<tr>
<td>24.540</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s16/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_clk_en_s1/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_clk_en_s1/F</td>
</tr>
<tr>
<td>25.531</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_clk_en_s0/I0</td>
</tr>
<tr>
<td>26.110</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_clk_en_s0/F</td>
</tr>
<tr>
<td>26.316</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s4/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.921, 72.467%; route: 6.806, 26.068%; tC2Q: 0.382, 1.465%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/I0</td>
</tr>
<tr>
<td>2.159</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/F</td>
</tr>
<tr>
<td>2.365</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/I0</td>
</tr>
<tr>
<td>2.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/I0</td>
</tr>
<tr>
<td>3.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/I0</td>
</tr>
<tr>
<td>4.514</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/I2</td>
</tr>
<tr>
<td>6.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/F</td>
</tr>
<tr>
<td>6.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/I2</td>
</tr>
<tr>
<td>7.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/I0</td>
</tr>
<tr>
<td>8.214</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/I0</td>
</tr>
<tr>
<td>8.999</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/F</td>
</tr>
<tr>
<td>9.205</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/I2</td>
</tr>
<tr>
<td>9.713</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/I1</td>
</tr>
<tr>
<td>10.519</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/COUT</td>
</tr>
<tr>
<td>10.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/CIN</td>
</tr>
<tr>
<td>10.569</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/COUT</td>
</tr>
<tr>
<td>10.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/CIN</td>
</tr>
<tr>
<td>10.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>10.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>10.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>10.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>10.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>10.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>10.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>10.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>11.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>11.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>11.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>11.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>11.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>11.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>11.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>11.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>11.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>11.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>11.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>11.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>11.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>11.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>11.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>11.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>11.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>11.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>11.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>11.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>11.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>11.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>11.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>11.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>11.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>12.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>12.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/COUT</td>
</tr>
<tr>
<td>12.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/CIN</td>
</tr>
<tr>
<td>12.313</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/SUM</td>
</tr>
<tr>
<td>12.519</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/I2</td>
</tr>
<tr>
<td>13.026</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/F</td>
</tr>
<tr>
<td>13.233</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/I1</td>
</tr>
<tr>
<td>13.800</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/F</td>
</tr>
<tr>
<td>14.006</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/I3</td>
</tr>
<tr>
<td>14.295</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/F</td>
</tr>
<tr>
<td>14.501</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/I2</td>
</tr>
<tr>
<td>15.009</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/I2</td>
</tr>
<tr>
<td>15.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/I0</td>
</tr>
<tr>
<td>16.508</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/F</td>
</tr>
<tr>
<td>16.714</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/I1</td>
</tr>
<tr>
<td>17.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/F</td>
</tr>
<tr>
<td>17.488</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/I0</td>
</tr>
<tr>
<td>18.066</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/F</td>
</tr>
<tr>
<td>18.273</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/I0</td>
</tr>
<tr>
<td>18.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s20/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/I3</td>
</tr>
<tr>
<td>19.346</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s14/F</td>
</tr>
<tr>
<td>19.553</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/I3</td>
</tr>
<tr>
<td>19.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s8/F</td>
</tr>
<tr>
<td>20.048</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/I0</td>
</tr>
<tr>
<td>20.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_ena_s4/F</td>
</tr>
<tr>
<td>20.833</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/I0</td>
</tr>
<tr>
<td>21.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_cross_s33/F</td>
</tr>
<tr>
<td>21.618</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/I0</td>
</tr>
<tr>
<td>22.196</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s2/F</td>
</tr>
<tr>
<td>22.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/I0</td>
</tr>
<tr>
<td>22.981</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu2biu_icb_cmd_addr_1_s6/F</td>
</tr>
<tr>
<td>23.188</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/I1</td>
</tr>
<tr>
<td>23.755</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_hsked_s5/F</td>
</tr>
<tr>
<td>23.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s16/I0</td>
</tr>
<tr>
<td>24.540</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s16/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/biu_clk_en_s2/I1</td>
</tr>
<tr>
<td>25.314</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/biu_clk_en_s2/F</td>
</tr>
<tr>
<td>25.520</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/biu_clk_en_s0/I3</td>
</tr>
<tr>
<td>25.809</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/biu_clk_en_s0/F</td>
</tr>
<tr>
<td>26.015</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s3/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.620, 72.146%; route: 6.806, 26.372%; tC2Q: 0.382, 1.482%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/I0</td>
</tr>
<tr>
<td>2.159</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/F</td>
</tr>
<tr>
<td>2.365</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/I0</td>
</tr>
<tr>
<td>2.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/I0</td>
</tr>
<tr>
<td>3.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/I0</td>
</tr>
<tr>
<td>4.514</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/I2</td>
</tr>
<tr>
<td>6.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/F</td>
</tr>
<tr>
<td>6.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/I2</td>
</tr>
<tr>
<td>7.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/I0</td>
</tr>
<tr>
<td>8.214</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/I0</td>
</tr>
<tr>
<td>8.999</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/F</td>
</tr>
<tr>
<td>9.205</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/I2</td>
</tr>
<tr>
<td>9.713</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/I1</td>
</tr>
<tr>
<td>10.519</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/COUT</td>
</tr>
<tr>
<td>10.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/CIN</td>
</tr>
<tr>
<td>10.569</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/COUT</td>
</tr>
<tr>
<td>10.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/CIN</td>
</tr>
<tr>
<td>10.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>10.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>10.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>10.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>10.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>10.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>10.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>10.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>11.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>11.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>11.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>11.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>11.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>11.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>11.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>11.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>11.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>11.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>11.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>11.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>11.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>11.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>11.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>11.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>11.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>11.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>11.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>11.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>11.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>11.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>11.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>11.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>11.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>12.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>12.469</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>12.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>13.761</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>14.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>14.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>15.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>15.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n367_s10/I0</td>
</tr>
<tr>
<td>16.045</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n367_s10/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s8/I0</td>
</tr>
<tr>
<td>16.830</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s8/F</td>
</tr>
<tr>
<td>17.036</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I1</td>
</tr>
<tr>
<td>17.604</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>18.389</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>18.595</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_19_s0/I0</td>
</tr>
<tr>
<td>19.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_19_s0/F</td>
</tr>
<tr>
<td>19.380</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s5/I0</td>
</tr>
<tr>
<td>19.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s5/F</td>
</tr>
<tr>
<td>20.165</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s2/I1</td>
</tr>
<tr>
<td>20.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s2/F</td>
</tr>
<tr>
<td>20.939</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s2/I1</td>
</tr>
<tr>
<td>21.506</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s2/F</td>
</tr>
<tr>
<td>21.712</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s4/I3</td>
</tr>
<tr>
<td>22.001</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s4/F</td>
</tr>
<tr>
<td>22.207</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s/I2</td>
</tr>
<tr>
<td>22.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s/F</td>
</tr>
<tr>
<td>22.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/dtcm_clk_en_s0/I2</td>
</tr>
<tr>
<td>23.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/dtcm_clk_en_s0/F</td>
</tr>
<tr>
<td>23.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_gowin_gowin_gowin_gowin_gowin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s5/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.065, 72.837%; route: 5.981, 25.530%; tC2Q: 0.382, 1.633%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/dec2ifu_rdidx_4_s4/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/I0</td>
</tr>
<tr>
<td>2.159</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s11/F</td>
</tr>
<tr>
<td>2.365</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/I0</td>
</tr>
<tr>
<td>2.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s3/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/I0</td>
</tr>
<tr>
<td>3.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/nice_req_rs1_1_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/I0</td>
</tr>
<tr>
<td>4.514</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_31_s4/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_30_s24/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s6/F</td>
</tr>
<tr>
<td>6.208</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/I2</td>
</tr>
<tr>
<td>6.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s8/F</td>
</tr>
<tr>
<td>6.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/I2</td>
</tr>
<tr>
<td>7.429</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_17_s5/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/I0</td>
</tr>
<tr>
<td>8.214</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s2/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/I0</td>
</tr>
<tr>
<td>8.999</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s1/F</td>
</tr>
<tr>
<td>9.205</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/I2</td>
</tr>
<tr>
<td>9.713</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_1_s0/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/I1</td>
</tr>
<tr>
<td>10.519</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_1_s0/COUT</td>
</tr>
<tr>
<td>10.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/CIN</td>
</tr>
<tr>
<td>10.569</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_2_s0/COUT</td>
</tr>
<tr>
<td>10.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/CIN</td>
</tr>
<tr>
<td>10.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>10.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>10.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>10.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>10.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>10.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>10.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>10.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>11.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>11.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>11.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>11.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>11.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>11.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>11.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>11.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>11.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>11.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>11.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>11.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>11.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>11.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>11.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>11.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>11.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>11.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>11.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>11.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>11.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>11.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>11.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>11.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>11.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>11.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>11.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>11.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>11.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>12.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>12.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>12.469</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>12.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>13.761</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>13.968</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>14.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>14.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>15.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>15.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n367_s10/I0</td>
</tr>
<tr>
<td>16.045</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n367_s10/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s8/I0</td>
</tr>
<tr>
<td>16.830</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s8/F</td>
</tr>
<tr>
<td>17.036</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I1</td>
</tr>
<tr>
<td>17.604</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>17.810</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>18.389</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>18.595</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_19_s0/I0</td>
</tr>
<tr>
<td>19.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_19_s0/F</td>
</tr>
<tr>
<td>19.380</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s5/I0</td>
</tr>
<tr>
<td>19.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s5/F</td>
</tr>
<tr>
<td>20.165</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s2/I1</td>
</tr>
<tr>
<td>20.733</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s2/F</td>
</tr>
<tr>
<td>20.939</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s2/I1</td>
</tr>
<tr>
<td>21.506</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s2/F</td>
</tr>
<tr>
<td>21.712</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s4/I3</td>
</tr>
<tr>
<td>22.001</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/dtcm_active_Z_s4/F</td>
</tr>
<tr>
<td>22.207</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/ram_clk_en_s0/I1</td>
</tr>
<tr>
<td>22.775</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/ram_clk_en_s0/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_s0/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.618, 72.964%; route: 5.775, 25.357%; tC2Q: 0.382, 1.679%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
