// Seed: 311130259
module module_0 #(
    parameter id_1 = 32'd31
);
  wire _id_1;
  wire [-1 : 1] id_2;
  logic [1 : -1  &  -1  &  id_1  -  id_1] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  assign id_3[-1] = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  xor primCall (
      id_1,
      id_12,
      id_13,
      id_16,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_24,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8
  );
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_2;
  inout wire id_1;
  logic id_26;
  ;
endmodule
