ISim log file
Running: C:\Users\Arte\Documents\GitHub\UART_Testing\testtt_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Arte/Documents/GitHub/UART_Testing/testtt_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: For instance uut/uart0/, width 2 of formal port tx_bit is not equal to width 1 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
