<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ufl.edu</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>block_design_accelerator_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">20</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">block_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">block_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_BASE_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM">0</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_HIGH_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM">0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:28:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18504542</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18504542</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>block_design_accelerator_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:28:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18504542</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:28:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d42352f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>block_design_accelerator_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:28:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d42352f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:28:48 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18504542</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 06 16:30:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18504542</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fclk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_4_4</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4" xilinx:isGenerated="true" xilinx:checksum="eefd2f8b">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2" xilinx:isGenerated="true" xilinx:checksum="8be15007">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dram_wr_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_rd_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_wr_ram0.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/mult_add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/sliding_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/address_gen_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/done_counter_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/handshake_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/reg_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/fifo_32_to_16_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/dram_rd_ram0_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/fifo_32_to_16.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/block_design_accelerator_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/276e/simulation/fifo_generator_vlog_beh.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
        <spirit:exportedName>fifo_generator_vlog_beh</spirit:exportedName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2" xilinx:isGenerated="true" xilinx:checksum="1fbd2e2b">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/mult_add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/sliding_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/address_gen_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/done_counter_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/handshake_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/reg_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/fifo_32_to_16_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/dram_rd_ram0_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/src/fifo_32_to_16.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d0da/hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/block_design_accelerator_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>block_design_accelerator_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>block_design_accelerator_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>block_design_accelerator_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>block_design_accelerator_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>block_design_accelerator_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Accelerator template</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">block_design_accelerator_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>accelerator_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ufl.edu:user:accelerator:1.0_ARCHIVE_LOCATION">C:/Users/gstitt/Desktop/rc_class/ip_repo/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67fe2319_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a95331_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da66788_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1086d366_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f49e31_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2365c082_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f33df3f_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2049c80f_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684f7aa1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@750f4316_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4caddbc1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2526b57b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720f1731_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f1a343_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26c3a5da_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@163edcff_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aab3ff1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cdd3847_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d72b95f_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59077510_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff795ff_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38525e09_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e98f92_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd9ac0d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48c15129_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@618f64ac_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b22341c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22925922_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f6c92c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6387f036_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c53a418_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2696d8f3_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69fb26b4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336be81f_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@350a2327_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b7ec5_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd33434_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c398bf_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ee430ae_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128a9b50_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127c5d73_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220b79fc_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d9d5d3_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ace3a83_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295573e3_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c570299_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d4c06d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36f6299_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22759881_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afc4516_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e3ac75_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ecb1bb4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7824546b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cdcfa0_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8283d4b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@646759b8_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44ecfd5c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c3b1713_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@686ca957_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48dab500_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d220d1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48bc643c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@351ca5bb_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bef602e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e728a55_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ddfc3d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1feb18e6_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576d0daa_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f4e339a_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777ac03e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bbccc27_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59a9c6b0_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2caf2226_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216f2dea_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ebc4e82_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7271f334_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50cdc815_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b73e93_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13ecc3e4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25131524_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35606a91_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26bf5731_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e994548_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f3d7d9_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21786556_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22020f9c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@457c0c8d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@148c7cf0_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59df3f39_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70681b8b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f69ac91_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c134d41_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfd7fd8_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ad35a7_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46fcfa5_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6104388e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bbe2cd_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b339dd9_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ba8423_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b73c28_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1671e08b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6058c840_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c7e28d2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2913b6_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b23f936_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@123931f4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a23d8b0_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143efec_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3223d96e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131f791e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bcbc678_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8e32fb_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fa6d005_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c726999_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32394a4b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bba48bb_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792fb2aa_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10180f1a_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e1dfa9_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5921d639_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dae1958_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a23db1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342933d9_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65f31c2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4365666b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cfbd79a_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60d7a309_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5401b283_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab542b8_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448c36cb_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453dc620_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec04e20_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dcf7bab_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@229689e2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1511ba05_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6ac608_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@460237d7_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15d94b0c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a494af_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8fc410c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113e8cef_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a95bdc1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a3c903a_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea6f5d3_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1666f0e1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3886784a_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61ca24b2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19b369ec_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cbc6459_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a0ee442_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57a0fe76_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a7a2f89_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a888958_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cd627e_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ddbbdfa_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21bcb826_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45684712_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fcd154c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bb61ac7_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b992c77_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5add9689_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c6fb1d6_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7676549d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f39533_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a997e4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b057435_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8ea5bb_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf403f2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cbdb054_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16830311_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9038713_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c23494c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42007c7b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c115c66_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c858edc_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@640793b1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391c829b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b482740_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab5c93_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f5465f2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ad734b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@119b86a4_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40ee1017_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@315de9e3_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b0124d1_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ac6851d_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f693e6b_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f2e2336_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39b8cec2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@285269ea_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe84258_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f1618c_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2644a8d2_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d67477_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59b84416_ARCHIVE_LOCATION">c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ebdd79b6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2326d503"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6d40093a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="72da4266"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="760df5fd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
