Import('*')

if env['TARGET_ISA'] == 'arm':
    SimObject('IOAcc.py')
    SimObject('CommInterface.py')
    SimObject('ComputeUnit.py')
    SimObject('LLVMInterface.py')
    Source('io_acc.cc')
    Source('comm_interface.cc')
    Source('compute_unit.cc')
    Source('llvm_interface.cc')
    Source('LLVMRead/src/basic_block.cc')
    Source('LLVMRead/src/compute_node.cc')
    Source('LLVMRead/src/operations.cc')
    Source('LLVMRead/src/register.cc')
    DebugFlag('IOAcc')
    DebugFlag('CommInterface')
    DebugFlag('ComputeUnit')
    DebugFlag('LLVMInterface')
