<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<TITLE>CS-341, Final Exam, Fall 1995</TITLE>

<META NAME="GENERATOR" CONTENT="Internet Assistant for Microsoft Word 2.04z">
</HEAD>
<BODY>
<P>
Here is a list of operation codes and function codes for some
MIPS instructions.  All values are in decimal:<CENTER>
<TABLE BORDER=1>
<TR><TD WIDTH=96>Instruction</TD><TD WIDTH=96>Op Code</TD><TD WIDTH=96>Function Code
</TD></TR>
<TR><TD WIDTH=96><I>add</I></TD><TD WIDTH=96>0</TD><TD WIDTH=96>32
</TD></TR>
<TR><TD WIDTH=96><I>sub</I></TD><TD WIDTH=96>0</TD><TD WIDTH=96>34
</TD></TR>
<TR><TD WIDTH=96><I>and</I></TD><TD WIDTH=96>0</TD><TD WIDTH=96>36
</TD></TR>
<TR><TD WIDTH=96><I>or</I></TD><TD WIDTH=96>0</TD><TD WIDTH=96>37
</TD></TR>
<TR><TD WIDTH=96><I>slt</I></TD><TD WIDTH=96>0</TD><TD WIDTH=96>42
</TD></TR>
<TR><TD WIDTH=96><I>lw</I></TD><TD WIDTH=96>35</TD><TD WIDTH=96>
</TD></TR>
<TR><TD WIDTH=96><I>sw</I></TD><TD WIDTH=96>43</TD><TD WIDTH=96>
</TD></TR>
<TR><TD WIDTH=96><I>bne</I></TD><TD WIDTH=96>5</TD><TD WIDTH=96>
</TD></TR>
<TR><TD WIDTH=96><I>j</I></TD><TD WIDTH=96>2</TD><TD WIDTH=96>
</TD></TR>
</TABLE>
</CENTER>
<P>
1. <I>(a) </I>Translate this assembly language instruction into
binary:
<P>
  <TT><FONT SIZE=2 FACE="Courier New">lw   $13, 0xFFFC($5)</FONT></TT>
<P>
 <I>(b)</I> Assume register 5 contains the value 0x50000.  What
memory address would be loaded into register 13 when this instruction
executes?
<P>
2. <I>(a)</I> Translate this assembly language instruction into
binary:
<P>
  <TT><FONT SIZE=2 FACE="Courier New">bne  $20, $30, 5</FONT></TT>
<P>
<TT><FONT SIZE=2 FACE="Courier New"> </FONT></TT><I>(b)</I> Assume
the PC contains the value 0x40000 when this instruction is fetched
from memory.  What will be the branch target address for this
instruction?
<P>
3. <I>(a)</I> Translate this assembly language instruction into
binary:
<P>
  <TT><FONT SIZE=2 FACE="Courier New">slt  $15, $16, $17</FONT></TT>
<P>
 <I>(b)</I> What will be loaded into register 15 if register 16
contains 0xFFFFFFFF and register 17 contains 0x00001234 when this
instruction is executed?
<P>
4. What is the disadvantage of the single clock-per-instruction
datapath design developed in the textbook compared to the multiple
clock-per-instruction design?  Explain your answer.
<P>
5. Draw the instruction decode gates for the set of instructions
listed at the beginning of the exam.  There should be one output
named <I>R-type</I> plus one output for each of <I>lw, sw, bne,</I>
and <I>j.</I>  You do <I>not</I> have to generate the <I>ALUop</I>
signal (or any others).  Label all inputs to show where they come
from.
<P>
6. The signal <I>ALUSelB</I> is a two-bit value that controls
the bottom input to the ALU (See Figure 5.39).  Tell one situation
in which each possible setting of these two bits would be used.
<P>
7. Explain the purpose of the <I>RegDst</I> control signal in
Figure 5.39.
<P>
8. In the Figure 5.47, State 0 is named &quot;Instruction Fetch.&quot;
 List the settings of all control signals that would be asserted
in this state.
<P>
9. Draw all the gates to implement one bit of an SRAM IC.  Label
all inputs and outputs.
<P>
10. Draw a diagram that shows the names and number of wires for
all inputs and outputs of a 16Mx4 SRAM IC.
<P>
11. Show how a 32Mx12 memory system could be constructed using
16Mx4 SRAM ICs.  Label all inputs and outputs, and be sure to
show how many wires go to each place. 
<HR>
Christopher Vickery<BR>
Computer Science Department<BR>
Queens College of CUNY
<HR>
</BODY>
</HTML>
