;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB -207, <-120
	SUB @21, 6
	SUB #270, <508
	SPL <-127, 100
	SUB @127, 106
	SUB @-127, 100
	SUB @121, 106
	SUB @-127, 100
	ADD #270, <0
	SUB @141, <299
	SUB @-4, @2
	SUB @21, 6
	MOV -7, <20
	SUB #0, -80
	SUB @21, 6
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	DJN -1, @-20
	ADD 14, 120
	SUB -207, <-120
	SUB -207, <-120
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	CMP #0, -80
	CMP #0, -80
	SLT -1, <-82
	SPL <127, 106
	SLT -1, <-82
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	JMP @72, #202
	SUB 310, -90
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
