Altera. 2009. Altera. http://www.altera.com.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998[doi>10.1109/54.655177]
Stephen Brown , Muhammad Khellah , Zvonko Vranesic, Minimizing FPGA Interconnect Delays, IEEE Design & Test, v.13 n.4, p.16-23, December 1996[doi>10.1109/54.544532]
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.
DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.
AndrÃ© Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
Fukumoto, Y., Nebashi, R., Mukai, T., Tsuji, K., and Suzuki, T. 2008. Toggle magnetic random access memory cells scalable to a capacity of over 100 megabits. Amer. Instit. Phys. 103, 40--48.
Ha, D. and Kim, K. 2007. Recent advances in high density phase change memory (PRAM). In Proceedings of the Conference on VLSI Technology, System and Applications. 1--4.
Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]
Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.46, November 09-13, 2003[doi>10.1109/ICCAD.2003.134]
IBM. 2007. IBM embedded DRAM. http://domino.research.ibm.com.
Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.
Kalenterids, V., Pournara, H., Siozios, K., Tatas, K., and Koytroympezis, G. 2004. An integrated FPGA design framework: Custom designed FPGA platform and application mapping toolset development. In Proceedings of the International Parallel and Distributed Processing Symposium. 138--145.
Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.
Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronics Devices Meeting. 10.1.1--10.1.4.
Likharev, K. K. 1999. Single-Electron devices and their application. Proc. IEEE 87, 606--632.
L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 61--70.
M. Motomura , Y. Aimoto , A. Shibayama , Y. Yabe , M. Yamashina, An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.264, April 15-17, 1998
Nantero. 2008. Nantero. http://www.nantero.com.
NEC. 2006. NEC embedded DRAM. http://www.necel.com/process/en/edram.html.
NEC. 2007. MRAM. http://www.nec.co.jp.
Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge. IEEE Circ. Devices Mag. 20, 20--31.
Paulin, P. G. and Knight, J. P. 1989. Force-Directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aided Des. 8, 661--679.
Perissakis, S., Joo, Y., Ahn, J., and Dehon, A. 1999. Embedded DRAM for a reconfigurable array. In Proceedings of the Symposium on VLSI Circuits. 145--148.
Anand Raghunathan , Niraj K. Jha, An iterative improvement algorithm for low power data path synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.597-602, November 05-09, 1995, San Jose, California, USA
Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 94--97.
Daniel Salamon , Bruce F. Cockburn, An Electrical Simulation Model for the Chalcogenide Phase-Change Memory Cell, Proceedings of the 2003 International Workshop on Memory Technology, Design and Testing, p.86, July 28-29, 2003
Smith, R. F., Rueckes, T., Konsek, S., Ward, J. W., and Brock, D. K. 2007. Carbon nanotube based memory development and testing. In Proceedings of the Aerospace Conference. 1--5.
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-Like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.
Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.
Tu, D., Liu, M., and Haruehanroengra, S. 2007. Three-Dimensional CMOL: Three-Dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.
Wang, J. P. and Meng, H. 2007. Spin torque transfer structure with new spin switching configurations. Eur. Phys. J. B 59, 471--474.
Xilinx. 2009. Xilinx. http://www.xilinx.com.
Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]
Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]
Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick , Robert G. Knobel, Towards an ultra-low-power architecture using single-electron tunneling transistors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278560]
