<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='715' type='unsigned int llvm::AMDGPU::getMCReg(unsigned int Reg, const llvm::MCSubtargetInfo &amp; STI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='713'>/// If \p Reg is a pseudo reg, return the correct hardware register given
/// \p STI otherwise return \p Reg.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='133' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1963' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand14addRegOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='631' u='c' c='_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='319' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='364' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='464' u='c' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='602' u='c' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1332' ll='1336' type='unsigned int llvm::AMDGPU::getMCReg(unsigned int Reg, const llvm::MCSubtargetInfo &amp; STI)'/>
