{
    "instructions": [
      {
        "instruction" : "BEQ",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "BNE",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "BLT",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "BLTU",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "BGE",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "BGEU",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "JAL",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "JALR",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "LW",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "LH",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "LHU",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "LBU",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SW",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SH",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SB",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "ADD",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "AND",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "OR",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "XOR",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SLL",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SRL",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SUB",
        "ready bound" : "m[0] && m[1] && m[2]"
      } ,     
      {
        "instruction" : "SRA",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SLT",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SLTU",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "ADDI",
        "ready bound" : "m[0] && m[1] && m[2]"
      }  ,  
      {
        "instruction" : "SLTI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "ANDI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "ORI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "XORI",
        "ready bound" : "m[0] && m[1] && m[2]"
      }   ,     
      {
        "instruction" : "SLLI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SRLI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "SRAI",
        "ready bound" : "m[0] && m[1] && m[2]"
      },
      {
        "instruction" : "LUI",
        "ready bound" : "m[0] && m[1] && m[2]"
      }  ,    
      {
        "instruction" : "AUIPC",
        "ready bound" : "m[0] && m[1] && m[2]"
      }      
    ],
    "reset": {
        "length": 133,
        "var_map": {
            "mkCPU.soc_map.m_pc_reset_value": "pc"
        }
    }
  }
  
  