#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f79590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f79720 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1f6eac0 .functor NOT 1, L_0x1fb66d0, C4<0>, C4<0>, C4<0>;
L_0x1fb63e0 .functor XOR 1, L_0x1fb6210, L_0x1fb6340, C4<0>, C4<0>;
L_0x1fb65c0 .functor XOR 1, L_0x1fb63e0, L_0x1fb64f0, C4<0>, C4<0>;
v0x1fa4710_0 .net *"_ivl_10", 0 0, L_0x1fb64f0;  1 drivers
v0x1fa4810_0 .net *"_ivl_12", 0 0, L_0x1fb65c0;  1 drivers
v0x1fa48f0_0 .net *"_ivl_2", 0 0, L_0x1fb6170;  1 drivers
v0x1fa49b0_0 .net *"_ivl_4", 0 0, L_0x1fb6210;  1 drivers
v0x1fa4a90_0 .net *"_ivl_6", 0 0, L_0x1fb6340;  1 drivers
v0x1fa4bc0_0 .net *"_ivl_8", 0 0, L_0x1fb63e0;  1 drivers
v0x1fa4ca0_0 .var "clk", 0 0;
v0x1fa4d40_0 .net "reset", 0 0, v0x1fa3a50_0;  1 drivers
v0x1fa4de0_0 .net "shift_ena_dut", 0 0, v0x1fa4330_0;  1 drivers
v0x1fa4e80_0 .net "shift_ena_ref", 0 0, L_0x1fb6010;  1 drivers
v0x1fa4f50_0 .var/2u "stats1", 159 0;
v0x1fa4ff0_0 .var/2u "strobe", 0 0;
v0x1fa50b0_0 .net "tb_match", 0 0, L_0x1fb66d0;  1 drivers
v0x1fa5170_0 .net "tb_mismatch", 0 0, L_0x1f6eac0;  1 drivers
L_0x1fb6170 .concat [ 1 0 0 0], L_0x1fb6010;
L_0x1fb6210 .concat [ 1 0 0 0], L_0x1fb6010;
L_0x1fb6340 .concat [ 1 0 0 0], v0x1fa4330_0;
L_0x1fb64f0 .concat [ 1 0 0 0], L_0x1fb6010;
L_0x1fb66d0 .cmp/eeq 1, L_0x1fb6170, L_0x1fb65c0;
S_0x1f798b0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1f79720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1f48a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1f48a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1f48ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1f48b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1f48b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1fb5870 .functor OR 1, L_0x1fb5420, L_0x1fb56d0, C4<0>, C4<0>;
L_0x1fb5c40 .functor OR 1, L_0x1fb5870, L_0x1fb5ac0, C4<0>, C4<0>;
L_0x1fb6010 .functor OR 1, L_0x1fb5c40, L_0x1fb5e80, C4<0>, C4<0>;
v0x1f6ec40_0 .net *"_ivl_0", 31 0, L_0x1fa52b0;  1 drivers
L_0x7f94dd0ba0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f6ece0_0 .net *"_ivl_11", 28 0, L_0x7f94dd0ba0a8;  1 drivers
L_0x7f94dd0ba0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fa2550_0 .net/2u *"_ivl_12", 31 0, L_0x7f94dd0ba0f0;  1 drivers
v0x1fa2640_0 .net *"_ivl_14", 0 0, L_0x1fb56d0;  1 drivers
v0x1fa2700_0 .net *"_ivl_17", 0 0, L_0x1fb5870;  1 drivers
v0x1fa2810_0 .net *"_ivl_18", 31 0, L_0x1fb5980;  1 drivers
L_0x7f94dd0ba138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa28f0_0 .net *"_ivl_21", 28 0, L_0x7f94dd0ba138;  1 drivers
L_0x7f94dd0ba180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1fa29d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f94dd0ba180;  1 drivers
v0x1fa2ab0_0 .net *"_ivl_24", 0 0, L_0x1fb5ac0;  1 drivers
v0x1fa2b70_0 .net *"_ivl_27", 0 0, L_0x1fb5c40;  1 drivers
v0x1fa2c30_0 .net *"_ivl_28", 31 0, L_0x1fb5d50;  1 drivers
L_0x7f94dd0ba018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa2d10_0 .net *"_ivl_3", 28 0, L_0x7f94dd0ba018;  1 drivers
L_0x7f94dd0ba1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa2df0_0 .net *"_ivl_31", 28 0, L_0x7f94dd0ba1c8;  1 drivers
L_0x7f94dd0ba210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1fa2ed0_0 .net/2u *"_ivl_32", 31 0, L_0x7f94dd0ba210;  1 drivers
v0x1fa2fb0_0 .net *"_ivl_34", 0 0, L_0x1fb5e80;  1 drivers
L_0x7f94dd0ba060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fa3070_0 .net/2u *"_ivl_4", 31 0, L_0x7f94dd0ba060;  1 drivers
v0x1fa3150_0 .net *"_ivl_6", 0 0, L_0x1fb5420;  1 drivers
v0x1fa3210_0 .net *"_ivl_8", 31 0, L_0x1fb5590;  1 drivers
v0x1fa32f0_0 .net "clk", 0 0, v0x1fa4ca0_0;  1 drivers
v0x1fa33b0_0 .var "next", 2 0;
v0x1fa3490_0 .net "reset", 0 0, v0x1fa3a50_0;  alias, 1 drivers
v0x1fa3550_0 .net "shift_ena", 0 0, L_0x1fb6010;  alias, 1 drivers
v0x1fa3610_0 .var "state", 2 0;
E_0x1f74b40 .event posedge, v0x1fa32f0_0;
E_0x1f74d90 .event anyedge, v0x1fa3610_0;
L_0x1fa52b0 .concat [ 3 29 0 0], v0x1fa3610_0, L_0x7f94dd0ba018;
L_0x1fb5420 .cmp/eq 32, L_0x1fa52b0, L_0x7f94dd0ba060;
L_0x1fb5590 .concat [ 3 29 0 0], v0x1fa3610_0, L_0x7f94dd0ba0a8;
L_0x1fb56d0 .cmp/eq 32, L_0x1fb5590, L_0x7f94dd0ba0f0;
L_0x1fb5980 .concat [ 3 29 0 0], v0x1fa3610_0, L_0x7f94dd0ba138;
L_0x1fb5ac0 .cmp/eq 32, L_0x1fb5980, L_0x7f94dd0ba180;
L_0x1fb5d50 .concat [ 3 29 0 0], v0x1fa3610_0, L_0x7f94dd0ba1c8;
L_0x1fb5e80 .cmp/eq 32, L_0x1fb5d50, L_0x7f94dd0ba210;
S_0x1fa3770 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1f79720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1fa3990_0 .net "clk", 0 0, v0x1fa4ca0_0;  alias, 1 drivers
v0x1fa3a50_0 .var "reset", 0 0;
E_0x1f758a0/0 .event negedge, v0x1fa32f0_0;
E_0x1f758a0/1 .event posedge, v0x1fa32f0_0;
E_0x1f758a0 .event/or E_0x1f758a0/0, E_0x1f758a0/1;
S_0x1fa3b40 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1f79720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1fa3d50 .param/l "B0" 0 4 8, C4<000>;
P_0x1fa3d90 .param/l "B1" 0 4 8, C4<001>;
P_0x1fa3dd0 .param/l "B2" 0 4 8, C4<010>;
P_0x1fa3e10 .param/l "B3" 0 4 8, C4<011>;
P_0x1fa3e50 .param/l "DONE" 0 4 8, C4<100>;
v0x1fa4110_0 .net "clk", 0 0, v0x1fa4ca0_0;  alias, 1 drivers
v0x1fa4220_0 .net "reset", 0 0, v0x1fa3a50_0;  alias, 1 drivers
v0x1fa4330_0 .var "shift_ena", 0 0;
v0x1fa43d0_0 .var "state", 2 0;
E_0x1f5d9f0 .event anyedge, v0x1fa43d0_0;
E_0x1f83b30 .event posedge, v0x1fa3490_0, v0x1fa32f0_0;
S_0x1fa4510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1f79720;
 .timescale -12 -12;
E_0x1f83e50 .event anyedge, v0x1fa4ff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fa4ff0_0;
    %nor/r;
    %assign/vec4 v0x1fa4ff0_0, 0;
    %wait E_0x1f83e50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fa3770;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f758a0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1fa3a50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f798b0;
T_2 ;
Ewait_0 .event/or E_0x1f74d90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1fa3610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1fa33b0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1fa33b0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1fa33b0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1fa33b0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1fa33b0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1f798b0;
T_3 ;
    %wait E_0x1f74b40;
    %load/vec4 v0x1fa3490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fa3610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1fa33b0_0;
    %assign/vec4 v0x1fa3610_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1fa3b40;
T_4 ;
    %wait E_0x1f83b30;
    %load/vec4 v0x1fa4220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1fa43d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fa43d0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fa3b40;
T_5 ;
    %wait E_0x1f5d9f0;
    %load/vec4 v0x1fa43d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa4330_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa4330_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa4330_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa4330_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa4330_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f79720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa4ff0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f79720;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fa4ca0_0;
    %inv;
    %store/vec4 v0x1fa4ca0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f79720;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fa3990_0, v0x1fa5170_0, v0x1fa4ca0_0, v0x1fa4d40_0, v0x1fa4e80_0, v0x1fa4de0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f79720;
T_9 ;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f79720;
T_10 ;
    %wait E_0x1f758a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fa4f50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa4f50_0, 4, 32;
    %load/vec4 v0x1fa50b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa4f50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fa4f50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa4f50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fa4e80_0;
    %load/vec4 v0x1fa4e80_0;
    %load/vec4 v0x1fa4de0_0;
    %xor;
    %load/vec4 v0x1fa4e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa4f50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fa4f50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa4f50_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/review2015_fsmshift/iter0/response1/top_module.sv";
