#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  9 18:12:02 2022
# Process ID: 171648
# Current directory: /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1
# Command line: vivado -log Final_Project_BD_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Final_Project_BD_wrapper.tcl -notrace
# Log file: /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper.vdi
# Journal file: /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/vivado.jou
# Running On: raf-ThinkPad, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 32843 MB
#-----------------------------------------------------------
source Final_Project_BD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/if'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top Final_Project_BD_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/Final_Project_BD_PmodCOLOR_0_2.dcp' for cell 'Final_Project_BD_i/PmodCOLOR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_axi_iic_0_0/Final_Project_BD_axi_iic_0_0.dcp' for cell 'Final_Project_BD_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_processing_system7_0_0/Final_Project_BD_processing_system7_0_0.dcp' for cell 'Final_Project_BD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_rst_ps7_0_50M_2/Final_Project_BD_rst_ps7_0_50M_2.dcp' for cell 'Final_Project_BD_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_xbar_0/Final_Project_BD_xbar_0.dcp' for cell 'Final_Project_BD_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_auto_pc_0/Final_Project_BD_auto_pc_0.dcp' for cell 'Final_Project_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2747.336 ; gain = 0.000 ; free physical = 12410 ; free virtual = 56071
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_processing_system7_0_0/Final_Project_BD_processing_system7_0_0.xdc] for cell 'Final_Project_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_processing_system7_0_0/Final_Project_BD_processing_system7_0_0.xdc] for cell 'Final_Project_BD_i/processing_system7_0/inst'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_pmod_bridge_0_0/PmodCOLOR_pmod_bridge_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_pmod_bridge_0_0/PmodCOLOR_pmod_bridge_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_iic_0_0/PmodCOLOR_axi_iic_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/src/PmodCOLOR_axi_iic_0_0/PmodCOLOR_axi_iic_0_0_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst/axi_iic_0/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/Final_Project_BD_PmodCOLOR_0_2_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_PmodCOLOR_0_2/Final_Project_BD_PmodCOLOR_0_2_board.xdc] for cell 'Final_Project_BD_i/PmodCOLOR_0/inst'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_rst_ps7_0_50M_2/Final_Project_BD_rst_ps7_0_50M_2_board.xdc] for cell 'Final_Project_BD_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_rst_ps7_0_50M_2/Final_Project_BD_rst_ps7_0_50M_2_board.xdc] for cell 'Final_Project_BD_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_rst_ps7_0_50M_2/Final_Project_BD_rst_ps7_0_50M_2.xdc] for cell 'Final_Project_BD_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_rst_ps7_0_50M_2/Final_Project_BD_rst_ps7_0_50M_2.xdc] for cell 'Final_Project_BD_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_axi_iic_0_0/Final_Project_BD_axi_iic_0_0_board.xdc] for cell 'Final_Project_BD_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.gen/sources_1/bd/Final_Project_BD/ip/Final_Project_BD_axi_iic_0_0/Final_Project_BD_axi_iic_0_0_board.xdc] for cell 'Final_Project_BD_i/axi_iic_0/U0'
Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.srcs/constrs_1/new/Zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.156 ; gain = 0.000 ; free physical = 12299 ; free virtual = 55960
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

17 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2923.156 ; gain = 176.086 ; free physical = 12299 ; free virtual = 55960
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2923.156 ; gain = 0.000 ; free physical = 12290 ; free virtual = 55951

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ec5f825d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.941 ; gain = 6.785 ; free physical = 11933 ; free virtual = 55594

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbe8376e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cbe8376e

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ac2125a4

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 59 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ac2125a4

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ac2125a4

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ac2125a4

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |             101  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              59  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359
Ending Logic Optimization Task | Checksum: 13936beef

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11698 ; free virtual = 55359

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13936beef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11697 ; free virtual = 55358

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13936beef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11697 ; free virtual = 55358

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11697 ; free virtual = 55358
Ending Netlist Obfuscation Task | Checksum: 13936beef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.988 ; gain = 0.000 ; free physical = 11697 ; free virtual = 55358
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3178.988 ; gain = 255.832 ; free physical = 11697 ; free virtual = 55358
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3219.008 ; gain = 0.000 ; free physical = 11689 ; free virtual = 55352
INFO: [Common 17-1381] The checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Final_Project_BD_wrapper_drc_opted.rpt -pb Final_Project_BD_wrapper_drc_opted.pb -rpx Final_Project_BD_wrapper_drc_opted.rpx
Command: report_drc -file Final_Project_BD_wrapper_drc_opted.rpt -pb Final_Project_BD_wrapper_drc_opted.pb -rpx Final_Project_BD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11625 ; free virtual = 55288
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bd450950

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11625 ; free virtual = 55288
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11625 ; free virtual = 55288

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 580a7c45

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11651 ; free virtual = 55315

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12da47d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11665 ; free virtual = 55328

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12da47d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11665 ; free virtual = 55328
Phase 1 Placer Initialization | Checksum: 12da47d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11665 ; free virtual = 55328

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1698fa76c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11649 ; free virtual = 55312

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f236ff67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11655 ; free virtual = 55318

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f236ff67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11655 ; free virtual = 55318

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11645 ; free virtual = 55309

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: daba7724

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11645 ; free virtual = 55308
Phase 2.4 Global Placement Core | Checksum: f760c98f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11645 ; free virtual = 55308
Phase 2 Global Placement | Checksum: f760c98f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11645 ; free virtual = 55308

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e8eb347

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11645 ; free virtual = 55308

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e5a0e6e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138609cba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4735133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c0f764e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b97f93e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11d24505a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308
Phase 3 Detail Placement | Checksum: 11d24505a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11644 ; free virtual = 55308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 121e09105

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.098 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13a32ac4b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 116b9882c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305
Phase 4.1.1.1 BUFG Insertion | Checksum: 121e09105

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.098. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9f4a5885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305
Phase 4.1 Post Commit Optimization | Checksum: 9f4a5885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9f4a5885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9f4a5885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306
Phase 4.3 Placer Reporting | Checksum: 9f4a5885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b0513e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306
Ending Placer Task | Checksum: 126828def

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11642 ; free virtual = 55306
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11634 ; free virtual = 55303
INFO: [Common 17-1381] The checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Final_Project_BD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11630 ; free virtual = 55296
INFO: [runtcl-4] Executing : report_utilization -file Final_Project_BD_wrapper_utilization_placed.rpt -pb Final_Project_BD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Final_Project_BD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11641 ; free virtual = 55307
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11600 ; free virtual = 55271
INFO: [Common 17-1381] The checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 639f9a59 ConstDB: 0 ShapeSum: c2e2f396 RouteDB: 0
Post Restoration Checksum: NetGraph: 968bc809 NumContArr: bd25c493 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 153b18c9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11512 ; free virtual = 55186

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 153b18c9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11515 ; free virtual = 55188

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 153b18c9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11482 ; free virtual = 55156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 153b18c9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11482 ; free virtual = 55156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e7da25a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11478 ; free virtual = 55152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.293 | TNS=0.000  | WHS=-0.189 | THS=-32.846|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2709
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2709
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12449ab51

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11476 ; free virtual = 55150

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12449ab51

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3369.543 ; gain = 0.000 ; free physical = 11476 ; free virtual = 55150
Phase 3 Initial Routing | Checksum: 1a90acdbf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11477 ; free virtual = 55151

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.761 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 109096ac5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11482 ; free virtual = 55149

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.761 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bfce3214

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55150
Phase 4 Rip-up And Reroute | Checksum: 1bfce3214

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55150

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bfce3214

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55150

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bfce3214

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55150
Phase 5 Delay and Skew Optimization | Checksum: 1bfce3214

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55151

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1072cc97b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55151
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.761 | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e81c04c0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55151
Phase 6 Post Hold Fix | Checksum: 1e81c04c0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55151

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.995636 %
  Global Horizontal Routing Utilization  = 1.44968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c93d1d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11484 ; free virtual = 55151

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c93d1d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.332 ; gain = 15.789 ; free physical = 11482 ; free virtual = 55149

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1924f5347

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.355 ; gain = 63.812 ; free physical = 11482 ; free virtual = 55149

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.761 | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1924f5347

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.355 ; gain = 63.812 ; free physical = 11482 ; free virtual = 55149
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.355 ; gain = 63.812 ; free physical = 11516 ; free virtual = 55183

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3433.355 ; gain = 63.812 ; free physical = 11516 ; free virtual = 55183
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3433.355 ; gain = 0.000 ; free physical = 11503 ; free virtual = 55175
INFO: [Common 17-1381] The checkpoint '/home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Final_Project_BD_wrapper_drc_routed.rpt -pb Final_Project_BD_wrapper_drc_routed.pb -rpx Final_Project_BD_wrapper_drc_routed.rpx
Command: report_drc -file Final_Project_BD_wrapper_drc_routed.rpt -pb Final_Project_BD_wrapper_drc_routed.pb -rpx Final_Project_BD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Final_Project_BD_wrapper_methodology_drc_routed.rpt -pb Final_Project_BD_wrapper_methodology_drc_routed.pb -rpx Final_Project_BD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Final_Project_BD_wrapper_methodology_drc_routed.rpt -pb Final_Project_BD_wrapper_methodology_drc_routed.pb -rpx Final_Project_BD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/rgalmazar/Documents/ECE520/FinalProject/520-Final-Project/hardware/Final_Project/Final_Project.runs/impl_1/Final_Project_BD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Final_Project_BD_wrapper_power_routed.rpt -pb Final_Project_BD_wrapper_power_summary_routed.pb -rpx Final_Project_BD_wrapper_power_routed.rpx
Command: report_power -file Final_Project_BD_wrapper_power_routed.rpt -pb Final_Project_BD_wrapper_power_summary_routed.pb -rpx Final_Project_BD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Final_Project_BD_wrapper_route_status.rpt -pb Final_Project_BD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Final_Project_BD_wrapper_timing_summary_routed.rpt -pb Final_Project_BD_wrapper_timing_summary_routed.pb -rpx Final_Project_BD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Final_Project_BD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Final_Project_BD_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Final_Project_BD_wrapper_bus_skew_routed.rpt -pb Final_Project_BD_wrapper_bus_skew_routed.pb -rpx Final_Project_BD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May  9 18:12:57 2022...
