<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2022.1.0.52.3" title="lr_4_to_16_bin_decoder" device="LIFCL-17-9MG121C" performance_grade="9_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="decoder_4_to_16" top="decoder_4_to_16"/>
        <Source name="source/top_4_to_16_bin_decoder.v" type="Verilog" type_short="Verilog">
            <Options top_module="decoder_4_to_16"/>
        </Source>
        <Source name="source/lr_3_to_8_bin_decoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/lr_4_to_16_bin_decoder_tb.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="lr_4_to_16_bin_decoder_sim/lr_4_to_16_bin_decoder_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lr_4_to_16_bin_decoder1.sty"/>
</RadiantProject>
