// Seed: 2899012968
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd0,
    parameter id_4 = 32'd45
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  input wire id_5;
  output wire _id_4;
  inout wire _id_3;
  output wire id_2;
  output tri0 id_1;
  assign id_1 = 1;
  logic [id_4 : id_3] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
