INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.gen/sources_1/bd/mb_block/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ipshared/8943/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ipshared/8943/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ipshared/8943/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ipshared/8943/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ipshared/8943/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/sim/mb_block_hdmi_text_controller_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_hdmi_text_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.ip_user_files/bd/mb_block/sim/mb_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TK4492
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_UT2LJ
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1ST4AV9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1VI1NO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1SCR8U8
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_2FAMHT
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1QRRYF7
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_3PYGGY
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_1XO1QIY
INFO: [VRFC 10-311] analyzing module mb_block
INFO: [VRFC 10-311] analyzing module mb_block_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_G5BFEQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5YIJ0K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaro/Desktop/385/NDS_Capture_385/7_2_guyanw2/lab7/lab7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
