# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3" \
"../../../../../../../hdl-stash/nexys/nexys_7seg.v" \
"../../../../risc16.srcs/sources_1/new/clk_div.v" \
"../../../../../../risc-16/hardware/alu.v" \
"../../../../../../risc-16/hardware/ctrl.v" \
"../../../../../../risc-16/hardware/gpr.v" \
"../../../../../../risc-16/hardware/risc16.v" \
"../../../../risc16.srcs/sources_1/new/display_ctrl.v" \
"../../../../../../../hdl-stash/nexys/spi_slave.v" \
"../../../../risc16.srcs/sources_1/new/CPU_Programmer.v" \
"../../../../risc16.srcs/sources_1/new/mux.v" \
"../../../../risc16.srcs/sources_1/new/clock_bus.v" \
"../../../../risc16.srcs/sources_1/new/vga.v" \
"../../../../../../risc-16/hardware/ram.v" \
"../../../../risc16.srcs/sources_1/new/MCU.v" \
"../../../../risc16.srcs/sources_1/new/or_gate.v" \
"../../../../risc16.srcs/sources_1/new/Ctrl_Registers.v" \
"../../../../risc16.srcs/sources_1/new/Video_Buffer.v" \
"../../../../risc16.ip_user_files/bd/risc16System/sim/risc16System.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_nexys_7seg_0_0/sim/risc16System_nexys_7seg_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_clk_wiz.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_div_0_0/sim/risc16System_clk_div_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_risc16_0_0/sim/risc16System_risc16_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_display_ctrl_0_0/sim/risc16System_display_ctrl_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_spi_slave_0_0/sim/risc16System_spi_slave_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_CPU_Programmer_0_0/sim/risc16System_CPU_Programmer_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_mux_0_0/sim/risc16System_mux_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_div_1_0/sim/risc16System_clk_div_1_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clock_bus_0_0/sim/risc16System_clock_bus_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_vga_0_0/sim/risc16System_vga_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1_clk_wiz.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_ram_0_0/sim/risc16System_ram_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_MCU_0_0/sim/risc16System_MCU_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_or_gate_0_0/sim/risc16System_or_gate_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_Ctrl_Registers_0_0/sim/risc16System_Ctrl_Registers_0_0.v" \
"../../../../risc16.ip_user_files/bd/risc16System/ip/risc16System_Video_Buffer_0_0/sim/risc16System_Video_Buffer_0_0.v" \
"../../../../risc16.srcs/sources_1/bd/risc16System/hdl/risc16System_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
