module regfile(
    input clk, rst_n,
    input [4:0] A1, 
    input [4:0] A2, 
    input [4:0] A3,
    input [31:0] WD3,
    input WE3,
    output [31:0] RD1, RD2
);

reg [31:0] Reg[31:0];
integer i;
always@(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        for(i = 0; i < 32; i = i+1) begin
            Reg[i] <= 32'h00000000;
        end
    end
    else begin
        if(WE3) begin
            Reg[A3] <= WD3;
        end
    end
end
endmodule