{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:10:40 2007 " "Info: Processing started: Wed Oct 17 10:10:40 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program ufm_memory.v(896) " "Warning (10463): Verilog HDL Declaration warning at ufm_memory.v(896): \"program\" is SystemVerilog-2005 keyword" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 896 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufm_memory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ufm_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufm_memory_altufm_i2c_91u " "Info: Found entity 1: ufm_memory_altufm_i2c_91u" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ufm_memory " "Info: Found entity 2: ufm_memory" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ufm_memory " "Info: Elaborating entity \"ufm_memory\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufm_memory_altufm_i2c_91u ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component " "Info: Elaborating entity \"ufm_memory_altufm_i2c_91u\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\"" {  } { { "ufm_memory.v" "ufm_memory_altufm_i2c_91u_component" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1008 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter " "Info: Found entity 1: a_graycounter" {  } { { "a_graycounter.tdf" "" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 37 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr " "Info: Elaborating entity \"a_graycounter\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\"" {  } { { "ufm_memory.v" "data_pad_cntr" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr " "Info: Elaborated megafunction instantiation \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\"" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 262 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tuf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_tuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tuf " "Info: Found entity 1: a_graycounter_tuf" {  } { { "db/a_graycounter_tuf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_tuf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tuf ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\|a_graycounter_tuf:auto_generated " "Info: Elaborating entity \"a_graycounter_tuf\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\|a_graycounter_tuf:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr " "Info: Elaborating entity \"a_graycounter\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\"" {  } { { "ufm_memory.v" "er_stg_cntr" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr " "Info: Elaborated megafunction instantiation \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\"" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 308 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ruf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ruf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ruf " "Info: Found entity 1: a_graycounter_ruf" {  } { { "db/a_graycounter_ruf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_ruf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ruf ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\|a_graycounter_ruf:auto_generated " "Info: Elaborating entity \"a_graycounter_ruf\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\|a_graycounter_ruf:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 511 -1 0 } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 127 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:10:45 2007 " "Info: Processing ended: Wed Oct 17 10:10:45 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
