[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            4
Constant                                              16
Design                                                 1
Identifier                                             1
IntTypespec                                            8
LogicTypespec                                          8
Module                                                 2
ModuleTypespec                                         1
Net                                                    4
Range                                                  4
RefTypespec                                           20
SourceFile                                             1
------------------------------------------------------------
Total:                                                70
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/Unsized/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:9, endln:1:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiName:work@top
  |vpiTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:16
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:9
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:13
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:11, endln:2:13
          |vpiParent:
          \_Constant: , line:2:11, endln:2:13
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:31
        |vpiValue:31
      |vpiRightRange:
      \_Constant: , line:2:14, endln:2:15
        |vpiParent:
        \_Range: , line:2:10, endln:2:16
        |vpiTypespec:
        \_RefTypespec: (work@top), line:2:14, endln:2:15
          |vpiParent:
          \_Constant: , line:2:14, endln:2:15
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiTypespec:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_Net: (work@top.a), line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:4, endln:2:16
      |vpiParent:
      \_Net: (work@top.a), line:2:17, endln:2:18
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
    |vpiValue:
    \_Constant: , line:2:21, endln:2:23
      |vpiParent:
      \_Net: (work@top.a), line:2:17, endln:2:18
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:2:21, endln:2:23
        |vpiParent:
        \_Constant: , line:2:21, endln:2:23
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'Z
      |vpiValue:Z
  |vpiImportTypespec:
  \_Net: (work@top.b), line:3:17, endln:3:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:3:4, endln:3:16
      |vpiParent:
      \_Net: (work@top.b), line:3:17, endln:3:18
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
    |vpiValue:
    \_Constant: , line:3:21, endln:3:23
      |vpiParent:
      \_Net: (work@top.b), line:3:17, endln:3:18
      |vpiTypespec:
      \_RefTypespec: (work@top.b), line:3:21, endln:3:23
        |vpiParent:
        \_Constant: , line:3:21, endln:3:23
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'X
      |vpiValue:X
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_Net: (work@top.c), line:4:17, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:4:4, endln:4:16
      |vpiParent:
      \_Net: (work@top.c), line:4:17, endln:4:18
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
    |vpiValue:
    \_Constant: , line:4:21, endln:4:23
      |vpiParent:
      \_Net: (work@top.c), line:4:17, endln:4:18
      |vpiTypespec:
      \_RefTypespec: (work@top.c), line:4:21, endln:4:23
        |vpiParent:
        \_Constant: , line:4:21, endln:4:23
        |vpiFullName:work@top.c
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiImportTypespec:
  \_Net: (work@top.d), line:5:17, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.d), line:5:4, endln:5:16
      |vpiParent:
      \_Net: (work@top.d), line:5:17, endln:5:18
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
    |vpiValue:
    \_Constant: , line:5:21, endln:5:23
      |vpiParent:
      \_Net: (work@top.d), line:5:17, endln:5:18
      |vpiTypespec:
      \_RefTypespec: (work@top.d), line:5:21, endln:5:23
        |vpiParent:
        \_Constant: , line:5:21, endln:5:23
        |vpiFullName:work@top.d
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'1
      |vpiValue:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.a), line:2:17, endln:2:18
  |vpiNet:
  \_Net: (work@top.b), line:3:17, endln:3:18
  |vpiNet:
  \_Net: (work@top.c), line:4:17, endln:4:18
  |vpiNet:
  \_Net: (work@top.d), line:5:17, endln:5:18
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/Unsized/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/Unsized/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              30      30       0         0
----------------------------------------------------------------
                                    30      30       0         0
===================== END REDUCTION RESULT =====================
