// Generated by CIRCT unknown git version
module ddr_tx(	// file.cleaned.mlir:2:3
  input        rst_i,	// file.cleaned.mlir:2:24
  input  [1:0] data_i,	// file.cleaned.mlir:2:40
  input        clk_i,	// file.cleaned.mlir:2:57
  output       data_o,	// file.cleaned.mlir:2:74
               clk_o	// file.cleaned.mlir:2:91
);

  assign data_o = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign clk_o = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

