{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685428966629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685428966631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 08:42:46 2023 " "Processing started: Tue May 30 08:42:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685428966631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685428966631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685428966631 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1685428966825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685428967109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NetworkAnalyser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NetworkAnalyser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NetworkAnalyser-rtl " "Found design unit 1: NetworkAnalyser-rtl" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967533 ""} { "Info" "ISGN_ENTITY_NAME" "1 NetworkAnalyser " "Found entity 1: NetworkAnalyser" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428967533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "debounce.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967534 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428967534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FrequencyDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-Behavioral " "Found design unit 1: FrequencyDivider-Behavioral" {  } { { "FrequencyDivider.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/FrequencyDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967541 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/FrequencyDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428967541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428967541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NetworkAnalyser " "Elaborating entity \"NetworkAnalyser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685428967769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1Mhz NetworkAnalyser.vhd(40) " "Verilog HDL or VHDL warning at NetworkAnalyser.vhd(40): object \"clock_1Mhz\" assigned a value but never read" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685428967773 "|NetworkAnalyser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_module " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_module\"" {  } { { "NetworkAnalyser.vhd" "debounce_module" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685428967776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:FrequencyDivider_module " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:FrequencyDivider_module\"" {  } { { "NetworkAnalyser.vhd" "FrequencyDivider_module" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685428967779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4q14 " "Found entity 1: altsyncram_4q14" {  } { { "db/altsyncram_4q14.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_4q14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ceq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ceq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ceq1 " "Found entity 1: altsyncram_ceq1" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sib " "Found entity 1: mux_sib" {  } { { "db/mux_sib.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/mux_sib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/mux_foc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_dai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6j " "Found entity 1: cntr_p6j" {  } { { "db/cntr_p6j.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_p6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ci " "Found entity 1: cntr_2ci" {  } { { "db/cntr_2ci.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_2ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428968996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428968996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428969049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428969049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428969115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428969115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685428969149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685428969149 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "SPI_DEBUG " "Analysis and Synthesis generated SignalTap II or debug node instance \"SPI_DEBUG\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685428969209 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685428970733 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685428970734 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1685428970855 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685428971110 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685428971110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685428971157 "|NetworkAnalyser|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685428971157 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "SPI_DEBUG 17 " "Succesfully connected in-system debug instance \"SPI_DEBUG\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1685428971744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685428971769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685428971769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685428971911 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685428971911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "787 " "Implemented 787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685428971911 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685428971911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685428971911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685428971943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 08:42:51 2023 " "Processing ended: Tue May 30 08:42:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685428971943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685428971943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685428971943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685428971943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685429005942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685429005943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 08:43:25 2023 " "Processing started: Tue May 30 08:43:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685429005943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685429005943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685429005944 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429006340 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429006370 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:SPI_DEBUG " "Using synthesis netlist for partition \"sld_signaltap:SPI_DEBUG\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429006392 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "SPI_DEBUG 17 " "Succesfully connected in-system debug instance \"SPI_DEBUG\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1685429006448 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1685429006450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685429006476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429006476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685429006600 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685429006600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "787 " "Implemented 787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685429006600 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685429006600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685429006600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685429006660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 08:43:26 2023 " "Processing ended: Tue May 30 08:43:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685429006660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685429006660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685429006660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685429006660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685429008284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685429008285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 08:43:28 2023 " "Processing started: Tue May 30 08:43:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685429008285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685429008285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685429008285 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685429008314 ""}
{ "Info" "0" "" "Project  = NetworkAnalyser" {  } {  } 0 0 "Project  = NetworkAnalyser" 0 0 "Fitter" 0 0 1685429008316 ""}
{ "Info" "0" "" "Revision = NetworkAnalyser" {  } {  } 0 0 "Revision = NetworkAnalyser" 0 0 "Fitter" 0 0 1685429008316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1685429008602 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NetworkAnalyser EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"NetworkAnalyser\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685429008611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685429008648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685429008648 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685429008848 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685429008865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685429009026 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685429009026 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685429009026 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685429009026 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 2660 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685429009035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 2661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685429009035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 2662 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685429009035 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685429009035 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685429009041 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685429009247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685429009247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1685429009247 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685429009247 ""}
{ "Info" "ISTA_SDC_FOUND" "NetworkAnalyser.sdc " "Reading SDC File: 'NetworkAnalyser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685429009255 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685429009259 "|NetworkAnalyser|CLOCK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685429009269 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685429009269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685429009269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1685429009269 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685429009269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 9 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685429009329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } { { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685429009329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Destination node sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" {  } { { "sld_buffer_manager.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3 " "Destination node sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3" {  } { { "sld_buffer_manager.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685429009329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685429009329 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685429009329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685429009330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685429009330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685429009330 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/ice/q13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685429009330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685429009467 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685429009469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685429009469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685429009472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685429009474 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685429009476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685429009476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685429009478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685429009499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685429009501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685429009501 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685429009520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685429009902 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "26 M4K " "Selected device has 26 RAM location(s) of type M4K.  However, the current design needs more than 26 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a8 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 295 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a8" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a9 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 325 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a9" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a10 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 355 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a10" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a11 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 385 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a11" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a12 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 415 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a12" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a13 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 445 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a13" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a14 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 475 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a14" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a15 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 505 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a15" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a16 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 535 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a16" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a17 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 565 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a17" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a18 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 595 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a18" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a19 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 625 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a19" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a20 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 655 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a20" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a21 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 685 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a21" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a22 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 715 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a22" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a23 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 745 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a23" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a0 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 55 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a0" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a1 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 85 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a1" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a2 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 115 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a2" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a3 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 145 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a3" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a4 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 175 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a4" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a5 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 205 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a5" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a6 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 235 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a6" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a7 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 265 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a7" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a24 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 775 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a24" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a25 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 805 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a25" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a26 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 835 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a26" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a27 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 865 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a27" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a28 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 895 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a28" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a29 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 925 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a29" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a30 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 955 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a30" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a31 " "Node \"sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/db/altsyncram_ceq1.tdf" 985 2 0 } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:SPI_DEBUG\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_4q14:auto_generated\|altsyncram_ceq1:altsyncram1\|ram_block2a31" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:SPI_DEBUG|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4q14:auto_generated|altsyncram_ceq1:altsyncram1|ram_block2a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685429009934 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1685429009934 ""}  } { { "/ice/q13/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1685429009934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685429009937 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685429009938 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1685429010317 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1685429010318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg " "Generated suppressed messages file /ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685429010420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685429010494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 30 08:43:30 2023 " "Processing ended: Tue May 30 08:43:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685429010494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685429010494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685429010494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685429010494 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685429041908 ""}
