// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_68_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load,
        col_sum_4_load,
        col_sum_8_load,
        col_sum_12_load,
        col_sum_16_load,
        col_sum_20_load,
        col_sum_24_load,
        col_sum_28_load,
        col_sum_32_load,
        col_sum_36_load,
        col_sum_40_load,
        col_sum_44_load,
        col_sum_48_load,
        col_sum_52_load,
        col_sum_56_load,
        col_sum_60_load,
        col_sum_1_load,
        col_sum_5_load,
        col_sum_9_load,
        col_sum_13_load,
        col_sum_17_load,
        col_sum_21_load,
        col_sum_25_load,
        col_sum_29_load,
        col_sum_33_load,
        col_sum_37_load,
        col_sum_41_load,
        col_sum_45_load,
        col_sum_49_load,
        col_sum_53_load,
        col_sum_57_load,
        col_sum_61_load,
        col_sum_2_load,
        col_sum_6_load,
        col_sum_10_load,
        col_sum_14_load,
        col_sum_18_load,
        col_sum_22_load,
        col_sum_26_load,
        col_sum_30_load,
        col_sum_34_load,
        col_sum_38_load,
        col_sum_42_load,
        col_sum_46_load,
        col_sum_50_load,
        col_sum_54_load,
        col_sum_58_load,
        col_sum_62_load,
        col_sum_3_load,
        col_sum_7_load,
        col_sum_11_load,
        col_sum_15_load,
        col_sum_19_load,
        col_sum_23_load,
        col_sum_27_load,
        col_sum_31_load,
        col_sum_35_load,
        col_sum_39_load,
        col_sum_43_load,
        col_sum_47_load,
        col_sum_51_load,
        col_sum_55_load,
        col_sum_59_load,
        col_sum_63_load,
        scale_63_out,
        scale_63_out_ap_vld,
        scale_62_out,
        scale_62_out_ap_vld,
        scale_61_out,
        scale_61_out_ap_vld,
        scale_60_out,
        scale_60_out_ap_vld,
        scale_59_out,
        scale_59_out_ap_vld,
        scale_58_out,
        scale_58_out_ap_vld,
        scale_57_out,
        scale_57_out_ap_vld,
        scale_56_out,
        scale_56_out_ap_vld,
        scale_55_out,
        scale_55_out_ap_vld,
        scale_54_out,
        scale_54_out_ap_vld,
        scale_53_out,
        scale_53_out_ap_vld,
        scale_52_out,
        scale_52_out_ap_vld,
        scale_51_out,
        scale_51_out_ap_vld,
        scale_50_out,
        scale_50_out_ap_vld,
        scale_49_out,
        scale_49_out_ap_vld,
        scale_48_out,
        scale_48_out_ap_vld,
        scale_47_out,
        scale_47_out_ap_vld,
        scale_46_out,
        scale_46_out_ap_vld,
        scale_45_out,
        scale_45_out_ap_vld,
        scale_44_out,
        scale_44_out_ap_vld,
        scale_43_out,
        scale_43_out_ap_vld,
        scale_42_out,
        scale_42_out_ap_vld,
        scale_41_out,
        scale_41_out_ap_vld,
        scale_40_out,
        scale_40_out_ap_vld,
        scale_39_out,
        scale_39_out_ap_vld,
        scale_38_out,
        scale_38_out_ap_vld,
        scale_37_out,
        scale_37_out_ap_vld,
        scale_36_out,
        scale_36_out_ap_vld,
        scale_35_out,
        scale_35_out_ap_vld,
        scale_34_out,
        scale_34_out_ap_vld,
        scale_33_out,
        scale_33_out_ap_vld,
        scale_32_out,
        scale_32_out_ap_vld,
        scale_31_out,
        scale_31_out_ap_vld,
        scale_30_out,
        scale_30_out_ap_vld,
        scale_29_out,
        scale_29_out_ap_vld,
        scale_28_out,
        scale_28_out_ap_vld,
        scale_27_out,
        scale_27_out_ap_vld,
        scale_26_out,
        scale_26_out_ap_vld,
        scale_25_out,
        scale_25_out_ap_vld,
        scale_24_out,
        scale_24_out_ap_vld,
        scale_23_out,
        scale_23_out_ap_vld,
        scale_22_out,
        scale_22_out_ap_vld,
        scale_21_out,
        scale_21_out_ap_vld,
        scale_20_out,
        scale_20_out_ap_vld,
        scale_19_out,
        scale_19_out_ap_vld,
        scale_18_out,
        scale_18_out_ap_vld,
        scale_17_out,
        scale_17_out_ap_vld,
        scale_16_out,
        scale_16_out_ap_vld,
        scale_15_out,
        scale_15_out_ap_vld,
        scale_14_out,
        scale_14_out_ap_vld,
        scale_13_out,
        scale_13_out_ap_vld,
        scale_12_out,
        scale_12_out_ap_vld,
        scale_11_out,
        scale_11_out_ap_vld,
        scale_10_out,
        scale_10_out_ap_vld,
        scale_9_out,
        scale_9_out_ap_vld,
        scale_8_out,
        scale_8_out_ap_vld,
        scale_7_out,
        scale_7_out_ap_vld,
        scale_6_out,
        scale_6_out_ap_vld,
        scale_5_out,
        scale_5_out_ap_vld,
        scale_4_out,
        scale_4_out_ap_vld,
        scale_3_out,
        scale_3_out_ap_vld,
        scale_2_out,
        scale_2_out_ap_vld,
        scale_1_out,
        scale_1_out_ap_vld,
        scale_out,
        scale_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load;
input  [23:0] col_sum_4_load;
input  [23:0] col_sum_8_load;
input  [23:0] col_sum_12_load;
input  [23:0] col_sum_16_load;
input  [23:0] col_sum_20_load;
input  [23:0] col_sum_24_load;
input  [23:0] col_sum_28_load;
input  [23:0] col_sum_32_load;
input  [23:0] col_sum_36_load;
input  [23:0] col_sum_40_load;
input  [23:0] col_sum_44_load;
input  [23:0] col_sum_48_load;
input  [23:0] col_sum_52_load;
input  [23:0] col_sum_56_load;
input  [23:0] col_sum_60_load;
input  [23:0] col_sum_1_load;
input  [23:0] col_sum_5_load;
input  [23:0] col_sum_9_load;
input  [23:0] col_sum_13_load;
input  [23:0] col_sum_17_load;
input  [23:0] col_sum_21_load;
input  [23:0] col_sum_25_load;
input  [23:0] col_sum_29_load;
input  [23:0] col_sum_33_load;
input  [23:0] col_sum_37_load;
input  [23:0] col_sum_41_load;
input  [23:0] col_sum_45_load;
input  [23:0] col_sum_49_load;
input  [23:0] col_sum_53_load;
input  [23:0] col_sum_57_load;
input  [23:0] col_sum_61_load;
input  [23:0] col_sum_2_load;
input  [23:0] col_sum_6_load;
input  [23:0] col_sum_10_load;
input  [23:0] col_sum_14_load;
input  [23:0] col_sum_18_load;
input  [23:0] col_sum_22_load;
input  [23:0] col_sum_26_load;
input  [23:0] col_sum_30_load;
input  [23:0] col_sum_34_load;
input  [23:0] col_sum_38_load;
input  [23:0] col_sum_42_load;
input  [23:0] col_sum_46_load;
input  [23:0] col_sum_50_load;
input  [23:0] col_sum_54_load;
input  [23:0] col_sum_58_load;
input  [23:0] col_sum_62_load;
input  [23:0] col_sum_3_load;
input  [23:0] col_sum_7_load;
input  [23:0] col_sum_11_load;
input  [23:0] col_sum_15_load;
input  [23:0] col_sum_19_load;
input  [23:0] col_sum_23_load;
input  [23:0] col_sum_27_load;
input  [23:0] col_sum_31_load;
input  [23:0] col_sum_35_load;
input  [23:0] col_sum_39_load;
input  [23:0] col_sum_43_load;
input  [23:0] col_sum_47_load;
input  [23:0] col_sum_51_load;
input  [23:0] col_sum_55_load;
input  [23:0] col_sum_59_load;
input  [23:0] col_sum_63_load;
output  [23:0] scale_63_out;
output   scale_63_out_ap_vld;
output  [23:0] scale_62_out;
output   scale_62_out_ap_vld;
output  [23:0] scale_61_out;
output   scale_61_out_ap_vld;
output  [23:0] scale_60_out;
output   scale_60_out_ap_vld;
output  [23:0] scale_59_out;
output   scale_59_out_ap_vld;
output  [23:0] scale_58_out;
output   scale_58_out_ap_vld;
output  [23:0] scale_57_out;
output   scale_57_out_ap_vld;
output  [23:0] scale_56_out;
output   scale_56_out_ap_vld;
output  [23:0] scale_55_out;
output   scale_55_out_ap_vld;
output  [23:0] scale_54_out;
output   scale_54_out_ap_vld;
output  [23:0] scale_53_out;
output   scale_53_out_ap_vld;
output  [23:0] scale_52_out;
output   scale_52_out_ap_vld;
output  [23:0] scale_51_out;
output   scale_51_out_ap_vld;
output  [23:0] scale_50_out;
output   scale_50_out_ap_vld;
output  [23:0] scale_49_out;
output   scale_49_out_ap_vld;
output  [23:0] scale_48_out;
output   scale_48_out_ap_vld;
output  [23:0] scale_47_out;
output   scale_47_out_ap_vld;
output  [23:0] scale_46_out;
output   scale_46_out_ap_vld;
output  [23:0] scale_45_out;
output   scale_45_out_ap_vld;
output  [23:0] scale_44_out;
output   scale_44_out_ap_vld;
output  [23:0] scale_43_out;
output   scale_43_out_ap_vld;
output  [23:0] scale_42_out;
output   scale_42_out_ap_vld;
output  [23:0] scale_41_out;
output   scale_41_out_ap_vld;
output  [23:0] scale_40_out;
output   scale_40_out_ap_vld;
output  [23:0] scale_39_out;
output   scale_39_out_ap_vld;
output  [23:0] scale_38_out;
output   scale_38_out_ap_vld;
output  [23:0] scale_37_out;
output   scale_37_out_ap_vld;
output  [23:0] scale_36_out;
output   scale_36_out_ap_vld;
output  [23:0] scale_35_out;
output   scale_35_out_ap_vld;
output  [23:0] scale_34_out;
output   scale_34_out_ap_vld;
output  [23:0] scale_33_out;
output   scale_33_out_ap_vld;
output  [23:0] scale_32_out;
output   scale_32_out_ap_vld;
output  [23:0] scale_31_out;
output   scale_31_out_ap_vld;
output  [23:0] scale_30_out;
output   scale_30_out_ap_vld;
output  [23:0] scale_29_out;
output   scale_29_out_ap_vld;
output  [23:0] scale_28_out;
output   scale_28_out_ap_vld;
output  [23:0] scale_27_out;
output   scale_27_out_ap_vld;
output  [23:0] scale_26_out;
output   scale_26_out_ap_vld;
output  [23:0] scale_25_out;
output   scale_25_out_ap_vld;
output  [23:0] scale_24_out;
output   scale_24_out_ap_vld;
output  [23:0] scale_23_out;
output   scale_23_out_ap_vld;
output  [23:0] scale_22_out;
output   scale_22_out_ap_vld;
output  [23:0] scale_21_out;
output   scale_21_out_ap_vld;
output  [23:0] scale_20_out;
output   scale_20_out_ap_vld;
output  [23:0] scale_19_out;
output   scale_19_out_ap_vld;
output  [23:0] scale_18_out;
output   scale_18_out_ap_vld;
output  [23:0] scale_17_out;
output   scale_17_out_ap_vld;
output  [23:0] scale_16_out;
output   scale_16_out_ap_vld;
output  [23:0] scale_15_out;
output   scale_15_out_ap_vld;
output  [23:0] scale_14_out;
output   scale_14_out_ap_vld;
output  [23:0] scale_13_out;
output   scale_13_out_ap_vld;
output  [23:0] scale_12_out;
output   scale_12_out_ap_vld;
output  [23:0] scale_11_out;
output   scale_11_out_ap_vld;
output  [23:0] scale_10_out;
output   scale_10_out_ap_vld;
output  [23:0] scale_9_out;
output   scale_9_out_ap_vld;
output  [23:0] scale_8_out;
output   scale_8_out_ap_vld;
output  [23:0] scale_7_out;
output   scale_7_out_ap_vld;
output  [23:0] scale_6_out;
output   scale_6_out_ap_vld;
output  [23:0] scale_5_out;
output   scale_5_out_ap_vld;
output  [23:0] scale_4_out;
output   scale_4_out_ap_vld;
output  [23:0] scale_3_out;
output   scale_3_out_ap_vld;
output  [23:0] scale_2_out;
output   scale_2_out_ap_vld;
output  [23:0] scale_1_out;
output   scale_1_out_ap_vld;
output  [23:0] scale_out;
output   scale_out_ap_vld;

reg ap_idle;
reg scale_63_out_ap_vld;
reg scale_62_out_ap_vld;
reg scale_61_out_ap_vld;
reg scale_60_out_ap_vld;
reg scale_59_out_ap_vld;
reg scale_58_out_ap_vld;
reg scale_57_out_ap_vld;
reg scale_56_out_ap_vld;
reg scale_55_out_ap_vld;
reg scale_54_out_ap_vld;
reg scale_53_out_ap_vld;
reg scale_52_out_ap_vld;
reg scale_51_out_ap_vld;
reg scale_50_out_ap_vld;
reg scale_49_out_ap_vld;
reg scale_48_out_ap_vld;
reg scale_47_out_ap_vld;
reg scale_46_out_ap_vld;
reg scale_45_out_ap_vld;
reg scale_44_out_ap_vld;
reg scale_43_out_ap_vld;
reg scale_42_out_ap_vld;
reg scale_41_out_ap_vld;
reg scale_40_out_ap_vld;
reg scale_39_out_ap_vld;
reg scale_38_out_ap_vld;
reg scale_37_out_ap_vld;
reg scale_36_out_ap_vld;
reg scale_35_out_ap_vld;
reg scale_34_out_ap_vld;
reg scale_33_out_ap_vld;
reg scale_32_out_ap_vld;
reg scale_31_out_ap_vld;
reg scale_30_out_ap_vld;
reg scale_29_out_ap_vld;
reg scale_28_out_ap_vld;
reg scale_27_out_ap_vld;
reg scale_26_out_ap_vld;
reg scale_25_out_ap_vld;
reg scale_24_out_ap_vld;
reg scale_23_out_ap_vld;
reg scale_22_out_ap_vld;
reg scale_21_out_ap_vld;
reg scale_20_out_ap_vld;
reg scale_19_out_ap_vld;
reg scale_18_out_ap_vld;
reg scale_17_out_ap_vld;
reg scale_16_out_ap_vld;
reg scale_15_out_ap_vld;
reg scale_14_out_ap_vld;
reg scale_13_out_ap_vld;
reg scale_12_out_ap_vld;
reg scale_11_out_ap_vld;
reg scale_10_out_ap_vld;
reg scale_9_out_ap_vld;
reg scale_8_out_ap_vld;
reg scale_7_out_ap_vld;
reg scale_6_out_ap_vld;
reg scale_5_out_ap_vld;
reg scale_4_out_ap_vld;
reg scale_3_out_ap_vld;
reg scale_2_out_ap_vld;
reg scale_1_out_ap_vld;
reg scale_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_35_fu_1478_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] trunc_ln68_fu_1486_p1;
reg   [5:0] trunc_ln68_reg_3465;
wire    ap_block_pp0_stage0_11001;
wire   [80:0] mul_ln73_fu_1450_p2;
reg   [80:0] mul_ln73_reg_3469;
reg   [0:0] tmp_36_reg_3475;
reg   [17:0] tmp_77_cast1_reg_3481;
wire   [80:0] mul_ln73_1_fu_1455_p2;
reg   [80:0] mul_ln73_1_reg_3486;
reg   [0:0] tmp_40_reg_3492;
reg   [17:0] tmp_79_cast2_reg_3498;
wire   [80:0] mul_ln73_2_fu_1460_p2;
reg   [80:0] mul_ln73_2_reg_3503;
reg   [0:0] tmp_44_reg_3509;
reg   [17:0] tmp_81_cast3_reg_3515;
wire   [80:0] mul_ln73_3_fu_1465_p2;
reg   [80:0] mul_ln73_3_reg_3520;
reg   [0:0] tmp_48_reg_3526;
reg   [17:0] tmp_83_cast4_reg_3532;
reg   [6:0] j_fu_358;
wire   [6:0] add_ln68_fu_1936_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
wire    ap_block_pp0_stage0;
reg   [23:0] scale_fu_362;
wire   [23:0] scale_64_fu_2076_p3;
reg   [23:0] scale_1_fu_366;
wire   [23:0] scale_65_fu_2213_p3;
reg   [23:0] scale_2_fu_370;
wire   [23:0] scale_66_fu_2350_p3;
reg   [23:0] scale_3_fu_374;
wire   [23:0] scale_67_fu_2487_p3;
reg   [23:0] scale_4_fu_378;
reg   [23:0] scale_5_fu_382;
reg   [23:0] scale_6_fu_386;
reg   [23:0] scale_7_fu_390;
reg   [23:0] scale_8_fu_394;
reg   [23:0] scale_9_fu_398;
reg   [23:0] scale_10_fu_402;
reg   [23:0] scale_11_fu_406;
reg   [23:0] scale_12_fu_410;
reg   [23:0] scale_13_fu_414;
reg   [23:0] scale_14_fu_418;
reg   [23:0] scale_15_fu_422;
reg   [23:0] scale_16_fu_426;
reg   [23:0] scale_17_fu_430;
reg   [23:0] scale_18_fu_434;
reg   [23:0] scale_19_fu_438;
reg   [23:0] scale_20_fu_442;
reg   [23:0] scale_21_fu_446;
reg   [23:0] scale_22_fu_450;
reg   [23:0] scale_23_fu_454;
reg   [23:0] scale_24_fu_458;
reg   [23:0] scale_25_fu_462;
reg   [23:0] scale_26_fu_466;
reg   [23:0] scale_27_fu_470;
reg   [23:0] scale_28_fu_474;
reg   [23:0] scale_29_fu_478;
reg   [23:0] scale_30_fu_482;
reg   [23:0] scale_31_fu_486;
reg   [23:0] scale_32_fu_490;
reg   [23:0] scale_33_fu_494;
reg   [23:0] scale_34_fu_498;
reg   [23:0] scale_35_fu_502;
reg   [23:0] scale_36_fu_506;
reg   [23:0] scale_37_fu_510;
reg   [23:0] scale_38_fu_514;
reg   [23:0] scale_39_fu_518;
reg   [23:0] scale_40_fu_522;
reg   [23:0] scale_41_fu_526;
reg   [23:0] scale_42_fu_530;
reg   [23:0] scale_43_fu_534;
reg   [23:0] scale_44_fu_538;
reg   [23:0] scale_45_fu_542;
reg   [23:0] scale_46_fu_546;
reg   [23:0] scale_47_fu_550;
reg   [23:0] scale_48_fu_554;
reg   [23:0] scale_49_fu_558;
reg   [23:0] scale_50_fu_562;
reg   [23:0] scale_51_fu_566;
reg   [23:0] scale_52_fu_570;
reg   [23:0] scale_53_fu_574;
reg   [23:0] scale_54_fu_578;
reg   [23:0] scale_55_fu_582;
reg   [23:0] scale_56_fu_586;
reg   [23:0] scale_57_fu_590;
reg   [23:0] scale_58_fu_594;
reg   [23:0] scale_59_fu_598;
reg   [23:0] scale_60_fu_602;
reg   [23:0] scale_61_fu_606;
reg   [23:0] scale_62_fu_610;
reg   [23:0] scale_63_fu_614;
wire    ap_block_pp0_stage0_01001;
wire   [41:0] mul_ln73_fu_1450_p1;
wire   [41:0] mul_ln73_1_fu_1455_p1;
wire   [41:0] mul_ln73_2_fu_1460_p1;
wire   [41:0] mul_ln73_3_fu_1465_p1;
wire   [23:0] tmp_fu_1490_p33;
wire   [23:0] tmp_fu_1490_p35;
wire  signed [39:0] shl_ln_fu_1562_p3;
wire   [23:0] tmp_4_fu_1593_p33;
wire   [23:0] tmp_4_fu_1593_p35;
wire  signed [39:0] shl_ln73_1_fu_1665_p3;
wire   [23:0] tmp_8_fu_1696_p33;
wire   [23:0] tmp_8_fu_1696_p35;
wire  signed [39:0] shl_ln73_2_fu_1768_p3;
wire   [23:0] tmp_11_fu_1799_p33;
wire   [23:0] tmp_11_fu_1799_p35;
wire  signed [39:0] shl_ln73_3_fu_1871_p3;
wire   [80:0] sub_ln73_fu_1947_p2;
wire   [16:0] tmp_76_cast_fu_1952_p4;
wire   [16:0] tmp_77_cast_fu_1962_p4;
wire   [16:0] select_ln73_1_fu_1971_p3;
wire   [17:0] zext_ln73_fu_1978_p1;
wire   [17:0] sub_ln73_1_fu_1982_p2;
wire  signed [17:0] select_ln73_3_fu_1988_p3;
wire  signed [39:0] sext_ln73_1_fu_1994_p1;
wire   [0:0] tmp_38_fu_2010_p3;
wire   [0:0] tmp_39_fu_2018_p3;
wire   [0:0] tmp_37_fu_1998_p3;
wire   [0:0] or_ln73_fu_2026_p2;
wire   [0:0] xor_ln73_fu_2032_p2;
wire   [0:0] and_ln73_8_fu_2044_p2;
wire   [0:0] xor_ln73_1_fu_2050_p2;
wire   [0:0] and_ln73_fu_2038_p2;
wire   [0:0] and_ln73_1_fu_2056_p2;
wire   [0:0] or_ln73_1_fu_2070_p2;
wire   [23:0] select_ln73_fu_2062_p3;
wire  signed [23:0] sext_ln73_2_fu_2006_p1;
wire   [80:0] sub_ln73_2_fu_2084_p2;
wire   [16:0] tmp_78_cast_fu_2089_p4;
wire   [16:0] tmp_79_cast_fu_2099_p4;
wire   [16:0] select_ln73_7_fu_2108_p3;
wire   [17:0] zext_ln73_1_fu_2115_p1;
wire   [17:0] sub_ln73_3_fu_2119_p2;
wire  signed [17:0] select_ln73_8_fu_2125_p3;
wire  signed [39:0] sext_ln73_4_fu_2131_p1;
wire   [0:0] tmp_42_fu_2147_p3;
wire   [0:0] tmp_43_fu_2155_p3;
wire   [0:0] tmp_41_fu_2135_p3;
wire   [0:0] or_ln73_2_fu_2163_p2;
wire   [0:0] xor_ln73_2_fu_2169_p2;
wire   [0:0] and_ln73_9_fu_2181_p2;
wire   [0:0] xor_ln73_3_fu_2187_p2;
wire   [0:0] and_ln73_2_fu_2175_p2;
wire   [0:0] and_ln73_3_fu_2193_p2;
wire   [0:0] or_ln73_3_fu_2207_p2;
wire   [23:0] select_ln73_2_fu_2199_p3;
wire  signed [23:0] sext_ln73_5_fu_2143_p1;
wire   [80:0] sub_ln73_4_fu_2221_p2;
wire   [16:0] tmp_80_cast_fu_2226_p4;
wire   [16:0] tmp_81_cast_fu_2236_p4;
wire   [16:0] select_ln73_10_fu_2245_p3;
wire   [17:0] zext_ln73_2_fu_2252_p1;
wire   [17:0] sub_ln73_5_fu_2256_p2;
wire  signed [17:0] select_ln73_11_fu_2262_p3;
wire  signed [39:0] sext_ln73_7_fu_2268_p1;
wire   [0:0] tmp_46_fu_2284_p3;
wire   [0:0] tmp_47_fu_2292_p3;
wire   [0:0] tmp_45_fu_2272_p3;
wire   [0:0] or_ln73_4_fu_2300_p2;
wire   [0:0] xor_ln73_4_fu_2306_p2;
wire   [0:0] and_ln73_10_fu_2318_p2;
wire   [0:0] xor_ln73_5_fu_2324_p2;
wire   [0:0] and_ln73_4_fu_2312_p2;
wire   [0:0] and_ln73_5_fu_2330_p2;
wire   [0:0] or_ln73_5_fu_2344_p2;
wire   [23:0] select_ln73_4_fu_2336_p3;
wire  signed [23:0] sext_ln73_8_fu_2280_p1;
wire   [80:0] sub_ln73_6_fu_2358_p2;
wire   [16:0] tmp_82_cast_fu_2363_p4;
wire   [16:0] tmp_83_cast_fu_2373_p4;
wire   [16:0] select_ln73_13_fu_2382_p3;
wire   [17:0] zext_ln73_3_fu_2389_p1;
wire   [17:0] sub_ln73_7_fu_2393_p2;
wire  signed [17:0] select_ln73_14_fu_2399_p3;
wire  signed [39:0] sext_ln73_10_fu_2405_p1;
wire   [0:0] tmp_50_fu_2421_p3;
wire   [0:0] tmp_51_fu_2429_p3;
wire   [0:0] tmp_49_fu_2409_p3;
wire   [0:0] or_ln73_6_fu_2437_p2;
wire   [0:0] xor_ln73_6_fu_2443_p2;
wire   [0:0] and_ln73_11_fu_2455_p2;
wire   [0:0] xor_ln73_7_fu_2461_p2;
wire   [0:0] and_ln73_6_fu_2449_p2;
wire   [0:0] and_ln73_7_fu_2467_p2;
wire   [0:0] or_ln73_7_fu_2481_p2;
wire   [23:0] select_ln73_6_fu_2473_p3;
wire  signed [23:0] sext_ln73_11_fu_2417_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_fu_1490_p1;
wire   [5:0] tmp_fu_1490_p3;
wire   [5:0] tmp_fu_1490_p5;
wire   [5:0] tmp_fu_1490_p7;
wire   [5:0] tmp_fu_1490_p9;
wire   [5:0] tmp_fu_1490_p11;
wire   [5:0] tmp_fu_1490_p13;
wire   [5:0] tmp_fu_1490_p15;
wire  signed [5:0] tmp_fu_1490_p17;
wire  signed [5:0] tmp_fu_1490_p19;
wire  signed [5:0] tmp_fu_1490_p21;
wire  signed [5:0] tmp_fu_1490_p23;
wire  signed [5:0] tmp_fu_1490_p25;
wire  signed [5:0] tmp_fu_1490_p27;
wire  signed [5:0] tmp_fu_1490_p29;
wire  signed [5:0] tmp_fu_1490_p31;
wire   [5:0] tmp_4_fu_1593_p1;
wire   [5:0] tmp_4_fu_1593_p3;
wire   [5:0] tmp_4_fu_1593_p5;
wire   [5:0] tmp_4_fu_1593_p7;
wire   [5:0] tmp_4_fu_1593_p9;
wire   [5:0] tmp_4_fu_1593_p11;
wire   [5:0] tmp_4_fu_1593_p13;
wire   [5:0] tmp_4_fu_1593_p15;
wire  signed [5:0] tmp_4_fu_1593_p17;
wire  signed [5:0] tmp_4_fu_1593_p19;
wire  signed [5:0] tmp_4_fu_1593_p21;
wire  signed [5:0] tmp_4_fu_1593_p23;
wire  signed [5:0] tmp_4_fu_1593_p25;
wire  signed [5:0] tmp_4_fu_1593_p27;
wire  signed [5:0] tmp_4_fu_1593_p29;
wire  signed [5:0] tmp_4_fu_1593_p31;
wire   [5:0] tmp_8_fu_1696_p1;
wire   [5:0] tmp_8_fu_1696_p3;
wire   [5:0] tmp_8_fu_1696_p5;
wire   [5:0] tmp_8_fu_1696_p7;
wire   [5:0] tmp_8_fu_1696_p9;
wire   [5:0] tmp_8_fu_1696_p11;
wire   [5:0] tmp_8_fu_1696_p13;
wire   [5:0] tmp_8_fu_1696_p15;
wire  signed [5:0] tmp_8_fu_1696_p17;
wire  signed [5:0] tmp_8_fu_1696_p19;
wire  signed [5:0] tmp_8_fu_1696_p21;
wire  signed [5:0] tmp_8_fu_1696_p23;
wire  signed [5:0] tmp_8_fu_1696_p25;
wire  signed [5:0] tmp_8_fu_1696_p27;
wire  signed [5:0] tmp_8_fu_1696_p29;
wire  signed [5:0] tmp_8_fu_1696_p31;
wire   [5:0] tmp_11_fu_1799_p1;
wire   [5:0] tmp_11_fu_1799_p3;
wire   [5:0] tmp_11_fu_1799_p5;
wire   [5:0] tmp_11_fu_1799_p7;
wire   [5:0] tmp_11_fu_1799_p9;
wire   [5:0] tmp_11_fu_1799_p11;
wire   [5:0] tmp_11_fu_1799_p13;
wire   [5:0] tmp_11_fu_1799_p15;
wire  signed [5:0] tmp_11_fu_1799_p17;
wire  signed [5:0] tmp_11_fu_1799_p19;
wire  signed [5:0] tmp_11_fu_1799_p21;
wire  signed [5:0] tmp_11_fu_1799_p23;
wire  signed [5:0] tmp_11_fu_1799_p25;
wire  signed [5:0] tmp_11_fu_1799_p27;
wire  signed [5:0] tmp_11_fu_1799_p29;
wire  signed [5:0] tmp_11_fu_1799_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_358 = 7'd0;
#0 scale_fu_362 = 24'd0;
#0 scale_1_fu_366 = 24'd0;
#0 scale_2_fu_370 = 24'd0;
#0 scale_3_fu_374 = 24'd0;
#0 scale_4_fu_378 = 24'd0;
#0 scale_5_fu_382 = 24'd0;
#0 scale_6_fu_386 = 24'd0;
#0 scale_7_fu_390 = 24'd0;
#0 scale_8_fu_394 = 24'd0;
#0 scale_9_fu_398 = 24'd0;
#0 scale_10_fu_402 = 24'd0;
#0 scale_11_fu_406 = 24'd0;
#0 scale_12_fu_410 = 24'd0;
#0 scale_13_fu_414 = 24'd0;
#0 scale_14_fu_418 = 24'd0;
#0 scale_15_fu_422 = 24'd0;
#0 scale_16_fu_426 = 24'd0;
#0 scale_17_fu_430 = 24'd0;
#0 scale_18_fu_434 = 24'd0;
#0 scale_19_fu_438 = 24'd0;
#0 scale_20_fu_442 = 24'd0;
#0 scale_21_fu_446 = 24'd0;
#0 scale_22_fu_450 = 24'd0;
#0 scale_23_fu_454 = 24'd0;
#0 scale_24_fu_458 = 24'd0;
#0 scale_25_fu_462 = 24'd0;
#0 scale_26_fu_466 = 24'd0;
#0 scale_27_fu_470 = 24'd0;
#0 scale_28_fu_474 = 24'd0;
#0 scale_29_fu_478 = 24'd0;
#0 scale_30_fu_482 = 24'd0;
#0 scale_31_fu_486 = 24'd0;
#0 scale_32_fu_490 = 24'd0;
#0 scale_33_fu_494 = 24'd0;
#0 scale_34_fu_498 = 24'd0;
#0 scale_35_fu_502 = 24'd0;
#0 scale_36_fu_506 = 24'd0;
#0 scale_37_fu_510 = 24'd0;
#0 scale_38_fu_514 = 24'd0;
#0 scale_39_fu_518 = 24'd0;
#0 scale_40_fu_522 = 24'd0;
#0 scale_41_fu_526 = 24'd0;
#0 scale_42_fu_530 = 24'd0;
#0 scale_43_fu_534 = 24'd0;
#0 scale_44_fu_538 = 24'd0;
#0 scale_45_fu_542 = 24'd0;
#0 scale_46_fu_546 = 24'd0;
#0 scale_47_fu_550 = 24'd0;
#0 scale_48_fu_554 = 24'd0;
#0 scale_49_fu_558 = 24'd0;
#0 scale_50_fu_562 = 24'd0;
#0 scale_51_fu_566 = 24'd0;
#0 scale_52_fu_570 = 24'd0;
#0 scale_53_fu_574 = 24'd0;
#0 scale_54_fu_578 = 24'd0;
#0 scale_55_fu_582 = 24'd0;
#0 scale_56_fu_586 = 24'd0;
#0 scale_57_fu_590 = 24'd0;
#0 scale_58_fu_594 = 24'd0;
#0 scale_59_fu_598 = 24'd0;
#0 scale_60_fu_602 = 24'd0;
#0 scale_61_fu_606 = 24'd0;
#0 scale_62_fu_610 = 24'd0;
#0 scale_63_fu_614 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U92(
    .din0(shl_ln_fu_1562_p3),
    .din1(mul_ln73_fu_1450_p1),
    .dout(mul_ln73_fu_1450_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U93(
    .din0(shl_ln73_1_fu_1665_p3),
    .din1(mul_ln73_1_fu_1455_p1),
    .dout(mul_ln73_1_fu_1455_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U94(
    .din0(shl_ln73_2_fu_1768_p3),
    .din1(mul_ln73_2_fu_1460_p1),
    .dout(mul_ln73_2_fu_1460_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U95(
    .din0(shl_ln73_3_fu_1871_p3),
    .din1(mul_ln73_3_fu_1465_p1),
    .dout(mul_ln73_3_fu_1465_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U96(
    .din0(col_sum_load),
    .din1(col_sum_4_load),
    .din2(col_sum_8_load),
    .din3(col_sum_12_load),
    .din4(col_sum_16_load),
    .din5(col_sum_20_load),
    .din6(col_sum_24_load),
    .din7(col_sum_28_load),
    .din8(col_sum_32_load),
    .din9(col_sum_36_load),
    .din10(col_sum_40_load),
    .din11(col_sum_44_load),
    .din12(col_sum_48_load),
    .din13(col_sum_52_load),
    .din14(col_sum_56_load),
    .din15(col_sum_60_load),
    .def(tmp_fu_1490_p33),
    .sel(trunc_ln68_fu_1486_p1),
    .dout(tmp_fu_1490_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U97(
    .din0(col_sum_1_load),
    .din1(col_sum_5_load),
    .din2(col_sum_9_load),
    .din3(col_sum_13_load),
    .din4(col_sum_17_load),
    .din5(col_sum_21_load),
    .din6(col_sum_25_load),
    .din7(col_sum_29_load),
    .din8(col_sum_33_load),
    .din9(col_sum_37_load),
    .din10(col_sum_41_load),
    .din11(col_sum_45_load),
    .din12(col_sum_49_load),
    .din13(col_sum_53_load),
    .din14(col_sum_57_load),
    .din15(col_sum_61_load),
    .def(tmp_4_fu_1593_p33),
    .sel(trunc_ln68_fu_1486_p1),
    .dout(tmp_4_fu_1593_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U98(
    .din0(col_sum_2_load),
    .din1(col_sum_6_load),
    .din2(col_sum_10_load),
    .din3(col_sum_14_load),
    .din4(col_sum_18_load),
    .din5(col_sum_22_load),
    .din6(col_sum_26_load),
    .din7(col_sum_30_load),
    .din8(col_sum_34_load),
    .din9(col_sum_38_load),
    .din10(col_sum_42_load),
    .din11(col_sum_46_load),
    .din12(col_sum_50_load),
    .din13(col_sum_54_load),
    .din14(col_sum_58_load),
    .din15(col_sum_62_load),
    .def(tmp_8_fu_1696_p33),
    .sel(trunc_ln68_fu_1486_p1),
    .dout(tmp_8_fu_1696_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U99(
    .din0(col_sum_3_load),
    .din1(col_sum_7_load),
    .din2(col_sum_11_load),
    .din3(col_sum_15_load),
    .din4(col_sum_19_load),
    .din5(col_sum_23_load),
    .din6(col_sum_27_load),
    .din7(col_sum_31_load),
    .din8(col_sum_35_load),
    .din9(col_sum_39_load),
    .din10(col_sum_43_load),
    .din11(col_sum_47_load),
    .din12(col_sum_51_load),
    .din13(col_sum_55_load),
    .din14(col_sum_59_load),
    .din15(col_sum_63_load),
    .def(tmp_11_fu_1799_p33),
    .sel(trunc_ln68_fu_1486_p1),
    .dout(tmp_11_fu_1799_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_35_fu_1478_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_358 <= add_ln68_fu_1936_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_358 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln73_1_reg_3486 <= mul_ln73_1_fu_1455_p2;
        mul_ln73_2_reg_3503 <= mul_ln73_2_fu_1460_p2;
        mul_ln73_3_reg_3520 <= mul_ln73_3_fu_1465_p2;
        mul_ln73_reg_3469 <= mul_ln73_fu_1450_p2;
        tmp_36_reg_3475 <= tmp_fu_1490_p35[32'd23];
        tmp_40_reg_3492 <= tmp_4_fu_1593_p35[32'd23];
        tmp_44_reg_3509 <= tmp_8_fu_1696_p35[32'd23];
        tmp_48_reg_3526 <= tmp_11_fu_1799_p35[32'd23];
        tmp_77_cast1_reg_3481 <= {{mul_ln73_fu_1450_p2[80:63]}};
        tmp_79_cast2_reg_3498 <= {{mul_ln73_1_fu_1455_p2[80:63]}};
        tmp_81_cast3_reg_3515 <= {{mul_ln73_2_fu_1460_p2[80:63]}};
        tmp_83_cast4_reg_3532 <= {{mul_ln73_3_fu_1465_p2[80:63]}};
        trunc_ln68_reg_3465 <= trunc_ln68_fu_1486_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_fu_402 <= scale_66_fu_2350_p3;
        scale_11_fu_406 <= scale_67_fu_2487_p3;
        scale_8_fu_394 <= scale_64_fu_2076_p3;
        scale_9_fu_398 <= scale_65_fu_2213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_fu_410 <= scale_64_fu_2076_p3;
        scale_13_fu_414 <= scale_65_fu_2213_p3;
        scale_14_fu_418 <= scale_66_fu_2350_p3;
        scale_15_fu_422 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_fu_426 <= scale_64_fu_2076_p3;
        scale_17_fu_430 <= scale_65_fu_2213_p3;
        scale_18_fu_434 <= scale_66_fu_2350_p3;
        scale_19_fu_438 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_fu_366 <= scale_65_fu_2213_p3;
        scale_2_fu_370 <= scale_66_fu_2350_p3;
        scale_3_fu_374 <= scale_67_fu_2487_p3;
        scale_fu_362 <= scale_64_fu_2076_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_fu_442 <= scale_64_fu_2076_p3;
        scale_21_fu_446 <= scale_65_fu_2213_p3;
        scale_22_fu_450 <= scale_66_fu_2350_p3;
        scale_23_fu_454 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_fu_458 <= scale_64_fu_2076_p3;
        scale_25_fu_462 <= scale_65_fu_2213_p3;
        scale_26_fu_466 <= scale_66_fu_2350_p3;
        scale_27_fu_470 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_fu_474 <= scale_64_fu_2076_p3;
        scale_29_fu_478 <= scale_65_fu_2213_p3;
        scale_30_fu_482 <= scale_66_fu_2350_p3;
        scale_31_fu_486 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_fu_490 <= scale_64_fu_2076_p3;
        scale_33_fu_494 <= scale_65_fu_2213_p3;
        scale_34_fu_498 <= scale_66_fu_2350_p3;
        scale_35_fu_502 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_fu_506 <= scale_64_fu_2076_p3;
        scale_37_fu_510 <= scale_65_fu_2213_p3;
        scale_38_fu_514 <= scale_66_fu_2350_p3;
        scale_39_fu_518 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_fu_522 <= scale_64_fu_2076_p3;
        scale_41_fu_526 <= scale_65_fu_2213_p3;
        scale_42_fu_530 <= scale_66_fu_2350_p3;
        scale_43_fu_534 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd44) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_fu_538 <= scale_64_fu_2076_p3;
        scale_45_fu_542 <= scale_65_fu_2213_p3;
        scale_46_fu_546 <= scale_66_fu_2350_p3;
        scale_47_fu_550 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd48) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_fu_554 <= scale_64_fu_2076_p3;
        scale_49_fu_558 <= scale_65_fu_2213_p3;
        scale_50_fu_562 <= scale_66_fu_2350_p3;
        scale_51_fu_566 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_fu_378 <= scale_64_fu_2076_p3;
        scale_5_fu_382 <= scale_65_fu_2213_p3;
        scale_6_fu_386 <= scale_66_fu_2350_p3;
        scale_7_fu_390 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd52) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_fu_570 <= scale_64_fu_2076_p3;
        scale_53_fu_574 <= scale_65_fu_2213_p3;
        scale_54_fu_578 <= scale_66_fu_2350_p3;
        scale_55_fu_582 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln68_reg_3465 == 6'd56) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_fu_586 <= scale_64_fu_2076_p3;
        scale_57_fu_590 <= scale_65_fu_2213_p3;
        scale_58_fu_594 <= scale_66_fu_2350_p3;
        scale_59_fu_598 <= scale_67_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln68_reg_3465 == 6'd56) & ~(trunc_ln68_reg_3465 == 6'd52) & ~(trunc_ln68_reg_3465 == 6'd48) & ~(trunc_ln68_reg_3465 == 6'd44) & ~(trunc_ln68_reg_3465 == 6'd40) & ~(trunc_ln68_reg_3465 == 6'd36) & ~(trunc_ln68_reg_3465 == 6'd32) & ~(trunc_ln68_reg_3465 == 6'd28) & ~(trunc_ln68_reg_3465 == 6'd24) & ~(trunc_ln68_reg_3465 == 6'd20) & ~(trunc_ln68_reg_3465 == 6'd16) & ~(trunc_ln68_reg_3465 == 6'd12) & ~(trunc_ln68_reg_3465 == 6'd8) & ~(trunc_ln68_reg_3465 == 6'd4) & ~(trunc_ln68_reg_3465 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_fu_602 <= scale_64_fu_2076_p3;
        scale_61_fu_606 <= scale_65_fu_2213_p3;
        scale_62_fu_610 <= scale_66_fu_2350_p3;
        scale_63_fu_614 <= scale_67_fu_2487_p3;
    end
end

always @ (*) begin
    if (((tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_358;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_out_ap_vld = 1'b1;
    end else begin
        scale_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_11_out_ap_vld = 1'b1;
    end else begin
        scale_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_out_ap_vld = 1'b1;
    end else begin
        scale_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_13_out_ap_vld = 1'b1;
    end else begin
        scale_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_14_out_ap_vld = 1'b1;
    end else begin
        scale_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_15_out_ap_vld = 1'b1;
    end else begin
        scale_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_out_ap_vld = 1'b1;
    end else begin
        scale_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_17_out_ap_vld = 1'b1;
    end else begin
        scale_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_18_out_ap_vld = 1'b1;
    end else begin
        scale_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_19_out_ap_vld = 1'b1;
    end else begin
        scale_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_out_ap_vld = 1'b1;
    end else begin
        scale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_out_ap_vld = 1'b1;
    end else begin
        scale_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_21_out_ap_vld = 1'b1;
    end else begin
        scale_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_22_out_ap_vld = 1'b1;
    end else begin
        scale_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_23_out_ap_vld = 1'b1;
    end else begin
        scale_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_out_ap_vld = 1'b1;
    end else begin
        scale_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_25_out_ap_vld = 1'b1;
    end else begin
        scale_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_26_out_ap_vld = 1'b1;
    end else begin
        scale_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_27_out_ap_vld = 1'b1;
    end else begin
        scale_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_out_ap_vld = 1'b1;
    end else begin
        scale_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_29_out_ap_vld = 1'b1;
    end else begin
        scale_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_out_ap_vld = 1'b1;
    end else begin
        scale_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_30_out_ap_vld = 1'b1;
    end else begin
        scale_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_31_out_ap_vld = 1'b1;
    end else begin
        scale_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_out_ap_vld = 1'b1;
    end else begin
        scale_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_33_out_ap_vld = 1'b1;
    end else begin
        scale_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_34_out_ap_vld = 1'b1;
    end else begin
        scale_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_35_out_ap_vld = 1'b1;
    end else begin
        scale_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_out_ap_vld = 1'b1;
    end else begin
        scale_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_37_out_ap_vld = 1'b1;
    end else begin
        scale_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_38_out_ap_vld = 1'b1;
    end else begin
        scale_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_39_out_ap_vld = 1'b1;
    end else begin
        scale_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_3_out_ap_vld = 1'b1;
    end else begin
        scale_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_out_ap_vld = 1'b1;
    end else begin
        scale_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_41_out_ap_vld = 1'b1;
    end else begin
        scale_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_42_out_ap_vld = 1'b1;
    end else begin
        scale_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_43_out_ap_vld = 1'b1;
    end else begin
        scale_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_out_ap_vld = 1'b1;
    end else begin
        scale_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_45_out_ap_vld = 1'b1;
    end else begin
        scale_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_46_out_ap_vld = 1'b1;
    end else begin
        scale_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_47_out_ap_vld = 1'b1;
    end else begin
        scale_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_out_ap_vld = 1'b1;
    end else begin
        scale_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_49_out_ap_vld = 1'b1;
    end else begin
        scale_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_out_ap_vld = 1'b1;
    end else begin
        scale_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_50_out_ap_vld = 1'b1;
    end else begin
        scale_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_51_out_ap_vld = 1'b1;
    end else begin
        scale_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_out_ap_vld = 1'b1;
    end else begin
        scale_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_53_out_ap_vld = 1'b1;
    end else begin
        scale_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_54_out_ap_vld = 1'b1;
    end else begin
        scale_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_55_out_ap_vld = 1'b1;
    end else begin
        scale_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_out_ap_vld = 1'b1;
    end else begin
        scale_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_57_out_ap_vld = 1'b1;
    end else begin
        scale_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_58_out_ap_vld = 1'b1;
    end else begin
        scale_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_59_out_ap_vld = 1'b1;
    end else begin
        scale_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_5_out_ap_vld = 1'b1;
    end else begin
        scale_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_out_ap_vld = 1'b1;
    end else begin
        scale_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_61_out_ap_vld = 1'b1;
    end else begin
        scale_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_62_out_ap_vld = 1'b1;
    end else begin
        scale_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_63_out_ap_vld = 1'b1;
    end else begin
        scale_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_6_out_ap_vld = 1'b1;
    end else begin
        scale_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_7_out_ap_vld = 1'b1;
    end else begin
        scale_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_8_out_ap_vld = 1'b1;
    end else begin
        scale_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_9_out_ap_vld = 1'b1;
    end else begin
        scale_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_35_fu_1478_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_out_ap_vld = 1'b1;
    end else begin
        scale_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln68_fu_1936_p2 = (ap_sig_allocacmp_jb + 7'd4);

assign and_ln73_10_fu_2318_p2 = (tmp_47_fu_2292_p3 & tmp_46_fu_2284_p3);

assign and_ln73_11_fu_2455_p2 = (tmp_51_fu_2429_p3 & tmp_50_fu_2421_p3);

assign and_ln73_1_fu_2056_p2 = (xor_ln73_1_fu_2050_p2 & tmp_37_fu_1998_p3);

assign and_ln73_2_fu_2175_p2 = (xor_ln73_2_fu_2169_p2 & or_ln73_2_fu_2163_p2);

assign and_ln73_3_fu_2193_p2 = (xor_ln73_3_fu_2187_p2 & tmp_41_fu_2135_p3);

assign and_ln73_4_fu_2312_p2 = (xor_ln73_4_fu_2306_p2 & or_ln73_4_fu_2300_p2);

assign and_ln73_5_fu_2330_p2 = (xor_ln73_5_fu_2324_p2 & tmp_45_fu_2272_p3);

assign and_ln73_6_fu_2449_p2 = (xor_ln73_6_fu_2443_p2 & or_ln73_6_fu_2437_p2);

assign and_ln73_7_fu_2467_p2 = (xor_ln73_7_fu_2461_p2 & tmp_49_fu_2409_p3);

assign and_ln73_8_fu_2044_p2 = (tmp_39_fu_2018_p3 & tmp_38_fu_2010_p3);

assign and_ln73_9_fu_2181_p2 = (tmp_43_fu_2155_p3 & tmp_42_fu_2147_p3);

assign and_ln73_fu_2038_p2 = (xor_ln73_fu_2032_p2 & or_ln73_fu_2026_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign mul_ln73_1_fu_1455_p1 = 81'd1099511758849;

assign mul_ln73_2_fu_1460_p1 = 81'd1099511758849;

assign mul_ln73_3_fu_1465_p1 = 81'd1099511758849;

assign mul_ln73_fu_1450_p1 = 81'd1099511758849;

assign or_ln73_1_fu_2070_p2 = (and_ln73_fu_2038_p2 | and_ln73_1_fu_2056_p2);

assign or_ln73_2_fu_2163_p2 = (tmp_43_fu_2155_p3 | tmp_42_fu_2147_p3);

assign or_ln73_3_fu_2207_p2 = (and_ln73_3_fu_2193_p2 | and_ln73_2_fu_2175_p2);

assign or_ln73_4_fu_2300_p2 = (tmp_47_fu_2292_p3 | tmp_46_fu_2284_p3);

assign or_ln73_5_fu_2344_p2 = (and_ln73_5_fu_2330_p2 | and_ln73_4_fu_2312_p2);

assign or_ln73_6_fu_2437_p2 = (tmp_51_fu_2429_p3 | tmp_50_fu_2421_p3);

assign or_ln73_7_fu_2481_p2 = (and_ln73_7_fu_2467_p2 | and_ln73_6_fu_2449_p2);

assign or_ln73_fu_2026_p2 = (tmp_39_fu_2018_p3 | tmp_38_fu_2010_p3);

assign scale_10_out = scale_10_fu_402;

assign scale_11_out = scale_11_fu_406;

assign scale_12_out = scale_12_fu_410;

assign scale_13_out = scale_13_fu_414;

assign scale_14_out = scale_14_fu_418;

assign scale_15_out = scale_15_fu_422;

assign scale_16_out = scale_16_fu_426;

assign scale_17_out = scale_17_fu_430;

assign scale_18_out = scale_18_fu_434;

assign scale_19_out = scale_19_fu_438;

assign scale_1_out = scale_1_fu_366;

assign scale_20_out = scale_20_fu_442;

assign scale_21_out = scale_21_fu_446;

assign scale_22_out = scale_22_fu_450;

assign scale_23_out = scale_23_fu_454;

assign scale_24_out = scale_24_fu_458;

assign scale_25_out = scale_25_fu_462;

assign scale_26_out = scale_26_fu_466;

assign scale_27_out = scale_27_fu_470;

assign scale_28_out = scale_28_fu_474;

assign scale_29_out = scale_29_fu_478;

assign scale_2_out = scale_2_fu_370;

assign scale_30_out = scale_30_fu_482;

assign scale_31_out = scale_31_fu_486;

assign scale_32_out = scale_32_fu_490;

assign scale_33_out = scale_33_fu_494;

assign scale_34_out = scale_34_fu_498;

assign scale_35_out = scale_35_fu_502;

assign scale_36_out = scale_36_fu_506;

assign scale_37_out = scale_37_fu_510;

assign scale_38_out = scale_38_fu_514;

assign scale_39_out = scale_39_fu_518;

assign scale_3_out = scale_3_fu_374;

assign scale_40_out = scale_40_fu_522;

assign scale_41_out = scale_41_fu_526;

assign scale_42_out = scale_42_fu_530;

assign scale_43_out = scale_43_fu_534;

assign scale_44_out = scale_44_fu_538;

assign scale_45_out = scale_45_fu_542;

assign scale_46_out = scale_46_fu_546;

assign scale_47_out = scale_47_fu_550;

assign scale_48_out = scale_48_fu_554;

assign scale_49_out = scale_49_fu_558;

assign scale_4_out = scale_4_fu_378;

assign scale_50_out = scale_50_fu_562;

assign scale_51_out = scale_51_fu_566;

assign scale_52_out = scale_52_fu_570;

assign scale_53_out = scale_53_fu_574;

assign scale_54_out = scale_54_fu_578;

assign scale_55_out = scale_55_fu_582;

assign scale_56_out = scale_56_fu_586;

assign scale_57_out = scale_57_fu_590;

assign scale_58_out = scale_58_fu_594;

assign scale_59_out = scale_59_fu_598;

assign scale_5_out = scale_5_fu_382;

assign scale_60_out = scale_60_fu_602;

assign scale_61_out = scale_61_fu_606;

assign scale_62_out = scale_62_fu_610;

assign scale_63_out = scale_63_fu_614;

assign scale_64_fu_2076_p3 = ((or_ln73_1_fu_2070_p2[0:0] == 1'b1) ? select_ln73_fu_2062_p3 : sext_ln73_2_fu_2006_p1);

assign scale_65_fu_2213_p3 = ((or_ln73_3_fu_2207_p2[0:0] == 1'b1) ? select_ln73_2_fu_2199_p3 : sext_ln73_5_fu_2143_p1);

assign scale_66_fu_2350_p3 = ((or_ln73_5_fu_2344_p2[0:0] == 1'b1) ? select_ln73_4_fu_2336_p3 : sext_ln73_8_fu_2280_p1);

assign scale_67_fu_2487_p3 = ((or_ln73_7_fu_2481_p2[0:0] == 1'b1) ? select_ln73_6_fu_2473_p3 : sext_ln73_11_fu_2417_p1);

assign scale_6_out = scale_6_fu_386;

assign scale_7_out = scale_7_fu_390;

assign scale_8_out = scale_8_fu_394;

assign scale_9_out = scale_9_fu_398;

assign scale_out = scale_fu_362;

assign select_ln73_10_fu_2245_p3 = ((tmp_44_reg_3509[0:0] == 1'b1) ? tmp_80_cast_fu_2226_p4 : tmp_81_cast_fu_2236_p4);

assign select_ln73_11_fu_2262_p3 = ((tmp_44_reg_3509[0:0] == 1'b1) ? sub_ln73_5_fu_2256_p2 : tmp_81_cast3_reg_3515);

assign select_ln73_13_fu_2382_p3 = ((tmp_48_reg_3526[0:0] == 1'b1) ? tmp_82_cast_fu_2363_p4 : tmp_83_cast_fu_2373_p4);

assign select_ln73_14_fu_2399_p3 = ((tmp_48_reg_3526[0:0] == 1'b1) ? sub_ln73_7_fu_2393_p2 : tmp_83_cast4_reg_3532);

assign select_ln73_1_fu_1971_p3 = ((tmp_36_reg_3475[0:0] == 1'b1) ? tmp_76_cast_fu_1952_p4 : tmp_77_cast_fu_1962_p4);

assign select_ln73_2_fu_2199_p3 = ((and_ln73_2_fu_2175_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln73_3_fu_1988_p3 = ((tmp_36_reg_3475[0:0] == 1'b1) ? sub_ln73_1_fu_1982_p2 : tmp_77_cast1_reg_3481);

assign select_ln73_4_fu_2336_p3 = ((and_ln73_4_fu_2312_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln73_6_fu_2473_p3 = ((and_ln73_6_fu_2449_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln73_7_fu_2108_p3 = ((tmp_40_reg_3492[0:0] == 1'b1) ? tmp_78_cast_fu_2089_p4 : tmp_79_cast_fu_2099_p4);

assign select_ln73_8_fu_2125_p3 = ((tmp_40_reg_3492[0:0] == 1'b1) ? sub_ln73_3_fu_2119_p2 : tmp_79_cast2_reg_3498);

assign select_ln73_fu_2062_p3 = ((and_ln73_fu_2038_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln73_10_fu_2405_p1 = select_ln73_14_fu_2399_p3;

assign sext_ln73_11_fu_2417_p1 = select_ln73_14_fu_2399_p3;

assign sext_ln73_1_fu_1994_p1 = select_ln73_3_fu_1988_p3;

assign sext_ln73_2_fu_2006_p1 = select_ln73_3_fu_1988_p3;

assign sext_ln73_4_fu_2131_p1 = select_ln73_8_fu_2125_p3;

assign sext_ln73_5_fu_2143_p1 = select_ln73_8_fu_2125_p3;

assign sext_ln73_7_fu_2268_p1 = select_ln73_11_fu_2262_p3;

assign sext_ln73_8_fu_2280_p1 = select_ln73_11_fu_2262_p3;

assign shl_ln73_1_fu_1665_p3 = {{tmp_4_fu_1593_p35}, {16'd0}};

assign shl_ln73_2_fu_1768_p3 = {{tmp_8_fu_1696_p35}, {16'd0}};

assign shl_ln73_3_fu_1871_p3 = {{tmp_11_fu_1799_p35}, {16'd0}};

assign shl_ln_fu_1562_p3 = {{tmp_fu_1490_p35}, {16'd0}};

assign sub_ln73_1_fu_1982_p2 = (18'd0 - zext_ln73_fu_1978_p1);

assign sub_ln73_2_fu_2084_p2 = (81'd0 - mul_ln73_1_reg_3486);

assign sub_ln73_3_fu_2119_p2 = (18'd0 - zext_ln73_1_fu_2115_p1);

assign sub_ln73_4_fu_2221_p2 = (81'd0 - mul_ln73_2_reg_3503);

assign sub_ln73_5_fu_2256_p2 = (18'd0 - zext_ln73_2_fu_2252_p1);

assign sub_ln73_6_fu_2358_p2 = (81'd0 - mul_ln73_3_reg_3520);

assign sub_ln73_7_fu_2393_p2 = (18'd0 - zext_ln73_3_fu_2389_p1);

assign sub_ln73_fu_1947_p2 = (81'd0 - mul_ln73_reg_3469);

assign tmp_11_fu_1799_p33 = 'bx;

assign tmp_35_fu_1478_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_37_fu_1998_p3 = sext_ln73_1_fu_1994_p1[32'd39];

assign tmp_38_fu_2010_p3 = sext_ln73_1_fu_1994_p1[32'd23];

assign tmp_39_fu_2018_p3 = select_ln73_3_fu_1988_p3[32'd17];

assign tmp_41_fu_2135_p3 = sext_ln73_4_fu_2131_p1[32'd39];

assign tmp_42_fu_2147_p3 = sext_ln73_4_fu_2131_p1[32'd23];

assign tmp_43_fu_2155_p3 = select_ln73_8_fu_2125_p3[32'd17];

assign tmp_45_fu_2272_p3 = sext_ln73_7_fu_2268_p1[32'd39];

assign tmp_46_fu_2284_p3 = sext_ln73_7_fu_2268_p1[32'd23];

assign tmp_47_fu_2292_p3 = select_ln73_11_fu_2262_p3[32'd17];

assign tmp_49_fu_2409_p3 = sext_ln73_10_fu_2405_p1[32'd39];

assign tmp_4_fu_1593_p33 = 'bx;

assign tmp_50_fu_2421_p3 = sext_ln73_10_fu_2405_p1[32'd23];

assign tmp_51_fu_2429_p3 = select_ln73_14_fu_2399_p3[32'd17];

assign tmp_76_cast_fu_1952_p4 = {{sub_ln73_fu_1947_p2[79:63]}};

assign tmp_77_cast_fu_1962_p4 = {{mul_ln73_reg_3469[79:63]}};

assign tmp_78_cast_fu_2089_p4 = {{sub_ln73_2_fu_2084_p2[79:63]}};

assign tmp_79_cast_fu_2099_p4 = {{mul_ln73_1_reg_3486[79:63]}};

assign tmp_80_cast_fu_2226_p4 = {{sub_ln73_4_fu_2221_p2[79:63]}};

assign tmp_81_cast_fu_2236_p4 = {{mul_ln73_2_reg_3503[79:63]}};

assign tmp_82_cast_fu_2363_p4 = {{sub_ln73_6_fu_2358_p2[79:63]}};

assign tmp_83_cast_fu_2373_p4 = {{mul_ln73_3_reg_3520[79:63]}};

assign tmp_8_fu_1696_p33 = 'bx;

assign tmp_fu_1490_p33 = 'bx;

assign trunc_ln68_fu_1486_p1 = ap_sig_allocacmp_jb[5:0];

assign xor_ln73_1_fu_2050_p2 = (1'd1 ^ and_ln73_8_fu_2044_p2);

assign xor_ln73_2_fu_2169_p2 = (tmp_41_fu_2135_p3 ^ 1'd1);

assign xor_ln73_3_fu_2187_p2 = (1'd1 ^ and_ln73_9_fu_2181_p2);

assign xor_ln73_4_fu_2306_p2 = (tmp_45_fu_2272_p3 ^ 1'd1);

assign xor_ln73_5_fu_2324_p2 = (1'd1 ^ and_ln73_10_fu_2318_p2);

assign xor_ln73_6_fu_2443_p2 = (tmp_49_fu_2409_p3 ^ 1'd1);

assign xor_ln73_7_fu_2461_p2 = (1'd1 ^ and_ln73_11_fu_2455_p2);

assign xor_ln73_fu_2032_p2 = (tmp_37_fu_1998_p3 ^ 1'd1);

assign zext_ln73_1_fu_2115_p1 = select_ln73_7_fu_2108_p3;

assign zext_ln73_2_fu_2252_p1 = select_ln73_10_fu_2245_p3;

assign zext_ln73_3_fu_2389_p1 = select_ln73_13_fu_2382_p3;

assign zext_ln73_fu_1978_p1 = select_ln73_1_fu_1971_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_68_6
