Analysis & Synthesis report for LiveDesign
Tue Feb 14 17:44:57 2006
Version 4.2 Build 156 11/29/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (Restructuring Performed)
  5. WYSIWYG Cells
  6. General Register Statistics
  7. State Machine - |LiveDesign|SlowClock:inst3|seqdebounce:inst3|ss
  8. Hierarchy
  9. Analysis & Synthesis Resource Utilization by Entity
 10. Analysis & Synthesis Equations
 11. Analysis & Synthesis Source Files Read
 12. Analysis & Synthesis Resource Usage Summary
 13. Analysis & Synthesis RAM Summary
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Feb 14 17:44:57 2006   ;
; Quartus II Version          ; 4.2 Build 156 11/29/2004 SJ Web Edition ;
; Revision Name               ; LiveDesign                              ;
; Top-level Entity Name       ; LiveDesign                              ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; 109                                     ;
; Total pins                  ; 63                                      ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 544                                     ;
; Total PLLs                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP1C12F324C8 ;               ;
; Family name                                                        ; Cyclone      ; Stratix       ;
; State Machine Processing                                           ; User-Encoded ; Auto          ;
; Use smart compilation                                              ; Normal       ; Normal        ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; Top-level entity name                                              ; LiveDesign   ; LiveDesign    ;
; Extract Verilog State Machines                                     ; On           ; On            ;
; Extract VHDL State Machines                                        ; On           ; On            ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone                                  ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
; Enable M512 Memory Blocks                                          ; On           ; On            ;
+--------------------------------------------------------------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LiveDesign|UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result37w~2               ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LiveDesign|lpm_mux2:inst7|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~2                           ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LiveDesign|lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result49w~2                          ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LiveDesign|UC127B:inst|ProgCnt:inst2|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_8fc:auto_generated|w_result11w~2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 32    ;
; Number of synthesis-generated cells                    ; 77    ;
; Number of WYSIWYG LUTs                                 ; 32    ;
; Number of synthesis-generated LUTs                     ; 67    ;
; Number of WYSIWYG registers                            ; 26    ;
; Number of synthesis-generated registers                ; 15    ;
; Number of cells with combinational logic only          ; 68    ;
; Number of cells with registers only                    ; 10    ;
; Number of cells with combinational logic and registers ; 31    ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; State Machine - |LiveDesign|SlowClock:inst3|seqdebounce:inst3|ss ;
+-------+----------+-----------------------------------------------+
; Name  ; stateout ; statecnt                                      ;
+-------+----------+-----------------------------------------------+
; low   ; 0        ; 1                                             ;
; highw ; 1        ; 0                                             ;
; high  ; 1        ; 1                                             ;
; loww  ; 0        ; 0                                             ;
+-------+----------+-----------------------------------------------+


+-----------+
; Hierarchy ;
+-----------+
LiveDesign
 |-- UC127B:inst
      |-- apu:inst
           |-- lmp_xor:inst
                |-- lpm_xor:lpm_xor_component
           |-- lpm_or1:inst1
                |-- lpm_or:lpm_or_component
           |-- lpm_and1:inst2
                |-- lpm_and:lpm_and_component
           |-- lpm_add1:inst3
                |-- lpm_add_sub:lpm_add_sub_component
                     |-- addcore:adder
                          |-- a_csnbuffer:cout_node
                          |-- a_csnbuffer:oflow_node
                          |-- a_csnbuffer:result_node
                     |-- altshift:carry_ext_latency_ffs
                     |-- altshift:oflow_ext_latency_ffs
                     |-- altshift:result_ext_latency_ffs
           |-- lpm_mux1:inst4
                |-- lpm_mux:lpm_mux_component
                     |-- mux_9fc:auto_generated
           |-- lpm_ffe1:inst5
                |-- lpm_ff:lpm_ff_component
           |-- lpm_or2:inst8
                |-- lpm_or:lpm_or_component
      |-- lpm_mux2:inst1
           |-- lpm_mux:lpm_mux_component
                |-- mux_6fc:auto_generated
      |-- ProgCnt:inst2
           |-- lpm_ff3:inst3
                |-- lpm_ff:lpm_ff_component
           |-- lpm_add2:inst4
                |-- lpm_add_sub:lpm_add_sub_component
                     |-- addcore:adder
                          |-- a_csnbuffer:cout_node
                          |-- a_csnbuffer:oflow_node
                          |-- a_csnbuffer:result_node
                     |-- altshift:carry_ext_latency_ffs
                     |-- altshift:oflow_ext_latency_ffs
                     |-- altshift:result_ext_latency_ffs
           |-- lpm_mux3:inst5
                |-- lpm_mux:lpm_mux_component
                     |-- mux_8fc:auto_generated
           |-- lpm_con1:inst6
                |-- lpm_constant:lpm_constant_component
           |-- lpm_con2:inst7
                |-- lpm_constant:lpm_constant_component
           |-- lpm_mux3:inst8
                |-- lpm_mux:lpm_mux_component
                     |-- mux_8fc:auto_generated
      |-- lpm_dec1:inst9
           |-- lpm_decode:lpm_decode_component
                |-- decode_b2b:auto_generated
      |-- lpm_dec2:inst10
           |-- lpm_decode:lpm_decode_component
                |-- decode_m0b:auto_generated
 |-- lpm_rom1:inst1
      |-- altsyncram:altsyncram_component
           |-- altsyncram_vmq:auto_generated
 |-- lpm_ram1:inst2
      |-- altsyncram:altsyncram_component
           |-- altsyncram_tmu:auto_generated
 |-- SlowClock:inst3
      |-- lpm_cn1:inst
           |-- lpm_counter:lpm_counter_component
                |-- cntr_9r7:auto_generated
      |-- seqdebounce:inst3
      |-- inhb:inst6
 |-- 7segment:inst4
 |-- inhb:inst5
 |-- lpm_dec3:inst6
      |-- lpm_decode:lpm_decode_component
           |-- decode_b2b:auto_generated
 |-- lpm_mux2:inst7
      |-- lpm_mux:lpm_mux_component
           |-- mux_6fc:auto_generated
 |-- lpm_ff2:inst8
      |-- lpm_ff:lpm_ff_component
 |-- 7segment:inst9
 |-- 7segment:inst10
 |-- 7segment:inst12
 |-- 7segment:inst14
 |-- 7segment:inst16
 |-- lpm_mux2:inst23
      |-- lpm_mux:lpm_mux_component
           |-- mux_6fc:auto_generated


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                      ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                     ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; |LiveDesign                                     ; 109 (1)     ; 41           ; 544         ; 63   ; 0            ; 68 (1)       ; 10 (0)            ; 31 (0)           ; 32 (0)          ; |LiveDesign                                                                                                             ;
;    |7segment:inst10|                            ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|7segment:inst10                                                                                             ;
;    |7segment:inst12|                            ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|7segment:inst12                                                                                             ;
;    |7segment:inst16|                            ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|7segment:inst16                                                                                             ;
;    |7segment:inst4|                             ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|7segment:inst4                                                                                              ;
;    |7segment:inst9|                             ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|7segment:inst9                                                                                              ;
;    |SlowClock:inst3|                            ; 26 (3)      ; 25           ; 0           ; 0    ; 0            ; 1 (0)        ; 1 (1)             ; 24 (2)           ; 21 (0)          ; |LiveDesign|SlowClock:inst3                                                                                             ;
;       |lpm_cn1:inst|                            ; 21 (0)      ; 20           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 20 (0)           ; 21 (0)          ; |LiveDesign|SlowClock:inst3|lpm_cn1:inst                                                                                ;
;          |lpm_counter:lpm_counter_component|    ; 21 (0)      ; 20           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 20 (0)           ; 21 (0)          ; |LiveDesign|SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component                                              ;
;             |cntr_9r7:auto_generated|           ; 21 (21)     ; 20           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 20 (20)          ; 21 (21)         ; |LiveDesign|SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated                      ;
;       |seqdebounce:inst3|                       ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; |LiveDesign|SlowClock:inst3|seqdebounce:inst3                                                                           ;
;    |UC127B:inst|                                ; 37 (2)      ; 12           ; 0           ; 0    ; 0            ; 25 (2)       ; 5 (0)             ; 7 (0)            ; 11 (0)          ; |LiveDesign|UC127B:inst                                                                                                 ;
;       |ProgCnt:inst2|                           ; 6 (0)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |LiveDesign|UC127B:inst|ProgCnt:inst2                                                                                   ;
;          |lpm_ff3:inst3|                        ; 6 (0)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |LiveDesign|UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3                                                                     ;
;             |lpm_ff:lpm_ff_component|           ; 6 (6)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |LiveDesign|UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component                                             ;
;       |apu:inst|                                ; 19 (2)      ; 6            ; 0           ; 0    ; 0            ; 13 (0)       ; 5 (1)             ; 1 (1)            ; 5 (0)           ; |LiveDesign|UC127B:inst|apu:inst                                                                                        ;
;          |lpm_add1:inst3|                       ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_add1:inst3                                                                         ;
;             |lpm_add_sub:lpm_add_sub_component| ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_add1:inst3|lpm_add_sub:lpm_add_sub_component                                       ;
;                |addcore:adder|                  ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_add1:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                   |a_csnbuffer:result_node|     ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_add1:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;          |lpm_ffe1:inst5|                       ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_ffe1:inst5                                                                         ;
;             |lpm_ff:lpm_ff_component|           ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component                                                 ;
;          |lpm_mux1:inst4|                       ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_mux1:inst4                                                                         ;
;             |lpm_mux:lpm_mux_component|         ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_mux1:inst4|lpm_mux:lpm_mux_component                                               ;
;                |mux_9fc:auto_generated|         ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|apu:inst|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_9fc:auto_generated                        ;
;       |lpm_dec1:inst9|                          ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec1:inst9                                                                                  ;
;          |lpm_decode:lpm_decode_component|      ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec1:inst9|lpm_decode:lpm_decode_component                                                  ;
;             |decode_b2b:auto_generated|         ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec1:inst9|lpm_decode:lpm_decode_component|decode_b2b:auto_generated                        ;
;       |lpm_dec2:inst10|                         ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec2:inst10                                                                                 ;
;          |lpm_decode:lpm_decode_component|      ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec2:inst10|lpm_decode:lpm_decode_component                                                 ;
;             |decode_m0b:auto_generated|         ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_dec2:inst10|lpm_decode:lpm_decode_component|decode_m0b:auto_generated                       ;
;       |lpm_mux2:inst1|                          ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_mux2:inst1                                                                                  ;
;          |lpm_mux:lpm_mux_component|            ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component                                                        ;
;             |mux_6fc:auto_generated|            ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated                                 ;
;    |inhb:inst5|                                 ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|inhb:inst5                                                                                                  ;
;    |lpm_dec3:inst6|                             ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_dec3:inst6                                                                                              ;
;       |lpm_decode:lpm_decode_component|         ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_dec3:inst6|lpm_decode:lpm_decode_component                                                              ;
;          |decode_b2b:auto_generated|            ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_dec3:inst6|lpm_decode:lpm_decode_component|decode_b2b:auto_generated                                    ;
;    |lpm_ff2:inst8|                              ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_ff2:inst8                                                                                               ;
;       |lpm_ff:lpm_ff_component|                 ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_ff2:inst8|lpm_ff:lpm_ff_component                                                                       ;
;    |lpm_mux2:inst23|                            ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_mux2:inst23                                                                                             ;
;       |lpm_mux:lpm_mux_component|               ; 8 (0)       ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_mux2:inst23|lpm_mux:lpm_mux_component                                                                   ;
;          |mux_6fc:auto_generated|               ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated                                            ;
;    |lpm_ram1:inst2|                             ; 0 (0)       ; 0            ; 32          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_ram1:inst2                                                                                              ;
;       |altsyncram:altsyncram_component|         ; 0 (0)       ; 0            ; 32          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_ram1:inst2|altsyncram:altsyncram_component                                                              ;
;          |altsyncram_tmu:auto_generated|        ; 0 (0)       ; 0            ; 32          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated                                ;
;    |lpm_rom1:inst1|                             ; 0 (0)       ; 0            ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_rom1:inst1                                                                                              ;
;       |altsyncram:altsyncram_component|         ; 0 (0)       ; 0            ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_rom1:inst1|altsyncram:altsyncram_component                                                              ;
;          |altsyncram_vmq:auto_generated|        ; 0 (0)       ; 0            ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LiveDesign|lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated                                ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/quartus2we/Class127B/LabSolutions/Lab10/LiveDesign.map.eqn.


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                   ;
+----------------------------------+-----------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path                                        ;
+----------------------------------+-----------------+---------------------------------------------------------------------+
; LiveDesign.bdf                   ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/LiveDesign.bdf           ;
; 7segment.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/7segment.tdf             ;
; UC127B.bdf                       ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/UC127B.bdf               ;
; lpm_dec1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_dec1.tdf             ;
; lpm_decode.inc                   ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_decode.inc          ;
; lpm_decode.tdf                   ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_decode.tdf          ;
; declut.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/declut.inc              ;
; altshift.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/altshift.inc            ;
; lpm_compare.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_compare.inc         ;
; lpm_constant.inc                 ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_constant.inc        ;
; aglobal42.inc                    ; yes             ; c:/altera/quartus42/libraries/megafunctions/aglobal42.inc           ;
; db/decode_b2b.tdf                ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/decode_b2b.tdf        ;
; apu.bdf                          ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/apu.bdf                  ;
; lpm_or2.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_or2.tdf              ;
; lpm_or.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_or.inc              ;
; lpm_or.tdf                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_or.tdf              ;
; lpm_mux1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_mux1.tdf             ;
; lpm_mux.inc                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_mux.inc             ;
; lpm_mux.tdf                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_mux.tdf             ;
; muxlut.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/bypassff.inc            ;
; db/mux_9fc.tdf                   ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/mux_9fc.tdf           ;
; lpm_add1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_add1.tdf             ;
; lpm_add_sub.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.inc         ;
; lpm_add_sub.tdf                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/altshift.tdf            ;
; lpm_ffe1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_ffe1.tdf             ;
; lpm_ff.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_ff.inc              ;
; lpm_ff.tdf                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_ff.tdf              ;
; lpm_and1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_and1.tdf             ;
; lpm_and.inc                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_and.inc             ;
; lpm_and.tdf                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_and.tdf             ;
; lpm_or1.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_or1.tdf              ;
; lmp_xor.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lmp_xor.tdf              ;
; lpm_xor.inc                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_xor.inc             ;
; lpm_xor.tdf                      ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_xor.tdf             ;
; lpm_mux2.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_mux2.tdf             ;
; db/mux_6fc.tdf                   ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/mux_6fc.tdf           ;
; ProgCnt.bdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/ProgCnt.bdf              ;
; lpm_ff3.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_ff3.tdf              ;
; lpm_mux3.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_mux3.tdf             ;
; db/mux_8fc.tdf                   ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/mux_8fc.tdf           ;
; lpm_add2.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_add2.tdf             ;
; lpm_con1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_con1.tdf             ;
; lpm_constant.tdf                 ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_constant.tdf        ;
; lpm_con2.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_con2.tdf             ;
; lpm_dec2.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_dec2.tdf             ;
; db/decode_m0b.tdf                ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/decode_m0b.tdf        ;
; SlowClock.bdf                    ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/SlowClock.bdf            ;
; inhb.bdf                         ; yes             ; c:/altera/quartus42/libraries/others/maxplus2/inhb.bdf              ;
; seqdebounce.tdf                  ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/seqdebounce.tdf          ;
; lpm_cn1.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_cn1.tdf              ;
; lpm_counter.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_counter.inc         ;
; lpm_counter.tdf                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf         ;
; cmpconst.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/cmpconst.inc            ;
; dffeea.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_9r7.tdf                  ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/cntr_9r7.tdf          ;
; lpm_dec3.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_dec3.tdf             ;
; lpm_ram1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_ram1.tdf             ;
; altsyncram.inc                   ; yes             ; c:/altera/quartus42/libraries/megafunctions/altsyncram.inc          ;
; altsyncram.tdf                   ; yes             ; c:/altera/quartus42/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; c:/altera/quartus42/libraries/megafunctions/stratix_ram_block.inc   ;
; a_rdenreg.inc                    ; yes             ; c:/altera/quartus42/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_tmu.tdf            ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/altsyncram_tmu.tdf    ;
; lpm_rom1.tdf                     ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_rom1.tdf             ;
; db/altsyncram_vmq.tdf            ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/db/altsyncram_vmq.tdf    ;
; lpm_ff2.tdf                      ; yes             ; C:/quartus2we/Class127B/LabSolutions/Lab10/lpm_ff2.tdf              ;
+----------------------------------+-----------------+---------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Logic cells                       ; 109     ;
; Total combinational functions     ; 99      ;
; Total 4-input functions           ; 48      ;
; Total 3-input functions           ; 11      ;
; Total 2-input functions           ; 14      ;
; Total 1-input functions           ; 24      ;
; Total 0-input functions           ; 2       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 41      ;
; Total logic cells in carry chains ; 32      ;
; I/O pins                          ; 63      ;
; Total memory bits                 ; 544     ;
; Maximum fan-out node              ; fclk    ;
; Maximum fan-out                   ; 41      ;
; Total fan-out                     ; 531     ;
; Average fan-out                   ; 2.89    ;
+-----------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8            ; 4            ; --           ; --           ; 32   ; None        ;
; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 64           ; 8            ; --           ; --           ; 512  ; program.mif ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 156 11/29/2004 SJ Web Edition
    Info: Processing started: Tue Feb 14 17:44:52 2006
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off LiveDesign -c LiveDesign
Info: Using design file LiveDesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LiveDesign
Info: Using design file 7segment.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 7segment
Info: Using design file UC127B.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: UC127B
Info: Using design file lpm_dec1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_dec1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Found 1 design units, including 1 entities, in source file db/decode_b2b.tdf
    Info: Found entity 1: decode_b2b
Info: Using design file apu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: apu
Info: Using design file lpm_or2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_or2
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_or.tdf
    Info: Found entity 1: lpm_or
Info: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_mux.tdf
    Info: Found entity 1: lpm_mux
Info: Found 1 design units, including 1 entities, in source file db/mux_9fc.tdf
    Info: Found entity 1: mux_9fc
Info: Using design file lpm_add1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_add1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Using design file lpm_ffe1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ffe1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_ff.tdf
    Info: Found entity 1: lpm_ff
Info: Using design file lpm_and1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_and1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_and.tdf
    Info: Found entity 1: lpm_and
Info: Using design file lpm_or1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_or1
Info: Using design file lmp_xor.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lmp_xor
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_xor.tdf
    Info: Found entity 1: lpm_xor
Info: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file db/mux_6fc.tdf
    Info: Found entity 1: mux_6fc
Info: Using design file ProgCnt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ProgCnt
Info: Using design file lpm_ff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ff3
Info: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux3
Info: Found 1 design units, including 1 entities, in source file db/mux_8fc.tdf
    Info: Found entity 1: mux_8fc
Info: Using design file lpm_add2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_add2
Info: Using design file lpm_con1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_con1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_constant.tdf
    Info: Found entity 1: lpm_constant
Info: Using design file lpm_con2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_con2
Info: Using design file lpm_dec2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_dec2
Info: Found 1 design units, including 1 entities, in source file db/decode_m0b.tdf
    Info: Found entity 1: decode_m0b
Info: Using design file SlowClock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: SlowClock
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/others/maxplus2/inhb.bdf
    Info: Found entity 1: inhb
Info: Using design file seqdebounce.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: seqdebounce
Info: Using design file lpm_cn1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_cn1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file db/cntr_9r7.tdf
    Info: Found entity 1: cntr_9r7
Info: Using design file lpm_dec3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_dec3
Info: Using design file lpm_ram1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram1
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus42/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tmu.tdf
    Info: Found entity 1: altsyncram_tmu
Info: Using design file lpm_rom1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_rom1
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vmq.tdf
    Info: Found entity 1: altsyncram_vmq
Info: Using design file lpm_ff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ff2
Info: Ignored 1 buffer(s)
    Info: Ignored 1 SOFT buffer(s)
Info: State machine "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|ss" contains 4 states and 2 state bits
Info: Selected User-Encoded state machine encoding method for state machine "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|ss"
Info: Encoding result for state machine "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|ss"
    Info: Completed encoding using 2 state bits
        Info: Encoded state bit "SlowClock:inst3|seqdebounce:inst3|stateout"
        Info: Encoded state bit "SlowClock:inst3|seqdebounce:inst3|statecnt"
    Info: State "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|low" uses code string "01"
    Info: State "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|highw" uses code string "10"
    Info: State "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|high" uses code string "11"
    Info: State "|LiveDesign|SlowClock:inst3|seqdebounce:inst3|loww" uses code string "00"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "DIG0_SEG[7]" stuck at GND
    Warning: Pin "DIG0_SEG[1]" stuck at VCC
    Warning: Pin "DIG1_SEG[7]" stuck at GND
    Warning: Pin "DIG2_SEG[7]" stuck at GND
    Warning: Pin "DIG3_SEG[7]" stuck at GND
    Warning: Pin "DIG5_SEG[7]" stuck at GND
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "SW_USER[4]"
    Warning: No output dependent on input pin "SW_USER[3]"
    Warning: No output dependent on input pin "SW_USER[2]"
Info: Implemented 184 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 52 output pins
    Info: Implemented 109 logic cells
    Info: Implemented 12 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Processing ended: Tue Feb 14 17:44:57 2006
    Info: Elapsed time: 00:00:06


