// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// tb__xbar_connect generated by `topgen.py` tool

// This file must be `included in `hw/top_<toplevel>/dv/tb/tb.sv.

`define DRIVE_CHIP_TL_HOST_IF(tl_name, inst_name, sig_name) \
     force ``tl_name``_tl_if.d2h = dut.top_darjeeling.u_``inst_name``.``sig_name``_i; \
     force dut.top_darjeeling.u_``inst_name``.``sig_name``_o = ``tl_name``_tl_if.h2d; \
     force dut.top_darjeeling.u_``inst_name``.clk_i = 0; \
     uvm_config_db#(virtual tl_if)::set(null, $sformatf("*env.%0s_agent", `"tl_name`"), "vif", \
                                        ``tl_name``_tl_if);

`define DRIVE_CHIP_TL_DEVICE_IF(tl_name, inst_name, sig_name) \
     force ``tl_name``_tl_if.h2d = dut.top_darjeeling.u_``inst_name``.``sig_name``_i; \
     force dut.top_darjeeling.u_``inst_name``.``sig_name``_o = ``tl_name``_tl_if.d2h; \
     force dut.top_darjeeling.u_``inst_name``.clk_i = 0; \
     uvm_config_db#(virtual tl_if)::set(null, $sformatf("*env.%0s_agent", `"tl_name`"), "vif", \
                                        ``tl_name``_tl_if);

`define DRIVE_CHIP_TL_EXT_DEVICE_IF(tl_name, inst_name, port_name) \
     force ``tl_name``_tl_if.h2d = dut.u_``inst_name``.``port_name``_i; \
     force dut.u_``inst_name``.``port_name``_o = ``tl_name``_tl_if.d2h; \
     uvm_config_db#(virtual tl_if)::set(null, $sformatf("*env.%0s_agent", `"tl_name`"), "vif", \
                                        ``tl_name``_tl_if);

wire clk_main;
clk_rst_if clk_rst_if_main(.clk(clk_main), .rst_n(rst_n));
wire clk_usb;
clk_rst_if clk_rst_if_usb(.clk(clk_usb), .rst_n(rst_n));
wire clk_io_div4;
clk_rst_if clk_rst_if_io_div4(.clk(clk_io_div4), .rst_n(rst_n));

tl_if rv_core_ibex__corei_tl_if(clk_main, rst_n);
tl_if rv_core_ibex__cored_tl_if(clk_main, rst_n);
tl_if rv_dm__sba_tl_if(clk_main, rst_n);
tl_if dma__host_tl_if(clk_main, rst_n);
tl_if mbx0__sram_tl_if(clk_main, rst_n);
tl_if mbx1__sram_tl_if(clk_main, rst_n);
tl_if mbx2__sram_tl_if(clk_main, rst_n);
tl_if mbx3__sram_tl_if(clk_main, rst_n);
tl_if mbx4__sram_tl_if(clk_main, rst_n);
tl_if mbx5__sram_tl_if(clk_main, rst_n);
tl_if mbx6__sram_tl_if(clk_main, rst_n);
tl_if mbx_jtag__sram_tl_if(clk_main, rst_n);
tl_if mbx_pcie0__sram_tl_if(clk_main, rst_n);
tl_if mbx_pcie1__sram_tl_if(clk_main, rst_n);

tl_if rv_dm__regs_tl_if(clk_main, rst_n);
tl_if rv_dm__mem_tl_if(clk_main, rst_n);
tl_if rom_ctrl0__rom_tl_if(clk_main, rst_n);
tl_if rom_ctrl0__regs_tl_if(clk_main, rst_n);
tl_if rom_ctrl1__rom_tl_if(clk_main, rst_n);
tl_if rom_ctrl1__regs_tl_if(clk_main, rst_n);
tl_if soc_proxy__core_tl_if(clk_main, rst_n);
tl_if soc_proxy__ctn_tl_if(clk_main, rst_n);
tl_if hmac_tl_if(clk_main, rst_n);
tl_if kmac_tl_if(clk_main, rst_n);
tl_if aes_tl_if(clk_main, rst_n);
tl_if csrng_tl_if(clk_main, rst_n);
tl_if edn0_tl_if(clk_main, rst_n);
tl_if edn1_tl_if(clk_main, rst_n);
tl_if rv_plic_tl_if(clk_main, rst_n);
tl_if otbn_tl_if(clk_main, rst_n);
tl_if keymgr_dpe_tl_if(clk_main, rst_n);
tl_if rv_core_ibex__cfg_tl_if(clk_main, rst_n);
tl_if sram_ctrl_main__regs_tl_if(clk_main, rst_n);
tl_if sram_ctrl_main__ram_tl_if(clk_main, rst_n);
tl_if sram_ctrl_mbox__regs_tl_if(clk_main, rst_n);
tl_if sram_ctrl_mbox__ram_tl_if(clk_main, rst_n);
tl_if dma_tl_if(clk_main, rst_n);
tl_if mbx0__core_tl_if(clk_main, rst_n);
tl_if mbx1__core_tl_if(clk_main, rst_n);
tl_if mbx2__core_tl_if(clk_main, rst_n);
tl_if mbx3__core_tl_if(clk_main, rst_n);
tl_if mbx4__core_tl_if(clk_main, rst_n);
tl_if mbx5__core_tl_if(clk_main, rst_n);
tl_if mbx6__core_tl_if(clk_main, rst_n);
tl_if mbx_jtag__core_tl_if(clk_main, rst_n);
tl_if mbx_pcie0__core_tl_if(clk_main, rst_n);
tl_if mbx_pcie1__core_tl_if(clk_main, rst_n);
tl_if uart0_tl_if(clk_io_div4, rst_n);
tl_if i2c0_tl_if(clk_io_div4, rst_n);
tl_if gpio_tl_if(clk_io_div4, rst_n);
tl_if spi_host0_tl_if(clk_io_div4, rst_n);
tl_if spi_device_tl_if(clk_io_div4, rst_n);
tl_if rv_timer_tl_if(clk_io_div4, rst_n);
tl_if pwrmgr_aon_tl_if(clk_io_div4, rst_n);
tl_if rstmgr_aon_tl_if(clk_io_div4, rst_n);
tl_if clkmgr_aon_tl_if(clk_io_div4, rst_n);
tl_if pinmux_aon_tl_if(clk_io_div4, rst_n);
tl_if otp_ctrl__core_tl_if(clk_io_div4, rst_n);
tl_if otp_ctrl__prim_tl_if(clk_io_div4, rst_n);
tl_if lc_ctrl__regs_tl_if(clk_io_div4, rst_n);
tl_if sensor_ctrl_tl_if(clk_io_div4, rst_n);
tl_if alert_handler_tl_if(clk_io_div4, rst_n);
tl_if sram_ctrl_ret_aon__regs_tl_if(clk_io_div4, rst_n);
tl_if sram_ctrl_ret_aon__ram_tl_if(clk_io_div4, rst_n);
tl_if aon_timer_aon_tl_if(clk_io_div4, rst_n);
tl_if ast_tl_if(clk_io_div4, rst_n);
tl_if soc_dbg_ctrl__core_tl_if(clk_io_div4, rst_n);
tl_if mbx0__soc_tl_if(clk_main, rst_n);
tl_if mbx1__soc_tl_if(clk_main, rst_n);
tl_if mbx2__soc_tl_if(clk_main, rst_n);
tl_if mbx3__soc_tl_if(clk_main, rst_n);
tl_if mbx4__soc_tl_if(clk_main, rst_n);
tl_if mbx5__soc_tl_if(clk_main, rst_n);
tl_if mbx6__soc_tl_if(clk_main, rst_n);
tl_if mbx_pcie0__soc_tl_if(clk_main, rst_n);
tl_if mbx_pcie1__soc_tl_if(clk_main, rst_n);
tl_if rv_dm__dbg_tl_if(clk_main, rst_n);
tl_if mbx_jtag__soc_tl_if(clk_main, rst_n);
tl_if lc_ctrl__dmi_tl_if(clk_io_div4, rst_n);
tl_if soc_dbg_ctrl__jtag_tl_if(clk_io_div4, rst_n);

initial begin
  wait (xbar_mode !== 1'bx);
  if (xbar_mode) begin
    // only enable assertions in xbar as many pins are unconnected
    $assertoff(0, tb);
    $asserton(0, tb.dut.top_darjeeling.u_xbar_main);
    $asserton(0, tb.dut.top_darjeeling.u_xbar_peri);
    $asserton(0, tb.dut.top_darjeeling.u_xbar_mbx);
    $asserton(0, tb.dut.top_darjeeling.u_xbar_dbg);


    // These are all zero-time: anything that consumes time go at the end.

    // bypass clkmgr, force clocks directly
    force tb.dut.top_darjeeling.u_xbar_main.clk_main_i = clk_main;
    force tb.dut.top_darjeeling.u_xbar_main.clk_fixed_i = clk_io_div4;
    force tb.dut.top_darjeeling.u_xbar_main.clk_usb_i = clk_usb;
    force tb.dut.top_darjeeling.u_xbar_peri.clk_peri_i = clk_io_div4;
    force tb.dut.top_darjeeling.u_xbar_mbx.clk_mbx_i = clk_main;
    force tb.dut.top_darjeeling.u_xbar_dbg.clk_dbg_i = clk_main;
    force tb.dut.top_darjeeling.u_xbar_dbg.clk_peri_i = clk_io_div4;

    // bypass rstmgr, force resets directly
    force tb.dut.top_darjeeling.u_xbar_main.rst_main_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_main.rst_fixed_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_main.rst_usb_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_peri.rst_peri_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_mbx.rst_mbx_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_dbg.rst_dbg_ni = rst_n;
    force tb.dut.top_darjeeling.u_xbar_dbg.rst_peri_ni = rst_n;

`ifndef GATE_LEVEL
    `DRIVE_CHIP_TL_HOST_IF(rv_core_ibex__corei, rv_core_ibex, corei_tl_h)
    `DRIVE_CHIP_TL_HOST_IF(rv_core_ibex__cored, rv_core_ibex, cored_tl_h)
    `DRIVE_CHIP_TL_HOST_IF(rv_dm__sba, rv_dm, sba_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_dm__regs, rv_dm, regs_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_dm__mem, rv_dm, mem_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(rom_ctrl0__rom, rom_ctrl0, rom_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rom_ctrl0__regs, rom_ctrl0, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rom_ctrl1__rom, rom_ctrl1, rom_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rom_ctrl1__regs, rom_ctrl1, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(soc_proxy__core, soc_proxy, core_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(soc_proxy__ctn, soc_proxy, ctn_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(hmac, hmac, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(kmac, kmac, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(aes, aes, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(csrng, csrng, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(edn0, edn0, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(edn1, edn1, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_plic, rv_plic, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(otbn, otbn, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(keymgr_dpe, keymgr_dpe, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_core_ibex__cfg, rv_core_ibex, cfg_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_main__regs, sram_ctrl_main, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_main__ram, sram_ctrl_main, ram_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_mbox__regs, sram_ctrl_mbox, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_mbox__ram, sram_ctrl_mbox, ram_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(dma, dma, tl_d)
    `DRIVE_CHIP_TL_HOST_IF(dma__host, dma, host_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx0__core, mbx0, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx0__sram, mbx0, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx1__core, mbx1, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx1__sram, mbx1, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx2__core, mbx2, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx2__sram, mbx2, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx3__core, mbx3, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx3__sram, mbx3, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx4__core, mbx4, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx4__sram, mbx4, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx5__core, mbx5, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx5__sram, mbx5, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx6__core, mbx6, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx6__sram, mbx6, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_jtag__core, mbx_jtag, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx_jtag__sram, mbx_jtag, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_pcie0__core, mbx_pcie0, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx_pcie0__sram, mbx_pcie0, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_pcie1__core, mbx_pcie1, core_tl_d)
    `DRIVE_CHIP_TL_HOST_IF(mbx_pcie1__sram, mbx_pcie1, sram_tl_h)
    `DRIVE_CHIP_TL_DEVICE_IF(uart0, uart0, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(i2c0, i2c0, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(gpio, gpio, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(spi_host0, spi_host0, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(spi_device, spi_device, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_timer, rv_timer, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(pwrmgr_aon, pwrmgr_aon, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(rstmgr_aon, rstmgr_aon, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(clkmgr_aon, clkmgr_aon, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(pinmux_aon, pinmux_aon, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(otp_ctrl__core, otp_ctrl, core_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(otp_ctrl__prim, otp_ctrl, prim_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(lc_ctrl__regs, lc_ctrl, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sensor_ctrl, sensor_ctrl, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(alert_handler, alert_handler, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_ret_aon__regs, sram_ctrl_ret_aon, regs_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(sram_ctrl_ret_aon__ram, sram_ctrl_ret_aon, ram_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(aon_timer_aon, aon_timer_aon, tl)
    `DRIVE_CHIP_TL_EXT_DEVICE_IF(ast, ast, tl)
    `DRIVE_CHIP_TL_DEVICE_IF(soc_dbg_ctrl__core, soc_dbg_ctrl, core_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx0__soc, mbx0, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx1__soc, mbx1, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx2__soc, mbx2, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx3__soc, mbx3, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx4__soc, mbx4, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx5__soc, mbx5, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx6__soc, mbx6, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_pcie0__soc, mbx_pcie0, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_pcie1__soc, mbx_pcie1, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(rv_dm__dbg, rv_dm, dbg_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(mbx_jtag__soc, mbx_jtag, soc_tl_d)
    `DRIVE_CHIP_TL_DEVICE_IF(lc_ctrl__dmi, lc_ctrl, dmi_tl)
    `DRIVE_CHIP_TL_DEVICE_IF(soc_dbg_ctrl__jtag, soc_dbg_ctrl, jtag_tl)
`endif

    // And this can consume time, so they go at the end of this block.

    // Wait for a negedge of rst_n, or else we will have clock edges before
    // reset, which could capture 'X values.
    xbar_clk_rst_if.wait_for_reset(.wait_posedge(1'b0));

    clk_rst_if_main.set_active(.drive_rst_n_val(0));
    clk_rst_if_main.set_freq_khz(100000000 / 1000);
    clk_rst_if_usb.set_active(.drive_rst_n_val(0));
    clk_rst_if_usb.set_freq_khz(48000000 / 1000);
    clk_rst_if_io_div4.set_active(.drive_rst_n_val(0));
    clk_rst_if_io_div4.set_freq_khz(24000000 / 1000);

  end
end

`undef DRIVE_CHIP_TL_HOST_IF
`undef DRIVE_CHIP_TL_DEVICE_IF
`undef DRIVE_CHIP_TL_EXT_DEVICE_IF
