CAPI=1
[main]
name = wallento:boards:vcu108
depend =
  vcu108lib:misc:fancontrol
  vcu108lib:misc:system_management_wiz
  wallento:boards:vcu108-ddr
  wallento:boards:vcu108-axi_clk_converter

[fileset rtl_files]
files =
  rtl/verilog/vcu108.sv
file_type = verilogSource
usage = sim synth

[fileset constraints]
usage = vivado
file_type = xdc
files =
  data/pins.xdc
