
(rules PCB VOL
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 86)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 3.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.5)
    )
  )
  (rule
    (width 300.0)
    (clear 300.2)
    (clear 150.0 (type smd_to_turn_gap))
    (clear 75.0 (type smd_smd))
  )
  (padstack "Via[0-1]_600:400_um"
    (shape
      (circle F.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 600.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_600:400_um" "Via[0-1]_600:400_um" default
  )
  (via 
    "Via[0-1]_600:400_um-kicad_default" "Via[0-1]_600:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_600:400_um-PWR" "Via[0-1]_600:400_um" PWR
  )
  (via_rule
    default "Via[0-1]_600:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_600:400_um-kicad_default"
  )
  (via_rule
    PWR "Via[0-1]_600:400_um-PWR"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad2)" "Net-(C8-Pad2)" "Net-(IC1-Pad6)" "Net-(IC1-Pad7)"
    "/OUT_B" "/BUF_B" "/OUT_N" "/BUF_N" "/HPF_OUT" "/HPF_IN" "Net-(R2-Pad1)" "Net-(R3-Pad1)"
    "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(C3-Pad2)" "/VP_1" "/VB1_2" "/VB2_2" "Net-(P6-Pad7)" "Net-(P6-Pad8)"
    "Net-(P6-Pad9)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class PWR
    /V+ Earth /BAT+ "/V-" /OUT "/BAT-"
    (clearance_class PWR)
    (via_rule PWR)
    (rule
      (width 500.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)