{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573658594604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573658594604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 12:23:14 2019 " "Processing started: Wed Nov 13 12:23:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573658594604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573658594604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GG210 -c GG210 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GG210 -c GG210" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573658594604 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573658595166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0-behavioral " "Found design unit 1: REG0-behavioral" {  } { { "REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG0/REG0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG0 " "Found entity 1: REG0" {  } { { "REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG0/REG0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-dataflow " "Found design unit 1: ADD1-dataflow" {  } { { "ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ADD1/ADD1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ADD1/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata/memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata/memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATA " "Found entity 1: MEMDATA" {  } { { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp0/comp0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp0/comp0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP0-dataflow " "Found design unit 1: COMP0-dataflow" {  } { { "COMP0/COMP0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/COMP0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP0 " "Found entity 1: COMP0" {  } { { "COMP0/COMP0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/COMP0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-behavior " "Found design unit 1: COMP-behavior" {  } { { "COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP/COMP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP/COMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-behavioral " "Found design unit 1: REG16-behavioral" {  } { { "REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG16/REG16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG16/REG16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavioral " "Found design unit 1: REG8-behavioral" {  } { { "REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG8/REG8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG8/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5e/mux5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5e/mux5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5E-dataflow " "Found design unit 1: MUX5E-dataflow" {  } { { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5E " "Found entity 1: MUX5E" {  } { { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4e/mux4e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4e/mux4e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4E-dataflow " "Found design unit 1: MUX4E-dataflow" {  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4E " "Found entity 1: MUX4E" {  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2e/mux2e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2e/mux2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2E-dataflow " "Found design unit 1: MUX2E-dataflow" {  } { { "MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX2E/MUX2E.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2E " "Found entity 1: MUX2E" {  } { { "MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX2E/MUX2E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gg210.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gg210.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GG210-behavioral " "Found design unit 1: GG210-behavioral" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""} { "Info" "ISGN_ENTITY_NAME" "1 GG210 " "Found entity 1: GG210" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prgdata/prgdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prgdata/prgdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prgdata-SYN " "Found design unit 1: prgdata-SYN" {  } { { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595963 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRGDATA " "Found entity 1: PRGDATA" {  } { { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658595963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658595963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GG210 " "Elaborating entity \"GG210\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573658596056 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_ld GG210.vhd(156) " "VHDL Signal Declaration warning at GG210.vhd(156): used explicit default value for signal \"pc_ld\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 156 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pc_clr GG210.vhd(158) " "VHDL Signal Declaration warning at GG210.vhd(158): used explicit default value for signal \"pc_clr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 158 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2_in1 GG210.vhd(163) " "VHDL Signal Declaration warning at GG210.vhd(163): used explicit default value for signal \"mux2_in1\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_mux_pc GG210.vhd(164) " "VHDL Signal Declaration warning at GG210.vhd(164): used explicit default value for signal \"sel_mux_pc\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IR_ld GG210.vhd(168) " "VHDL Signal Declaration warning at GG210.vhd(168): used explicit default value for signal \"IR_ld\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IR_clr GG210.vhd(169) " "VHDL Signal Declaration warning at GG210.vhd(169): used explicit default value for signal \"IR_clr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_out GG210.vhd(170) " "Verilog HDL or VHDL warning at GG210.vhd(170): object \"IR_out\" assigned a value but never read" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren GG210.vhd(172) " "VHDL Signal Declaration warning at GG210.vhd(172): used explicit default value for signal \"wren\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 172 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "din GG210.vhd(173) " "VHDL Signal Declaration warning at GG210.vhd(173): used explicit default value for signal \"din\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_adr GG210.vhd(175) " "VHDL Signal Declaration warning at GG210.vhd(175): used explicit default value for signal \"mem_adr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 175 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_mux4e GG210.vhd(177) " "VHDL Signal Declaration warning at GG210.vhd(177): used explicit default value for signal \"sel_mux4e\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 177 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R1_ld GG210.vhd(186) " "VHDL Signal Declaration warning at GG210.vhd(186): used explicit default value for signal \"R1_ld\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R2_ld GG210.vhd(187) " "VHDL Signal Declaration warning at GG210.vhd(187): used explicit default value for signal \"R2_ld\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 187 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R3_ld GG210.vhd(188) " "VHDL Signal Declaration warning at GG210.vhd(188): used explicit default value for signal \"R3_ld\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R1_clr GG210.vhd(189) " "VHDL Signal Declaration warning at GG210.vhd(189): used explicit default value for signal \"R1_clr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R2_clr GG210.vhd(190) " "VHDL Signal Declaration warning at GG210.vhd(190): used explicit default value for signal \"R2_clr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R3_clr GG210.vhd(191) " "VHDL Signal Declaration warning at GG210.vhd(191): used explicit default value for signal \"R3_clr\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_5e1 GG210.vhd(192) " "VHDL Signal Declaration warning at GG210.vhd(192): used explicit default value for signal \"sel_5e1\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_5e2 GG210.vhd(193) " "VHDL Signal Declaration warning at GG210.vhd(193): used explicit default value for signal \"sel_5e2\" because signal was never assigned a value" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573658596056 "|GG210"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"PC:pcounter\"" {  } { { "GG210.vhd" "pcounter" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_ld PC.vhd(22) " "VHDL Process Statement warning at PC.vhd(22): signal \"pc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PC/PC.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596103 "|GG210|PC:pcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRGDATA PRGDATA:pmem " "Elaborating entity \"PRGDATA\" for hierarchy \"PRGDATA:pmem\"" {  } { { "GG210.vhd" "pmem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "PRGDATA/PRGDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRGDATA:pmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"PRGDATA:pmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PRGDATA.mif " "Parameter \"init_file\" = \"PRGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596181 ""}  } { { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573658596181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g181 " "Found entity 1: altsyncram_g181" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658596276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658596276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g181 PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated " "Elaborating entity \"altsyncram_g181\" for hierarchy \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 ADD1:ad1 " "Elaborating entity \"ADD1\" for hierarchy \"ADD1:ad1\"" {  } { { "GG210.vhd" "ad1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0 REG0:R0 " "Elaborating entity \"REG0\" for hierarchy \"REG0:R0\"" {  } { { "GG210.vhd" "R0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 REG8:R1 " "Elaborating entity \"REG8\" for hierarchy \"REG8:R1\"" {  } { { "GG210.vhd" "R1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596307 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG8.vhd(22) " "VHDL Process Statement warning at REG8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG8/REG8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596308 "|GG210|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2E MUX2E:mux2 " "Elaborating entity \"MUX2E\" for hierarchy \"MUX2E:mux2\"" {  } { { "GG210.vhd" "mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 REG16:IR " "Elaborating entity \"REG16\" for hierarchy \"REG16:IR\"" {  } { { "GG210.vhd" "IR" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG16.vhd(22) " "VHDL Process Statement warning at REG16.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG16/REG16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596308 "|GG210|REG16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATA MEMDATA:mem " "Elaborating entity \"MEMDATA\" for hierarchy \"MEMDATA:mem\"" {  } { { "GG210.vhd" "mem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "MEMDATA/MEMDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMDATA:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEMDATA:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596324 ""}  } { { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573658596324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573658596436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573658596436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4E MUX4E:mux4 " "Elaborating entity \"MUX4E\" for hierarchy \"MUX4E:mux4\"" {  } { { "GG210.vhd" "mux4" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5E MUX5E:mux5E1 " "Elaborating entity \"MUX5E\" for hierarchy \"MUX5E:mux5E1\"" {  } { { "GG210.vhd" "mux5E1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula\"" {  } { { "GG210.vhd" "ula" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573658596452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573658596468 "|GG210|ALU:ula"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[0\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[1\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[2\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[3\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[4\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[5\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[6\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[7\] " "Synthesized away node \"MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[0\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[1\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[2\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[3\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[4\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[5\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[6\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[7\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[8\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[9\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[10\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[11\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[12\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[13\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[14\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[15\] " "Synthesized away node \"PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658596811 "|GG210|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1573658596811 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1573658596811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573658597577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597702 "|GG210|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_sel\[0\] " "No output dependent on input pin \"alu_sel\[0\]\"" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597702 "|GG210|alu_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_sel\[1\] " "No output dependent on input pin \"alu_sel\[1\]\"" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597702 "|GG210|alu_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_sel\[2\] " "No output dependent on input pin \"alu_sel\[2\]\"" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597702 "|GG210|alu_sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_sel\[3\] " "No output dependent on input pin \"alu_sel\[3\]\"" {  } { { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573658597702 "|GG210|alu_sel[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573658597702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573658597702 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573658597702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573658597702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573658597780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 12:23:17 2019 " "Processing ended: Wed Nov 13 12:23:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573658597780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573658597780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573658597780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573658597780 ""}
