

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5'
================================================================
* Date:           Fri Sep 27 19:28:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    20178|    20178|  91.709 us|  91.709 us|  20178|  20178|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_4_VITIS_LOOP_83_5  |    20176|    20176|        25|          8|          1|  2520|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      594|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     2835|     2560|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2135|    -|
|Register             |        -|     -|     1041|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3876|     5321|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U121  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U122  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U123  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U124  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U125  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U126  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U127  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U128  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U129  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U130  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U131  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U132  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U133  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U134  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U135  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_6ns_12_1_1_U120   |mul_8ns_6ns_12_1_1   |        0|   0|    0|   40|    0|
    |urem_8ns_5ns_4_12_1_U105  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U106  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U107  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U108  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U109  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U110  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U111  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U112  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U113  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U114  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U115  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U116  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U117  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U118  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U119  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   0| 2835| 2560|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln82_1_fu_1635_p2          |         +|   0|  0|  19|          12|           1|
    |add_ln82_fu_1866_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln83_1_fu_1841_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln83_fu_1836_p2            |         +|   0|  0|  15|           8|           5|
    |add_ln86_fu_2710_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln87_10_fu_2719_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_11_fu_2762_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_12_fu_2797_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_13_fu_2843_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_14_fu_2878_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_15_fu_2927_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln87_1_fu_2152_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_2_fu_2191_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_3_fu_2268_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_4_fu_2307_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_5_fu_2403_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_6_fu_2442_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_7_fu_2500_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_8_fu_2539_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_9_fu_2655_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln87_fu_2616_p2            |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage1_11001      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1027_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1078_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1129_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1180_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1230_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1536_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred822_state25   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred874_state25   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred925_state25   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred976_state25   |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_1629_p2           |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln83_fu_1644_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln86_1_fu_1830_p2         |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln86_fu_1813_p2           |      icmp|   0|  0|  15|           8|           8|
    |grp_fu_1664_p0                 |        or|   0|  0|   8|           8|           1|
    |grp_fu_1676_p0                 |        or|   0|  0|   8|           8|           2|
    |grp_fu_1692_p0                 |        or|   0|  0|   8|           8|           2|
    |grp_fu_1703_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1714_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1725_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1736_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1747_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1763_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1774_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1785_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1796_p0                 |        or|   0|  0|   8|           8|           4|
    |or_ln86_12_fu_1802_p2          |        or|   0|  0|   8|           8|           4|
    |or_ln86_13_fu_1819_p2          |        or|   0|  0|   8|           8|           4|
    |select_ln82_1_fu_1872_p3       |    select|   0|  0|   8|           1|           8|
    |select_ln82_fu_1650_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln83_fu_1846_p3         |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 594|         388|         301|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar163_load        |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                |   9|          2|    8|         16|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_210                               |   9|          2|    8|         16|
    |indvar163_fu_206                       |   9|          2|    4|          8|
    |indvar_flatten6_fu_214                 |   9|          2|   12|         24|
    |j_fu_202                               |   9|          2|    8|         16|
    |v1_1_address0                          |  49|          9|   12|        108|
    |v1_1_address1                          |  49|          9|   12|        108|
    |v1_1_d0                                |  49|          9|   32|        288|
    |v1_1_d1                                |  49|          9|   32|        288|
    |v1_2_address0                          |  49|          9|   12|        108|
    |v1_2_address1                          |  49|          9|   12|        108|
    |v1_2_d0                                |  49|          9|   32|        288|
    |v1_2_d1                                |  49|          9|   32|        288|
    |v1_3_address0                          |  49|          9|   12|        108|
    |v1_3_address1                          |  49|          9|   12|        108|
    |v1_3_d0                                |  49|          9|   32|        288|
    |v1_3_d1                                |  49|          9|   32|        288|
    |v1_4_address0                          |  49|          9|   12|        108|
    |v1_4_address1                          |  49|          9|   12|        108|
    |v1_4_d0                                |  49|          9|   32|        288|
    |v1_4_d1                                |  49|          9|   32|        288|
    |v1_5_address0                          |  49|          9|   12|        108|
    |v1_5_address1                          |  49|          9|   12|        108|
    |v1_5_d0                                |  49|          9|   32|        288|
    |v1_5_d1                                |  49|          9|   32|        288|
    |v1_6_address0                          |  49|          9|   12|        108|
    |v1_6_address1                          |  49|          9|   12|        108|
    |v1_6_d0                                |  49|          9|   32|        288|
    |v1_6_d1                                |  49|          9|   32|        288|
    |v1_7_address0                          |  49|          9|   12|        108|
    |v1_7_address1                          |  49|          9|   12|        108|
    |v1_7_d0                                |  49|          9|   32|        288|
    |v1_7_d1                                |  49|          9|   32|        288|
    |v1_8_address0                          |  49|          9|   12|        108|
    |v1_8_address1                          |  49|          9|   12|        108|
    |v1_8_d0                                |  49|          9|   32|        288|
    |v1_8_d1                                |  49|          9|   32|        288|
    |v1_9_address0                          |  49|          9|   12|        108|
    |v1_9_address1                          |  49|          9|   12|        108|
    |v1_9_d0                                |  49|          9|   32|        288|
    |v1_9_d1                                |  49|          9|   32|        288|
    |v1_address0                            |  49|          9|   12|        108|
    |v1_address1                            |  49|          9|   12|        108|
    |v1_d0                                  |  49|          9|   32|        288|
    |v1_d1                                  |  49|          9|   32|        288|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |2135|        397|  944|       8055|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln87_15_reg_3354                  |  12|   0|   12|          0|
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_predicate_pred1027_state25         |   1|   0|    1|          0|
    |ap_predicate_pred1078_state25         |   1|   0|    1|          0|
    |ap_predicate_pred1129_state25         |   1|   0|    1|          0|
    |ap_predicate_pred1180_state25         |   1|   0|    1|          0|
    |ap_predicate_pred1230_state25         |   1|   0|    1|          0|
    |ap_predicate_pred1536_state25         |   1|   0|    1|          0|
    |ap_predicate_pred822_state25          |   1|   0|    1|          0|
    |ap_predicate_pred874_state25          |   1|   0|    1|          0|
    |ap_predicate_pred925_state25          |   1|   0|    1|          0|
    |ap_predicate_pred976_state25          |   1|   0|    1|          0|
    |bitcast_ln87_14_reg_3322              |  32|   0|   32|          0|
    |bitcast_ln87_15_reg_3340              |  32|   0|   32|          0|
    |i_fu_210                              |   8|   0|    8|          0|
    |icmp_ln82_reg_2983                    |   1|   0|    1|          0|
    |icmp_ln82_reg_2983_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln83_reg_2987                    |   1|   0|    1|          0|
    |icmp_ln86_1_reg_3100                  |   1|   0|    1|          0|
    |icmp_ln86_reg_3090                    |   1|   0|    1|          0|
    |icmp_ln86_reg_3090_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar163_fu_206                      |   4|   0|    4|          0|
    |indvar163_load_reg_2978               |   4|   0|    4|          0|
    |indvar_flatten6_fu_214                |  12|   0|   12|          0|
    |j_fu_202                              |   8|   0|    8|          0|
    |mul_ln84_reg_3104                     |  12|   0|   12|          0|
    |mul_ln84_reg_3104_pp0_iter2_reg       |  12|   0|   12|          0|
    |or_ln86_10_reg_3072                   |   6|   0|    8|          2|
    |or_ln86_10_reg_3072_pp0_iter1_reg     |   6|   0|    8|          2|
    |or_ln86_11_reg_3078                   |   5|   0|    8|          3|
    |or_ln86_12_reg_3084                   |   5|   0|    8|          3|
    |or_ln86_12_reg_3084_pp0_iter1_reg     |   5|   0|    8|          3|
    |or_ln86_13_reg_3094                   |   4|   0|    8|          4|
    |or_ln86_13_reg_3094_pp0_iter1_reg     |   4|   0|    8|          4|
    |or_ln86_1_reg_3018                    |   7|   0|    8|          1|
    |or_ln86_1_reg_3018_pp0_iter1_reg      |   7|   0|    8|          1|
    |or_ln86_2_reg_3024                    |   6|   0|    8|          2|
    |or_ln86_3_reg_3030                    |   7|   0|    8|          1|
    |or_ln86_3_reg_3030_pp0_iter1_reg      |   7|   0|    8|          1|
    |or_ln86_4_reg_3036                    |   6|   0|    8|          2|
    |or_ln86_5_reg_3042                    |   6|   0|    8|          2|
    |or_ln86_5_reg_3042_pp0_iter1_reg      |   6|   0|    8|          2|
    |or_ln86_6_reg_3048                    |   5|   0|    8|          3|
    |or_ln86_7_reg_3054                    |   7|   0|    8|          1|
    |or_ln86_7_reg_3054_pp0_iter1_reg      |   7|   0|    8|          1|
    |or_ln86_8_reg_3060                    |   6|   0|    8|          2|
    |or_ln86_9_reg_3066                    |   5|   0|    8|          3|
    |or_ln86_reg_3012                      |   7|   0|    8|          1|
    |select_ln82_reg_2993                  |   8|   0|    8|          0|
    |select_ln82_reg_2993_pp0_iter1_reg    |   8|   0|    8|          0|
    |tmp_15_reg_3124                       |   5|   0|    5|          0|
    |tmp_16_reg_3209                       |   5|   0|    5|          0|
    |tmp_17_reg_3214                       |   5|   0|    5|          0|
    |tmp_18_reg_3219                       |   5|   0|    5|          0|
    |tmp_19_reg_3224                       |   5|   0|    5|          0|
    |tmp_20_reg_3235                       |   5|   0|    5|          0|
    |tmp_21_reg_3240                       |   5|   0|    5|          0|
    |tmp_22_reg_3251                       |   5|   0|    5|          0|
    |tmp_23_reg_3256                       |   5|   0|    5|          0|
    |tmp_24_reg_3273                       |   5|   0|    5|          0|
    |tmp_25_reg_3284                       |   5|   0|    5|          0|
    |tmp_26_reg_3289                       |   5|   0|    5|          0|
    |tmp_27_reg_3301                       |   5|   0|    5|          0|
    |tmp_reg_3261                          |   5|   0|    5|          0|
    |trunc_ln84_10_reg_3184                |  32|   0|   32|          0|
    |trunc_ln84_11_reg_3189                |  32|   0|   32|          0|
    |trunc_ln84_12_reg_3194                |  32|   0|   32|          0|
    |trunc_ln84_12_reg_3194_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln84_13_reg_3199                |  32|   0|   32|          0|
    |trunc_ln84_14_reg_3204                |  32|   0|   32|          0|
    |trunc_ln84_14_reg_3204_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln84_1_reg_3134                 |  32|   0|   32|          0|
    |trunc_ln84_2_reg_3139                 |  32|   0|   32|          0|
    |trunc_ln84_3_reg_3144                 |  32|   0|   32|          0|
    |trunc_ln84_4_reg_3149                 |  32|   0|   32|          0|
    |trunc_ln84_5_reg_3154                 |  32|   0|   32|          0|
    |trunc_ln84_6_reg_3159                 |  32|   0|   32|          0|
    |trunc_ln84_7_reg_3164                 |  32|   0|   32|          0|
    |trunc_ln84_8_reg_3169                 |  32|   0|   32|          0|
    |trunc_ln84_9_reg_3174                 |  32|   0|   32|          0|
    |trunc_ln84_reg_3129                   |  32|   0|   32|          0|
    |trunc_ln84_s_reg_3179                 |  32|   0|   32|          0|
    |trunc_ln86_1_reg_3336                 |   4|   0|    4|          0|
    |trunc_ln86_reg_3318                   |   4|   0|    4|          0|
    |trunc_ln87_10_reg_3306                |   4|   0|    4|          0|
    |trunc_ln87_11_reg_3310                |   4|   0|    4|          0|
    |trunc_ln87_12_reg_3314                |   4|   0|    4|          0|
    |trunc_ln87_reg_3294                   |   4|   0|    4|          0|
    |icmp_ln86_1_reg_3100                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1041|  32| 1022|         44|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_82_4_VITIS_LOOP_83_5|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|v1_address0           |  out|   12|   ap_memory|                                                   v1|         array|
|v1_ce0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d0                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_address1           |  out|   12|   ap_memory|                                                   v1|         array|
|v1_ce1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d1                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_1_address0         |  out|   12|   ap_memory|                                                 v1_1|         array|
|v1_1_ce0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d0               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_1_address1         |  out|   12|   ap_memory|                                                 v1_1|         array|
|v1_1_ce1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d1               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_2_address0         |  out|   12|   ap_memory|                                                 v1_2|         array|
|v1_2_ce0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d0               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_2_address1         |  out|   12|   ap_memory|                                                 v1_2|         array|
|v1_2_ce1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d1               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_3_address0         |  out|   12|   ap_memory|                                                 v1_3|         array|
|v1_3_ce0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d0               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_3_address1         |  out|   12|   ap_memory|                                                 v1_3|         array|
|v1_3_ce1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d1               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_4_address0         |  out|   12|   ap_memory|                                                 v1_4|         array|
|v1_4_ce0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d0               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_4_address1         |  out|   12|   ap_memory|                                                 v1_4|         array|
|v1_4_ce1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d1               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_5_address0         |  out|   12|   ap_memory|                                                 v1_5|         array|
|v1_5_ce0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d0               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_5_address1         |  out|   12|   ap_memory|                                                 v1_5|         array|
|v1_5_ce1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d1               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_6_address0         |  out|   12|   ap_memory|                                                 v1_6|         array|
|v1_6_ce0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d0               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_6_address1         |  out|   12|   ap_memory|                                                 v1_6|         array|
|v1_6_ce1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d1               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_7_address0         |  out|   12|   ap_memory|                                                 v1_7|         array|
|v1_7_ce0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d0               |  out|   32|   ap_memory|                                                 v1_7|         array|
|v1_7_address1         |  out|   12|   ap_memory|                                                 v1_7|         array|
|v1_7_ce1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d1               |  out|   32|   ap_memory|                                                 v1_7|         array|
|v1_8_address0         |  out|   12|   ap_memory|                                                 v1_8|         array|
|v1_8_ce0              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_we0              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_d0               |  out|   32|   ap_memory|                                                 v1_8|         array|
|v1_8_address1         |  out|   12|   ap_memory|                                                 v1_8|         array|
|v1_8_ce1              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_we1              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_d1               |  out|   32|   ap_memory|                                                 v1_8|         array|
|v1_9_address0         |  out|   12|   ap_memory|                                                 v1_9|         array|
|v1_9_ce0              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_we0              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_d0               |  out|   32|   ap_memory|                                                 v1_9|         array|
|v1_9_address1         |  out|   12|   ap_memory|                                                 v1_9|         array|
|v1_9_ce1              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_we1              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_d1               |  out|   32|   ap_memory|                                                 v1_9|         array|
|sext_ln82             |   in|   58|     ap_none|                                            sext_ln82|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

