--******************************************************************************
--	Filename:		RL_Decompressor.vhd
--	Project:		SAYAC Testing 
--  Version:		0.90
--	History:
--	Date:			18 November 2023
--	Last Author: 	Delaram
--  Copyright (C) 2023 University of Tehran
--  This source file may be used and distributed without
--  restriction provided that this copyright statement is not
--  removed from the file and that any derivative work contains
--  the original copyright notice and the associated disclaimer.
--
--******************************************************************************
--	File content description:
--	Integration of "RL_Decoder", "Synch1", and "Synch2"                              
--******************************************************************************

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE STD.TEXTIO.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;

ENTITY RL_Decompressor IS
    GENERIC (
        TV_Length    : INTEGER := 293;
        TS_Length    : INTEGER := 398;
        CMPTS_Length : INTEGER := 162687
        );
    PORT(
        clk      : IN STD_LOGIC;
        rst      : IN STD_LOGIC;
        start    : IN STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (TV_Length-1 DOWNTO 0);
        valid    : OUT STD_LOGIC;
        Do       : OUT STD_LOGIC
    );
END ENTITY RL_Decompressor;

ARCHITECTURE ARCH OF RL_Decompressor IS
	SIGNAL d_in     : STD_LOGIC := '0';
    SIGNAL ready    : STD_LOGIC := '0';
    SIGNAL diff_out : STD_LOGIC := '0';
    SIGNAL load     : STD_LOGIC := '0';
    SIGNAL shift    : STD_LOGIC := '0';
    SIGNAL lcw      : STD_LOGIC_VECTOR (2 DOWNTO 0) := "011";
BEGIN	

    Synch_1_INST : ENTITY WORK.Synch1(DP_ARC) 
        GENERIC MAP (CMPTS_Length)
        PORT MAP (
            clk   => clk, 
            rst   => rst, 
            d_in  => d_in, 
            ready => ready
            );

    RL_Decoder_INST : ENTITY WORK.RL_Decoder_TOP(TOP_ARC) 
        GENERIC MAP (TV_Length, TS_Length)
        PORT MAP (
            clk      => clk, 
            rst      => rst, 
            d_in     => d_in, 
            start    => start,
            lcw      => lcw, 
            valid    => valid,
            ready    => ready, 
            diff_out => diff_out
            );

    Synch_2_INST : ENTITY WORK.Synch2(ARC) 
        GENERIC MAP (TV_Length)
        PORT MAP (
            clk      => clk, 
            rst      => rst,
            valid    => valid,
            diff_in  => diff_out,
            shift    => shift,
            data_out => data_out,
            Do       => Do
            );
    shift <= '1' WHEN valid = '1' ELSE '0';
END ARCHITECTURE ARCH;