
---------- Begin Simulation Statistics ----------
final_tick                               1033096170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701580                       # Number of bytes of host memory used
host_op_rate                                    59092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18775.74                       # Real time elapsed on the host
host_tick_rate                               55022935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105879281                       # Number of instructions simulated
sim_ops                                    1109504650                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033096                       # Number of seconds simulated
sim_ticks                                1033096170000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.452858                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              142856117                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163352142                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12717936                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        222948484                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18418667                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18952394                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          533727                       # Number of indirect misses.
system.cpu0.branchPred.lookups              284824727                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863359                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8458132                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260694745                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29281326                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88970946                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050792946                       # Number of instructions committed
system.cpu0.commit.committedOps            1052606941                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1907773949                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1389517078     72.83%     72.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316570614     16.59%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71390714      3.74%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67787286      3.55%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19910941      1.04%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7390497      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2432267      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3493226      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29281326      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1907773949                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858052                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015981288                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326225955                       # Number of loads committed
system.cpu0.commit.membars                    3625354                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625360      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583942410     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328037426     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127160303     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052606941                       # Class of committed instruction
system.cpu0.commit.refs                     455197753                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050792946                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052606941                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.962542                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.962542                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            306671564                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4268122                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141476085                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1164859948                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               802828672                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                800900323                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8469647                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7821385                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5477551                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  284824727                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                203690789                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1116697400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6012047                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1190130668                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           69                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25458922                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138115                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         794920651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161274784                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577110                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1924347757                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.621208                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1082954875     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               617839461     32.11%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134678201      7.00%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68765526      3.57%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9521579      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5339579      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1513952      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816534      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918050      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1924347757                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                      137877264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8557748                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269430010                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.535418                       # Inst execution rate
system.cpu0.iew.exec_refs                   482927181                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133786995                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              256761500                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359001974                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3584341                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3442730                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140033331                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1141561211                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349140186                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8000789                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1104151748                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1973324                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3254232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8469647                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7261383                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       108707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15946080                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45815                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12870                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4278945                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32776019                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11061533                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12870                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1159453                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7398295                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455444778                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1094307274                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883359                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402321242                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.530644                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094391874                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1350088269                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699158954                       # number of integer regfile writes
system.cpu0.ipc                              0.509543                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509543                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626872      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611140803     54.95%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034805      0.72%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811545      0.16%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353913646     31.82%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133624807     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112152538                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               118                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2137409                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001922                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 397512     18.60%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1593614     74.56%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               146281      6.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1110663013                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4150914120                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1094307222                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1230527472                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1130815082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112152538                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10746129                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88954266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           124001                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5304729                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49318037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1924347757                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801608                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1114858064     57.93%     57.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565103861     29.37%     87.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201172592     10.45%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33356822      1.73%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6344155      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2340729      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             789120      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             241270      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             141144      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1924347757                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539297                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26637734                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4770058                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359001974                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140033331                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2062225021                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3968169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              275493642                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670641870                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10575169                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               813768402                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8995643                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29417                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1410049508                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1153386084                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          739636938                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                793779432                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12194950                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8469647                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32699115                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68995060                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1410049468                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        137519                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4695                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21952289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4692                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3020051478                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2299745631                       # The number of ROB writes
system.cpu0.timesIdled                       25725453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.577902                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9720178                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10169901                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1871025                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19021187                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            304140                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         422114                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          117974                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20636548                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4827                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811195                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1096740                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204292                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1220973                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21910736                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55086335                       # Number of instructions committed
system.cpu1.commit.committedOps              56897709                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    323866432                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.825672                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    300419028     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11575124      3.57%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3735060      1.15%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3726796      1.15%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1026802      0.32%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       314242      0.10%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1712974      0.53%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       135433      0.04%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1220973      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    323866432                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502770                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52983383                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127410                       # Number of loads committed
system.cpu1.commit.membars                    3622517                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622517      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32017691     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938605     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318755      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56897709                       # Class of committed instruction
system.cpu1.commit.refs                      21257372                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55086335                       # Number of Instructions Simulated
system.cpu1.committedOps                     56897709                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.945870                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.945870                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            281539180                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               780436                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8759883                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86675836                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12006388                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28102669                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1097219                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1126244                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4578032                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20636548                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12722622                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311569035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               115592                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99850170                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3743008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063005                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13882926                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10024318                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304852                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         327323488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.317201                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.815802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               268794874     82.12%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31287428      9.56%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16458387      5.03%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5889960      1.80%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2962850      0.91%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485054      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  441372      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      95      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3468      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           327323488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         212700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1162915                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14702541                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196176                       # Inst execution rate
system.cpu1.iew.exec_refs                    22469537                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5211781                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              243310716                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22478539                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711990                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1737503                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7084993                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78799530                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17257756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           773089                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64254611                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1538657                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1561671                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1097219                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5093695                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          290496                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8564                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          484                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2883                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6351129                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1955031                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           484                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201655                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        961260                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36355194                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63814001                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851757                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30965789                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194830                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63828758                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80273439                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42377606                       # number of integer regfile writes
system.cpu1.ipc                              0.168184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622618      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38793132     59.66%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19197349     29.52%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3414459      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65027700                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1902833                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029262                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 315619     16.59%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1432926     75.30%     91.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154286      8.11%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63307901                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         459394540                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63813989                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100701744                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70664522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65027700                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135008                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21901820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112845                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700751                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14828949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    327323488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198665                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657216                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          287451762     87.82%     87.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26280795      8.03%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7207371      2.20%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2931100      0.90%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2490438      0.76%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             392849      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             411288      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117942      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39943      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      327323488                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198536                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16088269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1936595                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22478539                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7084993                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       327536188                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1738647818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              260916106                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38001637                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10822794                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14322867                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1525813                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19628                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102099832                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82940845                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55850651                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28526964                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8915499                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1097219                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22428616                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17849014                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102099820                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31716                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23367581                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   401453709                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161078877                       # The number of ROB writes
system.cpu1.timesIdled                           2555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2867501                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11899                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2982088                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10215780                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5828428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11619551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1930987                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38508                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59156388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3787714                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118298533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3826222                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3384190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2751737                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3039255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2443626                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2443621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3384190                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17447362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17447362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    549091072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               549091072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5828559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5828559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5828559                       # Request fanout histogram
system.membus.respLayer1.occupancy        30641796523                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24260053635                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    248011062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   388488079.978877                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        75000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1024756000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1031112081500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1984088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172108432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172108432                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172108432                       # number of overall hits
system.cpu0.icache.overall_hits::total      172108432                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31582357                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31582357                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31582357                       # number of overall misses
system.cpu0.icache.overall_misses::total     31582357                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412388835996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412388835996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412388835996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412388835996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    203690789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    203690789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    203690789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    203690789                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155050                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155050                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155050                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155050                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13057.569959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13057.569959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13057.569959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13057.569959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2996                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29797977                       # number of writebacks
system.cpu0.icache.writebacks::total         29797977                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1784347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1784347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1784347                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1784347                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29798010                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29798010                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29798010                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29798010                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366021824998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366021824998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366021824998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366021824998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.146290                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.146290                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.146290                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.146290                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12283.431847                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12283.431847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12283.431847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12283.431847                       # average overall mshr miss latency
system.cpu0.icache.replacements              29797977                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172108432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172108432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31582357                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31582357                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412388835996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412388835996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    203690789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    203690789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155050                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155050                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13057.569959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13057.569959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1784347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1784347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29798010                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29798010                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366021824998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366021824998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.146290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.146290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12283.431847                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12283.431847                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          201906143                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29797977                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.775834                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        437179587                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       437179587                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410899284                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410899284                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410899284                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410899284                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44748293                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44748293                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44748293                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44748293                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1048793201892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1048793201892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1048793201892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1048793201892                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455647577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455647577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455647577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455647577                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098208                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23437.613629                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23437.613629                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23437.613629                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23437.613629                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5682339                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       325186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           126524                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4208                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.911155                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.278042                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27612475                       # number of writebacks
system.cpu0.dcache.writebacks::total         27612475                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17887117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17887117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17887117                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17887117                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26861176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26861176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26861176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26861176                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 462627942364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 462627942364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 462627942364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 462627942364                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058952                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17222.922122                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17222.922122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17222.922122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17222.922122                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27612475                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295500739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295500739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32989609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32989609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 662291439000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 662291439000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328490348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328490348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20075.758976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20075.758976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11146336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11146336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21843273                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21843273                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 331873903000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 331873903000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15193.414604                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15193.414604                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115398545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115398545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11758684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11758684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 386501762892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 386501762892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127157229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127157229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32869.474415                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32869.474415                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6740781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6740781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5017903                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5017903                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 130754039364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 130754039364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039462                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039462                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26057.506366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26057.506366                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431067                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431067                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6762.711864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6762.711864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004765                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004765                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       664500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       664500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4815.217391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4815.217391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3815.217391                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3815.217391                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050702                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050702                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760777                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760777                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65688112000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65688112000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419976                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419976                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86343.451498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86343.451498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760775                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760775                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64927331500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64927331500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419975                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419975                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85343.671256                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85343.671256                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987586                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439576404                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27621721                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.914157                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987586                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942552337                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942552337                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29731485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25505694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              278462                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55516453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29731485                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25505694                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                812                       # number of overall hits
system.l2.overall_hits::.cpu1.data             278462                       # number of overall hits
system.l2.overall_hits::total                55516453                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2106046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1448345                       # number of demand (read+write) misses
system.l2.demand_misses::total                3622734                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66523                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2106046                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1820                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1448345                       # number of overall misses
system.l2.overall_misses::total               3622734                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5686139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 202218744476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    159594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145067423496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     353131901472                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5686139500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 202218744476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    159594000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145067423496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    353131901472                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29798008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27611740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59139187                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29798008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27611740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59139187                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.691489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061258                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.691489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061258                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85476.293913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96018.199259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87689.010989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100160.820451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97476.629935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85476.293913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96018.199259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87689.010989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100160.820451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97476.629935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8179                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       144                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      56.798611                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1876527                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2751737                       # number of writebacks
system.l2.writebacks::total                   2751737                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101350                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101350                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2037308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1415737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3521384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2037308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1415737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2327611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5848995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5020712001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 176623128981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127789233996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 309574468978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5020712001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 176623128981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127789233996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 189610150898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 499184619876                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.691489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.819858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.691489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.819858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098902                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75477.863483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86694.367754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77689.010989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90263.399202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87912.726638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75477.863483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86694.367754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77689.010989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90263.399202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81461.271191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85345.366149                       # average overall mshr miss latency
system.l2.replacements                        9592803                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7430164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7430164                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7430164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7430164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51591294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51591294                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51591294                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51591294                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2327611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2327611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 189610150898                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 189610150898                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81461.271191                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81461.271191                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.884615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4822.580645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       617500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       452500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1070000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19919.354839                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19673.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19814.814815                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       324500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       402500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20281.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20125                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4363768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           118796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4482564                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1418770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1102232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2521002                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 137087259487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110448279999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247535539486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5782538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7003566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.245354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96624.019036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100204.203833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98189.346730                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51582                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27202                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            78784                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1367188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1075030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2442218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 119036008990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96850734999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215886743989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.236434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.880430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87066.306163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90091.192803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88397.818700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29731485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29732297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5686139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    159594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5845733500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29798008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29800640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.691489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85476.293913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87689.010989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85535.219408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5020712001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141394000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5162106001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.691489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75477.863483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77689.010989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75536.750626                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21141926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       159666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21301592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       687276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       346113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1033389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65131484989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34619143497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99750628486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21829202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22334981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.684317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94767.582440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100022.661665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96527.666238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       670120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       340707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1010827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  57587119991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30938498997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88525618988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.673628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85935.533921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90806.760639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87577.418280                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                35                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          190                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             198                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4548000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       192500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4740500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           233                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.859729                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.849785                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23936.842105                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24062.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23941.919192                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2732999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2830999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.633484                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.416667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.622318                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19521.421429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19524.131034                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                   120348288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9592890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.545572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.791494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.503856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.387265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.644154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.671271                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.559242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.229239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 954880602                       # Number of tag accesses
system.l2.tags.data_accesses                954880602                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4257152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     130442816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        116480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90642816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147520640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          372979904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4257152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       116480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4373632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176111168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176111168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2038169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1416294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2305010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5827811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2751737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2751737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4120770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126263962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           112748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87738991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    142794683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361031156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4120770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       112748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4233519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170469287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170469287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170469287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4120770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126263962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          112748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87738991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    142794683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            531500443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2716324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1991144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1395422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2301528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007063117750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12835593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2555150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5827811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2751737                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5827811                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2751737                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  71382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35413                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            280069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            283036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            309336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            646466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            359068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            414932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            377051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            391982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            426408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            391358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           335186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           307291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           370140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           283106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           281811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           299189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            203188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           172980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172992558140                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28782145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            280925601890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30052.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48802.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3769224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1596367                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5827811                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2751737                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2116490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1342302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  627741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  494565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  421378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  211942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  158591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  125208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 139862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 178108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3107136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.519084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.672588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.968860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1906967     61.37%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       549505     17.69%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       259596      8.35%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       150646      4.85%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55748      1.79%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32327      1.04%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18874      0.61%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15382      0.50%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118091      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3107136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.542590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.085118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.345336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166646    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.299747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.851126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145350     87.22%     87.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2410      1.45%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12227      7.34%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4512      2.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1465      0.88%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              480      0.29%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              150      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              368411456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4568448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173843456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               372979904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176111168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       356.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1033096061000                       # Total gap between requests
system.mem_ctrls.avgGap                     120413.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4256960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    127433216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       116480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89307008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147297792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173843456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4120584.436974536162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123350777.691877409816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 112748.457871061502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86445977.241402402520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 142578974.036850780249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168274223.686261445284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2038169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1416294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2305010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2751737                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2265488310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  92596870776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65345271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69159968768                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 116837928765                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24560611877006                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34058.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45431.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35904.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48831.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50688.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8925493.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11141413080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5921793900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19238651460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7205990760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81551664480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     207975018210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     221572071840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       554606603730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.839280                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 573736802510                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34497320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 424862047490                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11043580800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5869787220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21862251600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6973116120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81551664480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     309430987740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136135465920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       572866853880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.514546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 350537531501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34497320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 648061318499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10104432476.744186                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46710612339.994583                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347054301500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164114977000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 868981193000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12719715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12719715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12719715                       # number of overall hits
system.cpu1.icache.overall_hits::total       12719715                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2907                       # number of overall misses
system.cpu1.icache.overall_misses::total         2907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    187723499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    187723499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    187723499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    187723499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12722622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12722622                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12722622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12722622                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000228                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000228                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64576.367045                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64576.367045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64576.367045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64576.367045                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2600                       # number of writebacks
system.cpu1.icache.writebacks::total             2600                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          275                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2632                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2632                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172723000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172723000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65624.240122                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65624.240122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65624.240122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65624.240122                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2600                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12719715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12719715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    187723499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    187723499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12722622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12722622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64576.367045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64576.367045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2632                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2632                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65624.240122                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65624.240122                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989209                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12664465                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2600                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4870.948077                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347028500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989209                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25447876                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25447876                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16411599                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16411599                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16411599                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16411599                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3794781                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3794781                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3794781                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3794781                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347642641506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347642641506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347642641506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347642641506                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20206380                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20206380                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20206380                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20206380                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187801                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187801                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187801                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187801                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91610.725759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91610.725759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91610.725759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91610.725759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1219368                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20233                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2843                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.266298                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.983468                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726347                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726347                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2766755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2766755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2766755                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2766755                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1028026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1028026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1028026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1028026                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90386113575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90386113575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90386113575                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90386113575                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87922.011287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87922.011287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87922.011287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87922.011287                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726347                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14597010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14597010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2291047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2291047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178395082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178395082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16888057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16888057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77866.181925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77866.181925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1785038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1785038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       506009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       506009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  37423471500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37423471500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73958.114381                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73958.114381                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1814589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1814589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1503734                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1503734                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169247559006                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169247559006                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112551.527734                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112551.527734                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       981717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       981717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522017                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522017                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52962642075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52962642075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101457.695966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101457.695966                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6646500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6646500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350109                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350109                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41540.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41540.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3002000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3002000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69813.953488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69813.953488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       935500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       935500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.263514                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263514                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7995.726496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7995.726496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       819500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       819500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.263514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.263514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7004.273504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7004.273504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61826098000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61826098000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811195                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811195                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390986                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390986                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87306.376747                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87306.376747                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61117947000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61117947000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390986                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390986                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86306.376747                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86306.376747                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.502659                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19247391                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1736069                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.086766                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347040000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.502659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45773048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45773048                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1033096170000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52136376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10181901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51709223                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6841066                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3957707                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7021880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7021880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29800642                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22335735                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          233                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89393994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82846568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5189547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177437973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3814142976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3534349248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       334848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221001728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7569828800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13570101                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177331840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72709623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079990                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66935529     92.06%     92.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5733631      7.89%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38975      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1488      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72709623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118288681943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41435098462                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44733410061                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604887730                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3950495                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1617921278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703168                       # Number of bytes of host memory used
host_op_rate                                   141577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10096.43                       # Real time elapsed on the host
host_tick_rate                               57923952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425797527                       # Number of instructions simulated
sim_ops                                    1429424308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.584825                       # Number of seconds simulated
sim_ticks                                584825108500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887016                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93939150                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94045406                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3574665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102845167                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5218                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12559                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7341                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104322281                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1630                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           763                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3572923                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60051051                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13830514                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121530316                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262701670                       # Number of instructions committed
system.cpu0.commit.committedOps             262702302                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1146818350                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.229071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.167033                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1084431599     94.56%     94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11948608      1.04%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20242450      1.77%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2278688      0.20%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1124481      0.10%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1079438      0.09%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       284500      0.02%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11598072      1.01%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13830514      1.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1146818350                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10411                       # Number of function calls committed.
system.cpu0.commit.int_insts                261461281                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81085989                       # Number of loads committed
system.cpu0.commit.membars                        998                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1049      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180343055     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81086696     30.87%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270148      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262702302                       # Class of committed instruction
system.cpu0.commit.refs                      82356938                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262701670                       # Number of Instructions Simulated
system.cpu0.committedOps                    262702302                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.440495                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.440495                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            951043408                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1815                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81213789                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             406062055                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49572016                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                140610162                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3573295                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3387                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20094681                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104322281                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95088435                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1064622259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1033992                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     464551773                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7150074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089430                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96696250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93944368                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.398235                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1164893562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               820842991     70.47%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               239608233     20.57%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96749664      8.31%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3346991      0.29%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2329864      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12941      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2001103      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     459      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1316      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1164893562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1632021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3694504                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73142448                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.451448                       # Inst execution rate
system.cpu0.iew.exec_refs                   298683595                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1291500                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               94029890                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119076754                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2006                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2087730                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1676558                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          380683456                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297392095                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3138343                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            526625114                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                951338                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            598397476                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3573295                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            599595759                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19399446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1251                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37990765                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       405609                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       652581                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3041923                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277355470                       # num instructions consuming a value
system.cpu0.iew.wb_count                    324762144                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744029                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206360636                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.278401                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     325672072                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               635995845                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251244680                       # number of integer regfile writes
system.cpu0.ipc                              0.225200                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225200                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1315      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228844957     43.20%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1299      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  247      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299574185     56.55%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1341133      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             529763456                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39588059                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.074728                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2183581      5.52%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37403553     94.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  925      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             569349880                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2270564598                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    324761825                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        498664407                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 380680383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                529763456                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3073                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      117981157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6556704                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           231                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     75064206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1164893562                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.454774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.192067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          948725035     81.44%     81.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94718819      8.13%     89.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38764574      3.33%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18354416      1.58%     94.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           34900476      3.00%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19413191      1.67%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5875037      0.50%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2601952      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1540062      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1164893562                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.454138                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2367470                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          522945                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119076754                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1676558                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1166525583                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3124634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              701782451                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201386256                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25094287                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                60012377                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             242162007                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               293055                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            525683747                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             391988681                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          302303337                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146801823                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1154194                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3573295                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            252630777                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100917089                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       525683435                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92839                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1214                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                120892213                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1206                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1517217256                       # The number of ROB reads
system.cpu0.rob.rob_writes                  786552912                       # The number of ROB writes
system.cpu0.timesIdled                          16928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  266                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.481869                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16279033                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16363819                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2193629                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28039820                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4290                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21390                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17100                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29741576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          409                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           460                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2193397                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13128148                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3296814                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48056933                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57216576                       # Number of instructions committed
system.cpu1.commit.committedOps              57217356                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    186197287                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.307294                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.260856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    168026376     90.24%     90.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7615575      4.09%     94.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4086216      2.19%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       884761      0.48%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       670820      0.36%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       758163      0.41%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        83475      0.04%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       775087      0.42%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3296814      1.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    186197287                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55977687                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13959325                       # Number of loads committed
system.cpu1.commit.membars                       1134                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1134      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41878923     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13959785     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1377274      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57217356                       # Class of committed instruction
system.cpu1.commit.refs                      15337059                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57216576                       # Number of Instructions Simulated
system.cpu1.committedOps                     57217356                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.398160                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.398160                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            120334216                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  241                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13861955                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             117845923                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15592237                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53214760                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2202089                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  963                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2840447                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29741576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17939883                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    173422387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               615234                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138227157                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4404642                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152967                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18559041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16283323                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.710931                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194183749                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.711846                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.106196                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               111341645     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49830760     25.66%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22810505     11.75%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4008001      2.06%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3182989      1.64%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   38970      0.02%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2970279      1.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     541      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194183749                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         247339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2337948                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18126222                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.450849                       # Inst execution rate
system.cpu1.iew.exec_refs                    25758339                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1539616                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               55615870                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26067383                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1579                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3422917                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2444254                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          104859549                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24218723                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1865965                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87658975                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                364893                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             35949524                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2202089                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36563068                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       646447                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          279719                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          908                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8556                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12108058                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1066520                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8556                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1253571                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1084377                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66027995                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81467662                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.730826                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48254967                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.419005                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81831946                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113299523                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62169528                       # number of integer regfile writes
system.cpu1.ipc                              0.294277                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.294277                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1326      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62934255     70.30%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2851      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24961304     27.88%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1625044      1.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89524940                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1012730                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011312                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 212408     20.97%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                800065     79.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  257      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90536344                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         374568821                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81467662                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152510265                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104856672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89524940                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47642193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           322462                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32115045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194183749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.461032                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          147086024     75.75%     75.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24450304     12.59%     88.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12537294      6.46%     94.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4443798      2.29%     97.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3477172      1.79%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1126536      0.58%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             553814      0.29%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266054      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             242753      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194183749                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.460446                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5035333                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          929898                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26067383                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2444254                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu1.numCycles                       194431088                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   975103020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98859852                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42713765                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3275721                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18209658                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18206092                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               247294                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            151738604                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             112993514                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           85992002                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52540890                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1165668                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2202089                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22310497                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43278237                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       151738604                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         60763                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1249                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11256170                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1248                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   288174346                       # The number of ROB reads
system.cpu1.rob.rob_writes                  218545286                       # The number of ROB writes
system.cpu1.timesIdled                           2390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29963187                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               264832                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            31354607                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              56496209                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46353744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      92600282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       385498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       101772                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25339267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21624903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50678744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21726675                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           46309244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       419755                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45827181                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1587                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            454                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42060                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      46309244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    138951586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              138951586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2993347840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2993347840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1318                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46353345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46353345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46353345                       # Request fanout histogram
system.membus.respLayer1.occupancy       238853815581                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105312199982                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   584825108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   584825108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    82227710.526316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   36335108.962467                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       158500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100211000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   583262782000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1562326500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95071750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95071750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95071750                       # number of overall hits
system.cpu0.icache.overall_hits::total       95071750                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16685                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16685                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16685                       # number of overall misses
system.cpu0.icache.overall_misses::total        16685                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1274401999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1274401999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1274401999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1274401999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95088435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95088435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95088435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95088435                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76380.101828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76380.101828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76380.101828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76380.101828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1042                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15286                       # number of writebacks
system.cpu0.icache.writebacks::total            15286                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1399                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1399                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1399                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1399                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15286                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15286                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1172345499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1172345499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1172345499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1172345499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76694.066401                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76694.066401                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76694.066401                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76694.066401                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15286                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95071750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95071750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1274401999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1274401999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95088435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95088435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76380.101828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76380.101828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1399                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1399                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1172345499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1172345499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76694.066401                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76694.066401                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95087334                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15318                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6207.555425                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190192156                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190192156                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66413050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66413050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66413050                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66413050                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36855643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36855643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36855643                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36855643                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2839921323163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2839921323163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2839921323163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2839921323163                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103268693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103268693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103268693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103268693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.356891                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.356891                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.356891                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.356891                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77055.264594                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77055.264594                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77055.264594                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77055.264594                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    874948760                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       155713                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19639042                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3434                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.551499                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.344496                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23273882                       # number of writebacks
system.cpu0.dcache.writebacks::total         23273882                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13579931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13579931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13579931                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13579931                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23275712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23275712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23275712                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23275712                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2047829473852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2047829473852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2047829473852                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2047829473852                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225390                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225390                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225390                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225390                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87981.389091                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87981.389091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87981.389091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87981.389091                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23273882                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65570621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65570621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36428650                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36428650                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2810115990500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2810115990500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101999271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101999271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.357146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.357146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77140.272574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77140.272574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13197245                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13197245                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23231405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23231405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2044912024500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2044912024500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88023.605309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88023.605309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       842429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        842429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       426993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       426993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29805332663                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29805332663                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.336368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.336368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69802.860148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69802.860148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       382686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       382686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44307                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44307                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2917449352                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2917449352                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034903                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034903                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65846.239917                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65846.239917                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6545000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6545000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.171563                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.171563                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44828.767123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44828.767123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        21750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.310935                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.310935                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4750                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4750                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       885000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       885000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.310935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.310935                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       408000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       408000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          763                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          763                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.133683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.133683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         4000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       306000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       306000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.133683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.133683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999290                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89692978                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23274587                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.853687                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999290                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229816687                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229816687                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2963825                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              304233                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3269587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1291                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2963825                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                238                       # number of overall hits
system.l2.overall_hits::.cpu1.data             304233                       # number of overall hits
system.l2.overall_hits::total                 3269587                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20308333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1739787                       # number of demand (read+write) misses
system.l2.demand_misses::total               22064335                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13995                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20308333                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2220                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1739787                       # number of overall misses
system.l2.overall_misses::total              22064335                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1133644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1968206195850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 185185658623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2154715964473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1133644000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1968206195850                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190466000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 185185658623                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2154715964473                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23272158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25333922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23272158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25333922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.915544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.872645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.903173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870940                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.915544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.872645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.903173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870940                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81003.501250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96916.186860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85795.495495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106441.569355                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97656.057365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81003.501250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96916.186860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85795.495495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106441.569355                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97656.057365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             182142                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6899                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.401218                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  24563163                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              419751                       # number of writebacks
system.l2.writebacks::total                    419751                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1074966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1097137                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1074966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1097137                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19233367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1717645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20967198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19233367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1717645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25572231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         46539429                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    993084500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1719758297382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    167505504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 166738421136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1887657308522                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    993084500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1719758297382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    167505504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 166738421136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1972235957300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3859893265822                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.914497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.826454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.897884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.914497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.826454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.897884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.837040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71041.168896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89415.352880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75897.373811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97073.854688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90029.068668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71041.168896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89415.352880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75897.373811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97073.854688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77124.125670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82938.131145                       # average overall mshr miss latency
system.l2.replacements                       67762317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481285                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       481289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24474003                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24474003                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24474004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24474004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25572231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25572231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1972235957300                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1972235957300                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77124.125670                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77124.125670                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                689                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3256000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       789500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4045500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.839404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.938144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6422.090730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4337.912088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5871.552975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          502                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           682                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10301500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14215500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.831126                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.927835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20520.916335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21744.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20843.841642                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        33000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        33000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         5500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       123500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       530500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       654000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        24700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19648.148148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29674                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2673956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2499043500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5173000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.675675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.629100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91882.224589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93814.982356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92805.884464                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6866                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13679                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2091745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1932443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4024188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.516264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.468200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94070.201475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97475.081967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95675.055277                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1133644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1324110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.915544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.903173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81003.501250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85795.495495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81659.574468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    993084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    167505504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1160590004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.914497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.897884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71041.168896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75897.373811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71703.324107                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2949856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       288528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3238384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20279231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1713149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        21992380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1965532239350                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 182686615123                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2148218854473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23229087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25230764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96923.410920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106637.901971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97680.144417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1068100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15329                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1083429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19211131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1697820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20908951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1717666552382                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 164805977636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1882472530018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.827029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.848199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89409.965107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97069.169662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90031.897345                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    74593888                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  67762381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.171287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.014506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.893219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.994680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.922126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.330801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.405033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 470085541                       # Number of tag accesses
system.l2.tags.data_accesses                470085541                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        894656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1231968768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        141248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109945024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1623533760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2966483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       894656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       141248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1035904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26864320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19249512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1717891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25367715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46351304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       419755                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             419755                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1529784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2106559295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           241522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        187996415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2776101327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5072428343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1529784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       241522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1771306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45935647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45935647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45935647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1529784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2106559295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          241522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       187996415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2776101327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5118363990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19195113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1701535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25356116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034215867750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            75993186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    46351304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419756                       # Number of write requests accepted
system.mem_ctrls.readBursts                  46351304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26495                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            847539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            734846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            701053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            696108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4692040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7154597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7231167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5857879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5812770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4973942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2618714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1141667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1046522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           983681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           894387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           882038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1319358318609                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               231344750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2186901131109                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28514.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47264.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38338664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  331874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              46351304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               419756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4552194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6157691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6254985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5801150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5272994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4600212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3753835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2918802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2205719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1636844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1164311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 837208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 513895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 295840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  84489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  39030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7991664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.686966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.070142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.329921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2544693     31.84%     31.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1500930     18.78%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       985094     12.33%     62.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       554944      6.94%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       404152      5.06%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       322324      4.03%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       236554      2.96%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       207115      2.59%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1235858     15.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7991664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1915.339281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    146.735341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36095.019788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24141     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.37626e+06-1.44179e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21379     88.50%     88.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              478      1.98%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1326      5.49%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              584      2.42%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              232      0.96%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               98      0.41%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2961212800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5270656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25168064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2966483456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26864384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5063.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5072.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  584825094500                       # Total gap between requests
system.mem_ctrls.avgGap                      12503.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       894656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1228487232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       141248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108898240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1622791424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25168064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1529783.839641693514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2100606171.220844507217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 241521.777959025494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 186206505.872002929449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2774831997.487672805786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43035197.419195622206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19249512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1717891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25367715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       419756                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    414983513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 921018571533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75803764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  95542325314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1169849446985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14572068055541                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29686.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47846.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34346.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55616.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46115.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34715568.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24091602360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12804990330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        131045567940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          973561320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46165610400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     260762896620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4983034080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       480827263050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        822.172742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10445525826                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19528600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 554850982674                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32968871460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17523374550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        199314735060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1079208900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46165610400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     263925817500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2319521760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       563297139630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        963.189048                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3722473963                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19528600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 561574034537                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3028631332.298137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6086396778.696714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15443155500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97215464000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 487609644500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17937330                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17937330                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17937330                       # number of overall hits
system.cpu1.icache.overall_hits::total       17937330                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2553                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2553                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2553                       # number of overall misses
system.cpu1.icache.overall_misses::total         2553                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    205845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    205845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    205845500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    205845500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17939883                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17939883                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17939883                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17939883                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80628.867998                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80628.867998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80628.867998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80628.867998                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2458                       # number of writebacks
system.cpu1.icache.writebacks::total             2458                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           95                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2458                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2458                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197465000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197465000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197465000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197465000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80335.638731                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80335.638731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80335.638731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80335.638731                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2458                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17937330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17937330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    205845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    205845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17939883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17939883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80628.867998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80628.867998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197465000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197465000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80335.638731                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80335.638731                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17997670                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2490                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7227.979920                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35882224                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35882224                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15854808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15854808                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15854808                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15854808                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4962852                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4962852                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4962852                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4962852                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 381636154774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 381636154774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 381636154774                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 381636154774                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20817660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20817660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20817660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20817660                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.238396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.238396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.238396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.238396                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76898.556470                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76898.556470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76898.556470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76898.556470                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     41296611                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        33833                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           684141                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.362719                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.372460                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044715                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044715                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2916287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2916287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2916287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2916287                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046565                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046565                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 192861704817                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 192861704817                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 192861704817                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 192861704817                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098309                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098309                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098309                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098309                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94236.784474                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94236.784474                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94236.784474                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94236.784474                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044715                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14901197                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14901197                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4539992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4539992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 351987617000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 351987617000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19441189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19441189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.233524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.233524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77530.448732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77530.448732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2535951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2535951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2004041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2004041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 190102841000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 190102841000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94859.756362                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94859.756362                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       953611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        953611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       422860                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       422860                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29648537774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29648537774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.307206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.307206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70114.311531                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70114.311531                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       380336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       380336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2758863817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2758863817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64877.805874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64877.805874                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12622000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12622000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.182456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80910.256410                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80910.256410                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6796500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6796500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102924                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102924                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77232.954545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77232.954545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          218                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          218                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1634500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1634500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273183                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273183                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7497.706422                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7497.706422                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          218                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          218                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1416500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1416500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.273183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6497.706422                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6497.706422                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       929000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       929000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.341304                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.341304                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5917.197452                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5917.197452                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       772000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       772000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.341304                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.341304                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4917.197452                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4917.197452                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.991574                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17907771                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2046412                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.750814                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.991574                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43685931                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43685931                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 584825108500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25253077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       901040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24855052                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        67342566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43335890                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1695                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25235333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69822709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6135986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76011927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1956608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2978946560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       314624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261679040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3242896832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       111104287                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27168832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        136439915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162822                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              114326227     83.79%     83.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22011916     16.13%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 101772      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          136439915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50676480462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34915566028                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22939479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3072516756                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3693986                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
