#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Sep 28 22:20:53 2024
# Process ID: 3823795
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P
# Command line: vivado
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.log
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 32, Host memory: 676201 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/shares/nct-opt/software/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 7851.008 ; gain = 172.641 ; free physical = 617803 ; free virtual = 645090
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property -dict [list CONFIG.CLK_OUT2_PORT {clk_out_125MHz} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT2_JITTER {107.502}] [get_ips clk_wiz_480p]
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_480p'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_480p'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_480p'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_480p'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_480p'...
catch { config_ip_cache -export [get_ips -all clk_wiz_480p] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci] -no_script -sync -force -quiet
reset_run clk_wiz_480p_synth_1
launch_runs clk_wiz_480p_synth_1 -jobs 64
[Sat Sep 28 22:31:53 2024] Launched clk_wiz_480p_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/clk_wiz_480p_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out_74_25MHz} CONFIG.CLK_OUT2_PORT {clk_out_371_25MHz} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.MMCM_DIVCLK_DIVIDE {10} CONFIG.MMCM_CLKFBOUT_MULT_F {111.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {250.227} CONFIG.CLKOUT1_PHASE_ERROR {394.762} CONFIG.CLKOUT2_JITTER {203.119} CONFIG.CLKOUT2_PHASE_ERROR {394.762}] [get_ips clk_wiz_720p]
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_720p'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_720p'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_720p'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_720p'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_720p'...
catch { config_ip_cache -export [get_ips -all clk_wiz_720p] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci] -no_script -sync -force -quiet
reset_run clk_wiz_720p_synth_1
launch_runs clk_wiz_720p_synth_1 -jobs 64
[Sat Sep 28 22:37:46 2024] Launched clk_wiz_720p_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/clk_wiz_720p_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 22:43:15 2024...
