# fantastic-giggle
This is a design for low power draw applications.

## Boot ROM generation
### Generate a blank BootROM
```shell
$ dd if=/dev/zero of=./rtl_memory16/bootrom.hex bs=4k count=1
```
Edit this in a hex editor to get what you want. This is how we generate 4kB BootROM blanks in house.
### Convert the BootROM to a Verilog hex file
```shell
$ python3 ./utilities/genmem.py ./rtl_memory/bootrom.hex > ./rtl_memory/bootrom.mem
```
This can be put into a Verilog Vivado project as a valid hex file for our memory's `$readmemh`. To include the notice for posterity:
```c
// Autogenerated file by `genmem.py`
// Due to the sparse nature of Verilog HEX files, it is recommended to
// use the `genmem.py` script with a hex file to generate hex files.
// . . .
```
## Shader ISA
```c
// cR - Control Prelude
// cM - Control Multiplier
// cO - Control Opcode
// bD - Barrel Direction
// bM - Barrel Magnitude
// l3 - Enable LOD 3
// l2 - Enable LOD 2
// l1 - Enable LOD 1
// l0 - Enable LOD 0
// mm - Miscellaneous Control Word
```
### Forms
#### Form 1A
```c
// cR cR cR cR | cR cR cR cR
```
### Control Prelude = `8'h00`
Break for debugging; Form 1A.
### Control Prelude = `8'h10` 
Run Multiplier