creg:0.119271590551
cregs:0.072381975388
alias:0.0350806938153
aliased:0.0185297177471
register:0.0181823238786
live:0.0154315673786
loads:0.0140205277873
ambiguously:0.0136566160763
instruction:0.0124780049849
briggs:0.0111578774281
instrs:0.0101435249347
spill:0.0100239947841
coloring:0.00915720200323
allocated:0.00901682129775
stores:0.00768033798732
registers:0.00733461556179
instructions:0.00717574264671
r4:0.00700632274775
file:0.00657650590168
color:0.00628930706451
load:0.00609867344837
pipeline:0.00604562146375
squashed:0.00586446402699
colors:0.00535183169269
doduc:0.00507176246733
subroutine:0.00499756310313
ranges:0.00494057812931
store:0.00468752193446
compiler:0.0046550305228
r6:0.00446733524367
cache:0.00435933364351
objects:0.00428471841947
spilled:0.00427230021347
allocation:0.00393864692119
r5:0.00380707718621
ambiguous:0.00367563098292
optimistic:0.00354296148352
ppm:0.00341784017077
interference:0.00339880766052
21064:0.00329016912011
matching:0.00307789149481
pointer:0.00305713227631
maximal:0.00297950575285
def:0.00286719826353
memory:0.00283797999577
simulator:0.00283226296893
array:0.00279490353308
colored:0.00273064075745
aliasing:0.00273064075745
risc:0.00269938074038
hardware:0.00256887374895
field:0.00256887374895
r3:0.00253476987186
coo85:0.0025109808537
asu86:0.0025109808537
00:0.00248800955297
references:0.00236666514931
aliases:0.00225408356833
members:0.00225283512273
r2:0.00225091046298
match:0.00223407810934
benchmarks:0.00222411557773
robin:0.00222364579658
scalars:0.00221037481986
address:0.00219408351439
alpha:0.00215031500877
tomcatv:0.0021479988823
vpenta:0.00212888162906
superscalar:0.00206695189643
allocating:0.0020349337785
conventional:0.00201591128858
alu:0.00198332536806
counts:0.00191179351922
arrays:0.0018991293448
allocators:0.00188736436386
compile:0.00188036244846
isolation:0.00184966156792
addresses:0.00182749930552
pressure:0.00181729567386
f4:0.00178693409747
decode:0.00175440908127
reduction:0.00172467881124
speculative:0.00168818284723
member:0.00168114716748
swap:0.00165778111489
writes:0.00160847918126
tyson:0.00159103324436
chip:0.00157232676613
dual:0.00152114808494
integrated:0.00150605964047
spilling:0.00150272237889
files:0.00149345073876
renaming:0.00148826165659
stale:0.00146561573643
floating:0.00146171181262
fetch:0.00145263611086
livermore:0.00144841332978
minnesota:0.00144841332978
issued:0.00135119171211
object:0.00134915107388
hit:0.00133963658847
bypass:0.00132221691204
referencing:0.00132221691204
promotion:0.00132221691204
disambiguation:0.00128833887285
allocate:0.00128493288474
pipelined:0.00128493288474
austin:0.00127771170045
round:0.00125771686036
smp88:0.00125549042685
noo92:0.00125549042685
dcoera:0.00125549042685
subr:0.00125549042685
dec93:0.00125549042685
chd89:0.00125549042685
nic89:0.00125549042685
debico2:0.00125549042685
hss94:0.00125549042685
bgg89:0.00125549042685
averts:0.00125549042685
parr:0.00125549042685
dic88:0.00125549042685
byp91:0.00125549042685
hes90:0.00125549042685
debico1:0.00125549042685
dgs93:0.00125549042685
mejia:0.00125549042685
cha82:0.00125549042685
dyeh:0.00125549042685
bri92:0.00125549042685
cck90:0.00125549042685
bck89:0.00125549042685
ste86:0.00125549042685
set51525:0.00125549042685
chi91:0.00125549042685
alat:0.00125549042685
451525:0.00125549042685
interrupts:0.00124756626741
loaded:0.001210992803
gary:0.00121087401146
read:0.00118956915658
routines:0.0011792450746
interprocedural:0.00117750054917
liveness:0.00116187555348
todd:0.00115430213275
miss:0.00114060377843
1096:0.00113498459031
reaping:0.00113498459031
debico:0.00113498459031
terence:0.00113498459031
bergner:0.00113498459031
dec92:0.00113498459031
pccts:0.00113498459031
220:0.00113246141924
processor:0.0011295928556
fewer:0.00112873834159
compilation:0.00112008805407
compilers:0.00111205778886
executed:0.001110721555
75:0.00110723630675
loops:0.00110008642018
formal:0.00109794635663
modifications:0.00108593039106
allocates:0.00107365142527
chaitin:0.00106444081453
squashes:0.00106444081453
postiff:0.00106444081453
compliers:0.00106444081453
retaining:0.00106173543939
stage:0.0010541169625
mips:0.0010445309742
microarchitecture:0.00103896368775
microprocessor:0.00102272976004
stages:0.00101781754871
inadvertent:0.00101435249347
chung:0.00100209457189
clock:0.000991763120653
copied:0.000987307538104
updated:0.000984459541924
capable:0.000978510360915
uncolored:0.000975472576879
associatively:0.000975472576879
woodward:0.000975472576879
ccc:0.000975472576879
greene:0.000975472576879
compilations:0.000975472576879
loading:0.000973060307762
null:0.000965500766886
calculates:0.000950406765568
intend:0.000946028036694
spec:0.000946028036694
undue:0.00094368218193
circularly:0.00094368218193
globals:0.00094368218193
traffic:0.000940169413862
safely:0.000937413080972
architecture:0.000931443727581
hydrodynamics:0.000916784171016
allo:0.000916784171016
benchmark:0.000906718911913
creg set:0.0509183728063
the creg:0.0233949280462
a creg:0.0220187558081
alias set:0.0201486649436
to cregs:0.0192664113321
ambiguously aliased:0.0192664113321
live range:0.0181629078229
alias sets:0.0181629078229
aliased objects:0.0178902390941
maximal creg:0.0178902390941
live ranges:0.0176423689514
register file:0.0172843091476
stores instrs:0.0137617223801
address field:0.0131562997585
cregs in:0.0123855501421
loads stores:0.0119280775062
instruction reduction:0.0110093779041
registers dynamic:0.0110093779041
reduction registers:0.0110093779041
instrs figure:0.0110093779041
reduction loads:0.0110093779041
allocated to:0.00990607651987
dynamic instruction:0.00971331172758
to briggs:0.00963320566606
briggs optimistic:0.00963320566606
other cregs:0.00963320566606
the live:0.00930677141687
the store:0.00896002413763
coloring algorithm:0.00878077816206
interference graph:0.00877086650568
creg register:0.00825703342805
creg sets:0.00825703342805
creg hardware:0.00825703342805
0 00:0.00815530812921
set size:0.00811136425555
spill code:0.00794725504984
the alias:0.00780513614406
an alias:0.00780513614406
be allocated:0.00779102169237
the address:0.00757850102543
optimistic coloring:0.00753425104512
alias analysis:0.00743903467588
into alias:0.00688086119004
color selection:0.00688086119004
cregs implementation:0.00688086119004
ambiguous alias:0.00688086119004
matching cregs:0.00688086119004
loads and:0.00667775303307
with cregs:0.0062785425376
register allocation:0.00593578047384
instruction set:0.00592459001904
and stores:0.00560603180567
same creg:0.00550468895204
of cregs:0.00550468895204
cregs the:0.00550468895204
memory operations:0.00544448900705
conventional register:0.00502283403008
effective address:0.00497003229424
the interference:0.00489318487753
ranges are:0.00487821009004
a i:0.00487702495284
instructions executed:0.00477392882805
address matching:0.00474086233966
a maximal:0.00466369293872
graph coloring:0.00460078147095
memory operation:0.00458471708938
the register:0.00449123316205
benchmarks shown:0.00438543325284
not allocated:0.00425850283833
creg is:0.00412851671403
set reduction:0.00412851671403
a cregs:0.00412851671403
the cregs:0.00412851671403
match address:0.00412851671403
creg address:0.00412851671403
last creg:0.00412851671403
in cregs:0.00412851671403
cregs and:0.00412851671403
j r3:0.00412851671403
r6 to:0.00412851671403
2 creg:0.00412851671403
squashed loads:0.00412851671403
set find:0.00412851671403
cregs is:0.00412851671403
load r2:0.00412851671403
load reduction:0.00412851671403
and cache:0.00405995206467
source register:0.00405811475239
for register:0.00404327295402
instructions are:0.00404078764609
field of:0.00402930472538
00 0:0.00386102841425
a load:0.00384962842462
in line:0.00384962842462
and match:0.00383609325369
a j:0.0037760825753
cregs a:0.00376712552256
r2 a:0.00376712552256
r4 to:0.00376712552256
alias problem:0.00376712552256
address instruction:0.00376712552256
in loads:0.00376712552256
subroutine boundaries:0.00376712552256
references are:0.00375745851035
the pipeline:0.00375745851035
formal parameters:0.00371951733794
ranges for:0.0036677736715
via graph:0.0036677736715
set architecture:0.00361958391721
the effective:0.00355731706116
robin manner:0.00355564675475
these live:0.00355564675475
of r4:0.00355564675475
entire register:0.00355564675475
a conventional:0.00354515043604
our compiler:0.00353211335548
store instruction:0.00353211335548
the color:0.00352237511807
pointer analysis:0.00349214598036
of registers:0.0034329702236
register files:0.00341843385501
reduction in:0.00341318240606
pointer values:0.00340554521679
is spilled:0.00340554521679
for stores:0.00340554521679
register pressure:0.00338428051523
a register:0.00330611645803
of colors:0.00329074062768
dual issue:0.00328907493963
the load:0.00320349691354
the subroutine:0.00315798317977
objects to:0.00315637031373
set if:0.0031439001065
integer alu:0.00311335922673
alpha 21064:0.00311335922673
dynamic instructions:0.00311335922673
size 4:0.00311113657545
processor pipeline:0.00304358606429
file the:0.0030257951333
instruction counts:0.00298201937654
the ambiguous:0.00298201937654
memory read:0.00298201937654
loads the:0.00294958700202
range for:0.00294958700202
a store:0.0029317406324
for loads:0.00292692605402
round robin:0.00288072502604
compiler uses:0.00287706994026
being stored:0.00283153830305
and pointer:0.00283153830305
integrated into:0.00281790009446
chip area:0.00278963800346
for squashed:0.00275234447602
reference formal:0.00275234447602
graph augmented:0.00275234447602
isolation code:0.00275234447602
one creg:0.00275234447602
to creg:0.00275234447602
cregs are:0.00275234447602
more cregs:0.00275234447602
alias color:0.00275234447602
x risc:0.00275234447602
analyzing aliases:0.00275234447602
destination creg:0.00275234447602
cregs more:0.00275234447602
fetch swap:0.00275234447602
dual issued:0.00275234447602
addresses match:0.00275234447602
swap decode:0.00275234447602
index calculation:0.00275234447602
set members:0.00275234447602
range construction:0.00275234447602
allocated without:0.00275234447602
and creg:0.00275234447602
matching creg:0.00275234447602
store always:0.00275234447602
unified management:0.00275234447602
parameter array:0.00275234447602
array live:0.00275234447602
the ambiguously:0.00275234447602
r4 would:0.00275234447602
creg load:0.00275234447602
alias resolution:0.00275234447602
that creg:0.00275234447602
last color:0.00275234447602
support cregs:0.00275234447602
find first:0.00275234447602
cregs with:0.00275234447602
creg 2:0.00275234447602
implementation study:0.00275234447602
cregs matching:0.00275234447602
using liveness:0.00275234447602
creg operation:0.00275234447602
aliased object:0.00275234447602
mips x:0.00275234447602
color node:0.00275234447602
speculative register:0.00275234447602
during color:0.00275234447602
creg in:0.00275234447602
creg being:0.00275234447602
maximal creg set:0.0173624937285
loads stores instrs:0.0144687447737
a creg set:0.0130218702963
ambiguously aliased objects:0.0130218702963
a maximal creg:0.011574995819
registers dynamic instruction:0.011574995819
instruction reduction loads:0.011574995819
reduction loads stores:0.011574995819
reduction registers dynamic:0.011574995819
stores instrs figure:0.011574995819
dynamic instruction reduction:0.011574995819
address field of:0.010611286557
the live range:0.0100474133117
an alias set:0.00928487573736
the creg set:0.00868124686423
to briggs optimistic:0.00868124686423
briggs optimistic coloring:0.00868124686423
to a creg:0.00868124686423
the address field:0.00844133606419
the interference graph:0.0075355599838
loads and stores:0.00740497035273
be allocated to:0.00740497035273
of the creg:0.00723437238686
creg register file:0.00723437238686
creg set the:0.00723437238686
cregs in the:0.00723437238686
optimistic coloring algorithm:0.00723437238686
into alias sets:0.00723437238686
the alias set:0.00663205409811
live ranges are:0.00602952576014
a conventional register:0.00578749790948
allocated to cregs:0.00578749790948
the same creg:0.00578749790948
creg set size:0.00578749790948
the effective address:0.00567689478024
the register file:0.00545387119621
conventional register file:0.00530564327849
the benchmarks shown:0.00530564327849
live range for:0.00530564327849
set size 4:0.00502370665587
live ranges for:0.00502370665587
register file the:0.00454151582419
00 0 00:0.00443422422895
same creg set:0.00434062343211
r2 a i:0.00434062343211
load r2 a:0.00434062343211
of an alias:0.00434062343211
with a creg:0.00434062343211
and match address:0.00434062343211
creg set reduction:0.00434062343211
a j r3:0.00434062343211
match address instruction:0.00434062343211
ambiguous alias problem:0.00434062343211
to cregs the:0.00434062343211
a cregs implementation:0.00434062343211
the color selection:0.00434062343211
entire register file:0.00434062343211
store and match:0.00434062343211
set reduction registers:0.00434062343211
store a j:0.00434062343211
alias set is:0.00434062343211
the ambiguous alias:0.00434062343211
0 00 0:0.00425924267551
via graph coloring:0.00411945465816
allocated to a:0.00400302756935
are not allocated:0.00397923245887
our compiler uses:0.00397923245887
these live ranges:0.00397923245887
in memory operations:0.00397923245887
the entire register:0.00397923245887
instruction set architecture:0.00390324607204
round robin manner:0.0037677799919
range for a:0.0037677799919
a round robin:0.00360485462532
in line 4:0.00350128806203
reduction in memory:0.00350128806203
the coloring algorithm:0.00350128806203
for a maximal:0.00340613686814
the live ranges:0.00340613686814
for register allocation:0.00313939242163
can be allocated:0.00313939242163
for the benchmarks:0.00300227067701
integrated into a:0.00292743455403
source register the:0.00289374895474
creg in the:0.00289374895474
matching and value:0.00289374895474
the matching creg:0.00289374895474
formal parameters a:0.00289374895474
the index calculation:0.00289374895474
for dynamic alias:0.00289374895474
subroutine isolation code:0.00289374895474
aliased objects are:0.00289374895474
for stores the:0.00289374895474
j r3 store:0.00289374895474
using liveness and:0.00289374895474
alias set are:0.00289374895474
changes to briggs:0.00289374895474
formal parameter array:0.00289374895474
to support cregs:0.00289374895474
unified management of:0.00289374895474
total instructions executed:0.00289374895474
and cache bypass:0.00289374895474
graph augmented with:0.00289374895474
same alias set:0.00289374895474
for allocation to:0.00289374895474
dependence and pointer:0.00289374895474
the mips x:0.00289374895474
modification to briggs:0.00289374895474
creg set if:0.00289374895474
other cregs with:0.00289374895474
calculates the effective:0.00289374895474
the creg being:0.00289374895474
load address table:0.00289374895474
a creg register:0.00289374895474
the ambiguously aliased:0.00289374895474
store instruction set:0.00289374895474
creg set and:0.00289374895474
of reference formal:0.00289374895474
are ambiguously aliased:0.00289374895474
different alias sets:0.00289374895474
live range construction:0.00289374895474
alias sets using:0.00289374895474
find first last:0.00289374895474
support for register:0.00289374895474
i load r2:0.00289374895474
no members of:0.00289374895474
creg address field:0.00289374895474
dynamic instructions executed:0.00289374895474
cregs with the:0.00289374895474
color selection phase:0.00289374895474
fetch swap decode:0.00289374895474
set find first:0.00289374895474
dynamic load reduction:0.00289374895474
first last color:0.00289374895474
matching creg is:0.00289374895474
arrays to cregs:0.00289374895474
the matching cregs:0.00289374895474
compiler uses this:0.00289374895474
implementation study based:0.00289374895474
values in cregs:0.00289374895474
start the live:0.00289374895474
j is spilled:0.00289374895474
and creg register:0.00289374895474
management of registers:0.00289374895474
array live ranges:0.00289374895474
integrated memory management:0.00289374895474
address matching and:0.00289374895474
to creg sets:0.00289374895474
one creg set:0.00289374895474
0 12 13:0.00289374895474
a i store:0.00289374895474
r3 store a:0.00289374895474
r4 would be:0.00289374895474
dynamic alias resolution:0.00289374895474
augmented with alias:0.00289374895474
mips x risc:0.00289374895474
effective address and:0.00289374895474
if no members:0.00289374895474
the source value:0.00289374895474
local and formal:0.00289374895474
creg set is:0.00289374895474
creg being stored:0.00289374895474
field of r6:0.00289374895474
cregs implementation study:0.00289374895474
cregs matching a:0.00289374895474
allocating objects to:0.00289374895474
alias set members:0.00289374895474
value of r4:0.00289374895474
aliases of reference:0.00289374895474
find alias color:0.00289374895474
speculative register promotion:0.00289374895474
in different alias:0.00289374895474
to cregs matching:0.00289374895474
clear the address:0.00289374895474
interference graph augmented:0.00289374895474
a i load:0.00289374895474
size 4 reduction:0.00289374895474
range of colors:0.00289374895474
during color selection:0.00289374895474
pipelined superscalar processor:0.00289374895474
creg set find:0.00289374895474
alias color node:0.00289374895474
robin manner if:0.00289374895474
creg sets and:0.00289374895474
analyzing aliases of:0.00289374895474
and cache using:0.00289374895474
to cregs in:0.00289374895474
be dual issued:0.00289374895474
be allocated without:0.00289374895474
alias problem we:0.00289374895474
and formal parameter:0.00289374895474
registers and cache:0.00289374895474
and value update:0.00289374895474
r5 a i:0.00289374895474
creg set sizes:0.00289374895474
range are close:0.00289374895474
cache using liveness:0.00289374895474
and last creg:0.00289374895474
reference formal parameters:0.00289374895474
live range are:0.00289374895474
