from glayout.placement.two_transistor_interdigitized import two_nfet_interdigitized, two_pfet_interdigitized, two_tran_interdigitized_netlist
from glayout.pdk.mappedpdk import MappedPDK
from glayout.routing.c_route import c_route
from glayout.routing.L_route import L_route
from glayout.routing.straight_route import straight_route
from glayout.spice.netlist import Netlist
from glayout.primitives.fet import nmos, pmos
from glayout.primitives.guardring import tapring
from glayout.util.port_utils import add_ports_perimeter,rename_ports_by_orientation
from glayout.backend import Component, cell, rectangle
from glayout.util.comp_utils import evaluate_bbox, prec_center, prec_ref_center, align_comp_to_port
from typing import Optional, Union 
from glayout.primitives.via_gen import via_stack
from glayout.pdk.sky130_mapped import sky130_mapped_pdk
try:
    from glayout.verification.evaluator_wrapper import run_evaluation
except ImportError:
    print("Warning: evaluator_wrapper not found. Evaluation will be skipped.")
    run_evaluation = None


def add_cm_labels(cm_in: Component,
                pdk: MappedPDK 
                ) -> Component:
	
    cm_in.unlock()
    met2_pin = (68,16)
    met2_label = (68,5)

    # list that will contain all port/comp info
    move_info = list()
    # create labels and append to info list
    # vss
    vsslabel = rectangle(layer=pdk.get_glayer("met2_pin"),size=(0.27,0.27),centered=True).copy()
    vsslabel.add_label(text="VSS",layer=pdk.get_glayer("met2_label"))
    move_info.append((vsslabel,cm_in.ports["fet_A_source_E"],None))
    
    # vref
    vreflabel = rectangle(layer=pdk.get_glayer("met2_pin"),size=(0.27,0.27),centered=True).copy()
    vreflabel.add_label(text="VREF",layer=pdk.get_glayer("met2_label"))
    move_info.append((vreflabel,cm_in.ports["fet_A_drain_N"],None))
    
    # vcopy
    vcopylabel = rectangle(layer=pdk.get_glayer("met2_pin"),size=(0.27,0.27),centered=True).copy()
    vcopylabel.add_label(text="VOUT",layer=pdk.get_glayer("met2_label"))
    move_info.append((vcopylabel,cm_in.ports["fet_B_drain_N"],None))
    
    # VB — center the label on the port (alignment ('c','c')) so the label
    # box overlaps the welltie's met2 ring polygon. The default ('c','b')
    # alignment lands the label OUTSIDE the south side of the ring (port
    # faces south, so 'b' places the label below the port), which leaves it
    # floating off any metal and the gf180 klayout deck can't bind it.
    vblabel = rectangle(layer=pdk.get_glayer("met2_pin"),size=(0.5,0.5),centered=True).copy()
    vblabel.add_label(text="B",layer=pdk.get_glayer("met2_label"))
    move_info.append((vblabel,cm_in.ports["welltie_S_top_met_S"], ('c','c')))
    
    # move everything to position
    for comp, prt, alignment in move_info:
        alignment = ('c','b') if alignment is None else alignment
        compref = align_comp_to_port(comp, prt, alignment=alignment)
        cm_in.add(compref)
    return cm_in.flatten() 
					
def current_mirror_interdigitized_netlist(
    pdk: MappedPDK,
    width: float,
    length: float,
    fingers: int,
    multipliers: int,
    with_dummy: bool = True,
    n_or_p_fet: Optional[str] = 'nfet',
    subckt_only: Optional[bool] = False,
    dummies_tied_to_bulk: bool = True,
) -> Netlist:
    """
    Current mirror netlist built from a two-transistor interdigitized primitive.

    `dummies_tied_to_bulk` passes through to the underlying primitive netlist
    so a composite parent that builds a cmirror via `two_nfet_interdigitized`
    *without* the standalone-cell's dummy-to-welltie routing can opt out and
    keep the dummies on a local floating net — see two_tran_interdigitized_netlist.
    """

    current_mirror_netlist = Netlist(circuit_name="CMIRROR", nodes=["VREF", "VOUT", "VSS", "B"])

    current_mirror_netlist.connect_netlist(
        two_tran_interdigitized_netlist(
            pdk=pdk,
            width=width,
            length=length,
            fingers=fingers,
            multipliers=multipliers,
            with_dummy=with_dummy,
            n_or_p_fet=n_or_p_fet,
            dummies_tied_to_bulk=dummies_tied_to_bulk,
        ),
        [
            ("VDD1", "VREF"),   # reference drain
            ("VG1",  "VREF"),   # reference gate (diode-connected)
            ("VDD2", "VOUT"),   # mirror drain
            ("VG2",  "VREF"),   # mirror gate
            ("VSS1", "VSS"),    # shared source
            ("VSS2", "VSS"),
            ("VB",   "B"),      # bulk
        ],
    )

    return current_mirror_netlist


# Backward-compatible export used by __init__.py and downstream imports.
current_mirror_netlist = current_mirror_interdigitized_netlist

def current_mirror(
    pdk: MappedPDK, 
    numcols: int = 3,
    device: str = 'nfet',
    with_dummy: Optional[bool] = True,
    with_substrate_tap: Optional[bool] = False,
    with_tie: Optional[bool] = True,
    tie_layers: tuple[str,str]=("met2","met1"),
    **kwargs
) -> Component:
    """An instantiable current mirror that returns a Component object. The current mirror is a two transistor interdigitized structure with a shorted source and gate. It can be instantiated with either nmos or pmos devices. It can also be instantiated with a dummy device, a substrate tap, and a tie layer, and is centered at the origin. Transistor A acts as the reference and Transistor B acts as the mirror fet

    Args:
        pdk (MappedPDK): the process design kit to use
        numcols (int): number of columns of the interdigitized fets
        device (str): nfet or pfet (can only interdigitize one at a time with this option)
        with_dummy (bool): True places dummies on either side of the interdigitized fets
        with_substrate_tap (bool): boolean to decide whether to place a substrate tapring
        with_tie (bool): boolean to decide whether to place a tapring for tielayer
        tie_layers (tuple[str,str], optional): the layers to use for the tie. Defaults to ("met2","met1").
        **kwargs: The keyword arguments are passed to the two_nfet_interdigitized or two_pfet_interdigitized functions and need to be valid arguments that can be accepted by the multiplier function

    Returns:
        Component: a current mirror component object
    """
    top_level = Component("current mirror")
    if device in ['nmos', 'nfet']:
        interdigitized_fets = two_nfet_interdigitized(
            pdk, 
            numcols=numcols, 
            dummy=with_dummy, 
            with_substrate_tap=False, 
            with_tie=False, 
            **kwargs
        )
    elif device in ['pmos', 'pfet']:
        interdigitized_fets = two_pfet_interdigitized(
            pdk, 
            numcols=numcols, 
            dummy=with_dummy, 
            with_substrate_tap=False, 
            with_tie=False, 
            **kwargs
        )
    top_level.add_ports(interdigitized_fets.get_ports_list(), prefix="fet_")
    maxmet_sep = pdk.util_max_metal_seperation()
    # short source of the fets
    source_short = interdigitized_fets << c_route(pdk, interdigitized_fets.ports['A_source_E'], interdigitized_fets.ports['B_source_E'], extension=3*maxmet_sep, viaoffset=False)
    # short gates of the fets
    gate_short = interdigitized_fets << c_route(pdk, interdigitized_fets.ports['A_gate_W'], interdigitized_fets.ports['B_gate_W'], extension=3*maxmet_sep, viaoffset=False)
    # short gate and drain of one of the reference 
    interdigitized_fets << L_route(pdk, interdigitized_fets.ports['A_drain_W'], gate_short.ports['con_N'], viaoffset=False, fullbottom=False)
    
    top_level << interdigitized_fets
    if with_tie:
        if device in ['nmos','nfet']:
            tap_layer = "p+s/d"
        if device in ['pmos','pfet']:
            tap_layer = "n+s/d"
        tap_sep = max(
            float(pdk.util_max_metal_seperation()),
            float(pdk.get_grule("active_diff", "active_tap")["min_separation"]),
        )
        tap_sep += float(pdk.get_grule(tap_layer, "active_tap")["min_enclosure"])
        tap_encloses = (
        2 * (tap_sep + interdigitized_fets.xmax),
        2 * (tap_sep + interdigitized_fets.ymax),
        )
        tie_ref = top_level << tapring(pdk, enclosed_rectangle = tap_encloses, sdlayer = tap_layer, horizontal_glayer = tie_layers[0], vertical_glayer = tie_layers[1])
        top_level.add_ports(tie_ref.get_ports_list(), prefix="welltie_")
        try:
            top_level << straight_route(pdk, top_level.ports[f"fet_B_{numcols - 1}_dummy_R_gsdcon_top_met_E"],top_level.ports["welltie_E_top_met_E"],glayer2="met1")
            top_level << straight_route(pdk, top_level.ports["fet_A_0_dummy_L_gsdcon_top_met_W"],top_level.ports["welltie_W_top_met_W"],glayer2="met1")
        except KeyError:
            pass
        try:
            end_col = numcols - 1
            port1 = f'B_{end_col}_dummy_R_gdscon_top_met_E'
            top_level << straight_route(pdk, top_level.ports[port1], top_level.ports["welltie_E_top_met_E"], glayer2="met1")
        except KeyError:
            pass
    
    # add a pwell 
    if device in ['nmos','nfet']:
        top_level.add_padding(layers = (pdk.get_glayer("pwell"),), default = pdk.get_grule("pwell", "active_tap")["min_enclosure"], )
        top_level = add_ports_perimeter(top_level, layer = pdk.get_glayer("pwell"), prefix="well_")
    if device in ['pmos','pfet']:
        top_level.add_padding(layers = (pdk.get_glayer("nwell"),), default = pdk.get_grule("nwell", "active_tap")["min_enclosure"], )
        top_level = add_ports_perimeter(top_level, layer = pdk.get_glayer("nwell"), prefix="well_")

 
    # add the substrate tap if specified
    if with_substrate_tap:
        subtap_sep = pdk.get_grule("dnwell", "active_tap")["min_separation"]
        subtap_enclosure = (
            2.5 * (subtap_sep + interdigitized_fets.xmax),
            2.5 * (subtap_sep + interdigitized_fets.ymax),
        )
        subtap_ring = top_level << tapring(pdk, enclosed_rectangle = subtap_enclosure, sdlayer = "p+s/d", horizontal_glayer = "met2", vertical_glayer = "met1")
        top_level.add_ports(subtap_ring.get_ports_list(), prefix="substrate_tap_")
  
    top_level.add_ports(source_short.get_ports_list(), prefix='purposegndports')

    # length default must be None (not 0.15) so the netlist function falls
    # back to `pdk.get_grule('poly')['min_width']` — sky130=0.15, gf180=0.28.
    # Hardcoding 0.15 produced an L mismatch (schematic 0.15 vs gf180 layout
    # 0.28) that broke gf180 LVS.
    top_level.info["netlist"] = current_mirror_interdigitized_netlist(
        pdk=pdk,
        width=kwargs.get("width", 3),
        length=kwargs.get("length"),
        fingers=kwargs.get("fingers",1),
        multipliers=numcols,
        with_dummy=with_dummy,
        n_or_p_fet=device,
        subckt_only=True
    )

    # gf180 LVS uses klayout's official deck which strictly requires named
    # pin labels on met*_label layers — without them, klayout extracts the
    # cell with only an implicit substrate port and LVS fails. sky130 LVS
    # via magic+netgen tolerates missing labels, so we only add them for
    # gf180. Composite cells set GLAYOUT_NO_PIN_LABELS=1 around their sub-
    # cell builds so inner labels don't leak into the parent cell's GDS.
    import os
    if pdk.name.lower() == "gf180" and with_tie and not os.environ.get("GLAYOUT_NO_PIN_LABELS"):
        top_level = add_cm_labels(top_level, pdk)

    return top_level

if __name__=="__main__":
    cm = add_cm_labels(current_mirror(sky130_mapped_pdk, device='pfet'),sky130_mapped_pdk)
    cm.show()
    cm.name = "CMIRROR"
    #magic_drc_result = sky130_mapped_pdk.drc_magic(current_mirror, current_mirror.name)
    #netgen_lvs_result = sky130_mapped_pdk.lvs_netgen(current_mirror, current_mirror.name)
    current_mirror_gds = cm.write_gds("cm.gds")
    if run_evaluation is not None:
        res = run_evaluation("cm.gds", cm.name, cm)
    else:
        print("Skipping evaluation because evaluator_wrapper was not found.")
