# Verilog SPI

[![Build Status](https://github.com/schang412/verilog-spi/workflows/Regression%20Tests/badge.svg?branch=master)](https://github.com/schang412/verilog-spi/actions/)

GitHub repository: https://github.com/schang412/verilog-spi

## Introduction

This is a basic SPI to AXI Stream IP Core, written in Verilog with cocotb testbenches.


## Other

The code structure and style is based upon [alexforencich/verilog-uart](https://github.com/alexforencich/verilog-uart).

