<stg><name>feature</name>


<trans_list>

<trans id="2532" from="1" to="2">
<condition id="4575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="2" to="3">
<condition id="4576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="3" to="4">
<condition id="4577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="4" to="5">
<condition id="4578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="5" to="6">
<condition id="4579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="6" to="7">
<condition id="4580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="7" to="8">
<condition id="4581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="8" to="9">
<condition id="4583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="9" to="11">
<condition id="5059">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="9" to="10">
<condition id="5061">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="10" to="9">
<condition id="5060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="11" to="12">
<condition id="5062">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="11" to="11">
<condition id="5063">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="12" to="315">
<condition id="5064">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="12" to="13">
<condition id="5367">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="13" to="14">
<condition id="5065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="14" to="15">
<condition id="5066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="15" to="16">
<condition id="5067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="16" to="17">
<condition id="5068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="17" to="18">
<condition id="5069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="18" to="19">
<condition id="5070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="19" to="20">
<condition id="5071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="20" to="21">
<condition id="5072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="21" to="22">
<condition id="5073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="22" to="23">
<condition id="5074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="23" to="24">
<condition id="5075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="24" to="25">
<condition id="5076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="25" to="26">
<condition id="5077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="26" to="27">
<condition id="5078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="27" to="28">
<condition id="5079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="28" to="29">
<condition id="5080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="29" to="30">
<condition id="5081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="30" to="31">
<condition id="5082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="31" to="32">
<condition id="5083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="32" to="33">
<condition id="5084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="33" to="34">
<condition id="5085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="34" to="35">
<condition id="5086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="35" to="36">
<condition id="5087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="36" to="37">
<condition id="5088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="37" to="38">
<condition id="5089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="38" to="39">
<condition id="5090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="39" to="40">
<condition id="5091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="40" to="41">
<condition id="5092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="41" to="42">
<condition id="5093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="42" to="43">
<condition id="5094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="43" to="44">
<condition id="5095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="44" to="45">
<condition id="5096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="45" to="46">
<condition id="5097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="46" to="47">
<condition id="5098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="47" to="48">
<condition id="5099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="48" to="49">
<condition id="5100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="49" to="50">
<condition id="5101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="50" to="51">
<condition id="5102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="51" to="52">
<condition id="5103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="52" to="53">
<condition id="5104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="53" to="54">
<condition id="5105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="54" to="55">
<condition id="5106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="55" to="56">
<condition id="5107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="56" to="57">
<condition id="5108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="57" to="58">
<condition id="5109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="58" to="59">
<condition id="5110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="59" to="60">
<condition id="5111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="60" to="61">
<condition id="5112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="61" to="62">
<condition id="5113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="62" to="63">
<condition id="5114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="63" to="64">
<condition id="5115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="64" to="65">
<condition id="5116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="65" to="66">
<condition id="5117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="66" to="67">
<condition id="5118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="67" to="68">
<condition id="5119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="68" to="69">
<condition id="5120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="69" to="70">
<condition id="5121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="70" to="71">
<condition id="5122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="71" to="72">
<condition id="5123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="72" to="73">
<condition id="5124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="73" to="74">
<condition id="5125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="74" to="75">
<condition id="5126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="75" to="76">
<condition id="5127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="76" to="77">
<condition id="5128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="77" to="78">
<condition id="5129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="78" to="79">
<condition id="5130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="79" to="80">
<condition id="5131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="80" to="81">
<condition id="5132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="81" to="82">
<condition id="5133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="82" to="83">
<condition id="5134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="83" to="84">
<condition id="5135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="84" to="85">
<condition id="5136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="85" to="86">
<condition id="5137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="86" to="87">
<condition id="5138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="87" to="88">
<condition id="5139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="88" to="89">
<condition id="5140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="89" to="90">
<condition id="5141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="90" to="91">
<condition id="5142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="91" to="92">
<condition id="5143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="92" to="93">
<condition id="5144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="93" to="94">
<condition id="5145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="94" to="95">
<condition id="5146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="95" to="96">
<condition id="5147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="96" to="97">
<condition id="5148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="97" to="98">
<condition id="5149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="98" to="99">
<condition id="5150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="99" to="100">
<condition id="5151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="100" to="101">
<condition id="5152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="101" to="102">
<condition id="5153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="102" to="103">
<condition id="5154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="103" to="104">
<condition id="5155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="104" to="105">
<condition id="5156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="105" to="106">
<condition id="5157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="106" to="107">
<condition id="5158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="107" to="108">
<condition id="5159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="108" to="109">
<condition id="5160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="109" to="110">
<condition id="5161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="110" to="111">
<condition id="5162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="111" to="112">
<condition id="5163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="112" to="113">
<condition id="5164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="113" to="114">
<condition id="5165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="114" to="115">
<condition id="5166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="115" to="116">
<condition id="5167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="116" to="117">
<condition id="5168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="117" to="118">
<condition id="5169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="118" to="119">
<condition id="5170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="119" to="120">
<condition id="5171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="120" to="121">
<condition id="5172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="121" to="122">
<condition id="5173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="122" to="123">
<condition id="5174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="123" to="124">
<condition id="5175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="124" to="125">
<condition id="5176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="125" to="126">
<condition id="5177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="126" to="127">
<condition id="5178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="127" to="128">
<condition id="5179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="128" to="129">
<condition id="5180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="129" to="130">
<condition id="5181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="130" to="131">
<condition id="5182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="131" to="132">
<condition id="5183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="132" to="133">
<condition id="5184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="133" to="134">
<condition id="5185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="134" to="135">
<condition id="5186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="135" to="136">
<condition id="5187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="136" to="137">
<condition id="5188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="137" to="138">
<condition id="5189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="138" to="139">
<condition id="5190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="139" to="140">
<condition id="5191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="140" to="141">
<condition id="5192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="141" to="142">
<condition id="5193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="142" to="143">
<condition id="5194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="143" to="144">
<condition id="5195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="144" to="145">
<condition id="5196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="145" to="146">
<condition id="5197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="146" to="147">
<condition id="5198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="147" to="148">
<condition id="5199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="148" to="149">
<condition id="5200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="149" to="150">
<condition id="5201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="150" to="151">
<condition id="5202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="151" to="152">
<condition id="5203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="152" to="153">
<condition id="5204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="153" to="154">
<condition id="5205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="154" to="155">
<condition id="5206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="155" to="156">
<condition id="5207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="156" to="157">
<condition id="5208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="157" to="158">
<condition id="5209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="158" to="159">
<condition id="5210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="159" to="160">
<condition id="5211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="160" to="161">
<condition id="5212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="161" to="162">
<condition id="5213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="162" to="163">
<condition id="5214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="163" to="164">
<condition id="5215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="164" to="165">
<condition id="5216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="165" to="166">
<condition id="5217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="166" to="167">
<condition id="5218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="167" to="168">
<condition id="5219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="168" to="169">
<condition id="5220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="169" to="170">
<condition id="5221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="170" to="171">
<condition id="5222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="171" to="172">
<condition id="5223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="172" to="173">
<condition id="5224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="173" to="174">
<condition id="5225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="174" to="175">
<condition id="5226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="175" to="176">
<condition id="5227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="176" to="177">
<condition id="5228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="177" to="178">
<condition id="5229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="178" to="179">
<condition id="5230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="179" to="180">
<condition id="5231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="180" to="181">
<condition id="5232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="181" to="182">
<condition id="5233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="182" to="183">
<condition id="5234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="183" to="184">
<condition id="5235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="184" to="185">
<condition id="5236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="185" to="186">
<condition id="5237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="186" to="187">
<condition id="5238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="187" to="188">
<condition id="5239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="188" to="189">
<condition id="5240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="189" to="190">
<condition id="5241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="190" to="191">
<condition id="5242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="191" to="192">
<condition id="5243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="192" to="193">
<condition id="5244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="193" to="194">
<condition id="5245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="194" to="195">
<condition id="5246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="195" to="196">
<condition id="5247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="196" to="197">
<condition id="5248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="197" to="198">
<condition id="5249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="198" to="199">
<condition id="5250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="199" to="200">
<condition id="5251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="200" to="201">
<condition id="5252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="201" to="202">
<condition id="5253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="202" to="203">
<condition id="5254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="203" to="204">
<condition id="5255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="204" to="205">
<condition id="5256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="205" to="206">
<condition id="5257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="206" to="207">
<condition id="5258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="207" to="208">
<condition id="5259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="208" to="209">
<condition id="5260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="209" to="210">
<condition id="5261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="210" to="211">
<condition id="5262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="211" to="212">
<condition id="5263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="212" to="213">
<condition id="5264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="213" to="214">
<condition id="5265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="214" to="215">
<condition id="5266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="215" to="216">
<condition id="5267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="216" to="217">
<condition id="5268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="217" to="218">
<condition id="5269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="218" to="219">
<condition id="5270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="219" to="220">
<condition id="5271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="220" to="221">
<condition id="5272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="221" to="222">
<condition id="5273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="222" to="223">
<condition id="5274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="223" to="224">
<condition id="5275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="224" to="225">
<condition id="5276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="225" to="226">
<condition id="5277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="226" to="227">
<condition id="5278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="227" to="228">
<condition id="5279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="228" to="229">
<condition id="5280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="229" to="230">
<condition id="5281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="230" to="231">
<condition id="5282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="231" to="232">
<condition id="5283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="232" to="233">
<condition id="5284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="233" to="234">
<condition id="5285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="234" to="235">
<condition id="5286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="235" to="236">
<condition id="5287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="236" to="237">
<condition id="5288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="237" to="238">
<condition id="5289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="238" to="239">
<condition id="5290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="239" to="240">
<condition id="5291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="240" to="241">
<condition id="5292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="241" to="242">
<condition id="5293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="242" to="243">
<condition id="5294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="243" to="244">
<condition id="5295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="244" to="245">
<condition id="5296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="245" to="246">
<condition id="5297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="246" to="247">
<condition id="5298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="247" to="248">
<condition id="5299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="248" to="249">
<condition id="5300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="249" to="250">
<condition id="5301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="250" to="251">
<condition id="5302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="251" to="252">
<condition id="5303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="252" to="253">
<condition id="5304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="253" to="254">
<condition id="5305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="254" to="255">
<condition id="5306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="255" to="256">
<condition id="5307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="256" to="257">
<condition id="5308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="257" to="258">
<condition id="5309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="258" to="259">
<condition id="5310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="259" to="260">
<condition id="5311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="260" to="261">
<condition id="5312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="261" to="262">
<condition id="5313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="262" to="263">
<condition id="5314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="263" to="264">
<condition id="5315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="264" to="265">
<condition id="5316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="265" to="266">
<condition id="5317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="266" to="267">
<condition id="5318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="267" to="268">
<condition id="5319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="268" to="269">
<condition id="5320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="269" to="270">
<condition id="5321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="270" to="271">
<condition id="5322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="271" to="272">
<condition id="5323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="272" to="273">
<condition id="5324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="273" to="274">
<condition id="5325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="274" to="275">
<condition id="5326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="275" to="276">
<condition id="5327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="276" to="277">
<condition id="5328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="277" to="278">
<condition id="5329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="278" to="279">
<condition id="5330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="279" to="280">
<condition id="5331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="280" to="281">
<condition id="5332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="281" to="282">
<condition id="5333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="282" to="283">
<condition id="5334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="283" to="284">
<condition id="5335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="284" to="285">
<condition id="5336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="285" to="286">
<condition id="5337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="286" to="287">
<condition id="5338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="287" to="288">
<condition id="5339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="288" to="289">
<condition id="5340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="289" to="290">
<condition id="5341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="290" to="291">
<condition id="5342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="291" to="292">
<condition id="5343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="292" to="293">
<condition id="5344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="293" to="294">
<condition id="5345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="294" to="295">
<condition id="5346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="295" to="296">
<condition id="5347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="296" to="297">
<condition id="5348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="297" to="298">
<condition id="5349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="298" to="299">
<condition id="5350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="299" to="300">
<condition id="5351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="300" to="301">
<condition id="5352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="301" to="302">
<condition id="5353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="302" to="303">
<condition id="5354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="303" to="304">
<condition id="5355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="304" to="305">
<condition id="5356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="305" to="306">
<condition id="5357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="306" to="307">
<condition id="5358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="307" to="308">
<condition id="5359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="308" to="309">
<condition id="5360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="309" to="310">
<condition id="5361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="310" to="311">
<condition id="5362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="311" to="312">
<condition id="5363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="312" to="313">
<condition id="5364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="313" to="314">
<condition id="5365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="314" to="12">
<condition id="5366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="315" to="316">
<condition id="5047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="316" to="319">
<condition id="5368">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="316" to="317">
<condition id="5371">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="317" to="318">
<condition id="5369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="318" to="316">
<condition id="5370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="319" to="320">
<condition id="5055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="320" to="321">
<condition id="5056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="321" to="322">
<condition id="5057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="322" to="323">
<condition id="5058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="16" op_0_bw="32">
<![CDATA[
:0  %boundingBoxes_39 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="16" op_0_bw="32">
<![CDATA[
:1  %boundingBoxes_39_1 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="16" op_0_bw="32">
<![CDATA[
:2  %boundingBoxes_39_2 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_2"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="16" op_0_bw="32">
<![CDATA[
:3  %boundingBoxes_39_3 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="32">
<![CDATA[
:4  %boundingBoxes_39_4 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_4"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="32">
<![CDATA[
:5  %boundingBoxes_39_5 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="16" op_0_bw="32">
<![CDATA[
:6  %boundingBoxes_39_6 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_6"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="16" op_0_bw="32">
<![CDATA[
:7  %boundingBoxes_39_7 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="16" op_0_bw="32">
<![CDATA[
:8  %boundingBoxes_39_8 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_8"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="32">
<![CDATA[
:9  %boundingBoxes_39_9 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="16" op_0_bw="32">
<![CDATA[
:10  %boundingBoxes_39_10 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_10"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="16" op_0_bw="32">
<![CDATA[
:11  %boundingBoxes_39_11 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="16" op_0_bw="32">
<![CDATA[
:12  %boundingBoxes_39_12 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_12"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="16" op_0_bw="32">
<![CDATA[
:13  %boundingBoxes_39_13 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="32">
<![CDATA[
:14  %boundingBoxes_39_14 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_14"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="32">
<![CDATA[
:15  %boundingBoxes_39_15 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="16" op_0_bw="32">
<![CDATA[
:16  %boundingBoxes_39_16 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_16"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="16" op_0_bw="32">
<![CDATA[
:17  %boundingBoxes_39_17 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="32">
<![CDATA[
:18  %boundingBoxes_39_18 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_18"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="32">
<![CDATA[
:19  %boundingBoxes_39_19 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="32">
<![CDATA[
:20  %boundingBoxes_39_20 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_20"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="16" op_0_bw="32">
<![CDATA[
:21  %boundingBoxes_39_21 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="32">
<![CDATA[
:22  %boundingBoxes_39_22 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_22"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="32">
<![CDATA[
:23  %boundingBoxes_39_23 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="32">
<![CDATA[
:24  %boundingBoxes_39_24 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_24"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="16" op_0_bw="32">
<![CDATA[
:25  %boundingBoxes_39_25 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="32">
<![CDATA[
:26  %boundingBoxes_39_26 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_26"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="32">
<![CDATA[
:27  %boundingBoxes_39_27 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="32">
<![CDATA[
:28  %boundingBoxes_39_28 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_28"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="32">
<![CDATA[
:29  %boundingBoxes_39_29 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="16" op_0_bw="32">
<![CDATA[
:30  %boundingBoxes_39_30 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_30"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="32">
<![CDATA[
:31  %boundingBoxes_39_31 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="32">
<![CDATA[
:32  %boundingBoxes_39_32 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_32"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="16" op_0_bw="32">
<![CDATA[
:33  %boundingBoxes_39_33 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="32">
<![CDATA[
:34  %boundingBoxes_39_34 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_34"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="32">
<![CDATA[
:35  %boundingBoxes_39_35 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="32">
<![CDATA[
:36  %boundingBoxes_39_36 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_36"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="32">
<![CDATA[
:37  %boundingBoxes_39_37 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="32">
<![CDATA[
:38  %boundingBoxes_39_38 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_38"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="16" op_0_bw="32">
<![CDATA[
:39  %boundingBoxes_39_39 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %featureh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %featureh)

]]></node>
<StgValue><ssdm name="featureh_read"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %bounding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bounding)

]]></node>
<StgValue><ssdm name="bounding_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %featureh_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bounding_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %frame_in_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="64">
<![CDATA[
:50  %featureHist = alloca [5120 x i16], align 16

]]></node>
<StgValue><ssdm name="featureHist"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="31">
<![CDATA[
:57  %tmp_16 = zext i31 %tmp_10 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:58  %CRTL_BUS_addr = getelementptr i16* %CRTL_BUS, i64 %tmp_16

]]></node>
<StgValue><ssdm name="CRTL_BUS_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="373" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="374" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="375" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="376" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="377" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="378" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="31" op_0_bw="30">
<![CDATA[
:46  %tmp_20_cast = zext i30 %tmp_11 to i31

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap(i16* %CRTL_BUS), !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feature_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 38400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 38400, [1 x i8]* @bundle, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i32 %featureh, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i16* %CRTL_BUS, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1810, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i32 %bounding, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:59  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CRTL_BUS_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:60  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body10437 ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:1  %exitcond6 = icmp eq i6 %indvar, -24

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond6, label %burst.rd.header10, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0">
<![CDATA[
burst.rd.body:4  switch i6 %indvar, label %branch39 [
    i6 0, label %burst.rd.body10437.pre
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4265">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="38"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4266">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="37"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4267">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="36"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4268">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="35"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="34"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4270">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="33"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4271">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="32"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4272">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="31"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4273">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="30"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4274">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="29"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4275">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="28"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="27"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4277">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="26"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4278">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="25"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4279">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="24"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4280">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="23"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4281">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="22"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4282">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="21"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4283">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="20"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4284">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="19"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4285">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="18"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4286">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="17"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4287">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="16"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4288">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="15"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4289">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="14"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4290">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="13"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4291">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="12"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4292">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="11"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4293">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="10"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4294">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="9"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4295">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="8"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4296">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="7"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4297">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="6"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4298">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4299">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4300">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4301">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4302">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4303">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body10437.pre:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4304">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="indvar" val="!38"/>
<literal name="indvar" val="!37"/>
<literal name="indvar" val="!36"/>
<literal name="indvar" val="!35"/>
<literal name="indvar" val="!34"/>
<literal name="indvar" val="!33"/>
<literal name="indvar" val="!32"/>
<literal name="indvar" val="!31"/>
<literal name="indvar" val="!30"/>
<literal name="indvar" val="!29"/>
<literal name="indvar" val="!28"/>
<literal name="indvar" val="!27"/>
<literal name="indvar" val="!26"/>
<literal name="indvar" val="!25"/>
<literal name="indvar" val="!24"/>
<literal name="indvar" val="!23"/>
<literal name="indvar" val="!22"/>
<literal name="indvar" val="!21"/>
<literal name="indvar" val="!20"/>
<literal name="indvar" val="!19"/>
<literal name="indvar" val="!18"/>
<literal name="indvar" val="!17"/>
<literal name="indvar" val="!16"/>
<literal name="indvar" val="!15"/>
<literal name="indvar" val="!14"/>
<literal name="indvar" val="!13"/>
<literal name="indvar" val="!12"/>
<literal name="indvar" val="!11"/>
<literal name="indvar" val="!10"/>
<literal name="indvar" val="!9"/>
<literal name="indvar" val="!8"/>
<literal name="indvar" val="!7"/>
<literal name="indvar" val="!6"/>
<literal name="indvar" val="!5"/>
<literal name="indvar" val="!4"/>
<literal name="indvar" val="!3"/>
<literal name="indvar" val="!2"/>
<literal name="indvar" val="!1"/>
<literal name="indvar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %burst.rd.body10437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_boundingBoxes_OC_bou) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body:3  %boundingBoxes_0 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %CRTL_BUS_addr)

]]></node>
<StgValue><ssdm name="boundingBoxes_0"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4307">
<or_exp><and_exp><literal name="indvar" val="38"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch38:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4309">
<or_exp><and_exp><literal name="indvar" val="37"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch37:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4311">
<or_exp><and_exp><literal name="indvar" val="36"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch36:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4313">
<or_exp><and_exp><literal name="indvar" val="35"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch35:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4315">
<or_exp><and_exp><literal name="indvar" val="34"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch34:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4317">
<or_exp><and_exp><literal name="indvar" val="33"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch33:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4319">
<or_exp><and_exp><literal name="indvar" val="32"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch32:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4321">
<or_exp><and_exp><literal name="indvar" val="31"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch31:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4323">
<or_exp><and_exp><literal name="indvar" val="30"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch30:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4325">
<or_exp><and_exp><literal name="indvar" val="29"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch29:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4327">
<or_exp><and_exp><literal name="indvar" val="28"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch28:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4329">
<or_exp><and_exp><literal name="indvar" val="27"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch27:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4331">
<or_exp><and_exp><literal name="indvar" val="26"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch26:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4333">
<or_exp><and_exp><literal name="indvar" val="25"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch25:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4335">
<or_exp><and_exp><literal name="indvar" val="24"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch24:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4337">
<or_exp><and_exp><literal name="indvar" val="23"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch23:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4339">
<or_exp><and_exp><literal name="indvar" val="22"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch22:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4341">
<or_exp><and_exp><literal name="indvar" val="21"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch21:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4343">
<or_exp><and_exp><literal name="indvar" val="20"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch20:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4345">
<or_exp><and_exp><literal name="indvar" val="19"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch19:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4347">
<or_exp><and_exp><literal name="indvar" val="18"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch18:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4349">
<or_exp><and_exp><literal name="indvar" val="17"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch17:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4351">
<or_exp><and_exp><literal name="indvar" val="16"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch16:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4353">
<or_exp><and_exp><literal name="indvar" val="15"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4355">
<or_exp><and_exp><literal name="indvar" val="14"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4357">
<or_exp><and_exp><literal name="indvar" val="13"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4359">
<or_exp><and_exp><literal name="indvar" val="12"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4361">
<or_exp><and_exp><literal name="indvar" val="11"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4363">
<or_exp><and_exp><literal name="indvar" val="10"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch10:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4365">
<or_exp><and_exp><literal name="indvar" val="9"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch9:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4367">
<or_exp><and_exp><literal name="indvar" val="8"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4369">
<or_exp><and_exp><literal name="indvar" val="7"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4371">
<or_exp><and_exp><literal name="indvar" val="6"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4373">
<or_exp><and_exp><literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4375">
<or_exp><and_exp><literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4377">
<or_exp><and_exp><literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4379">
<or_exp><and_exp><literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4381">
<or_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4383">
<or_exp><and_exp><literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body10437.pre:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4385">
<or_exp><and_exp><literal name="indvar" val="!38"/>
<literal name="indvar" val="!37"/>
<literal name="indvar" val="!36"/>
<literal name="indvar" val="!35"/>
<literal name="indvar" val="!34"/>
<literal name="indvar" val="!33"/>
<literal name="indvar" val="!32"/>
<literal name="indvar" val="!31"/>
<literal name="indvar" val="!30"/>
<literal name="indvar" val="!29"/>
<literal name="indvar" val="!28"/>
<literal name="indvar" val="!27"/>
<literal name="indvar" val="!26"/>
<literal name="indvar" val="!25"/>
<literal name="indvar" val="!24"/>
<literal name="indvar" val="!23"/>
<literal name="indvar" val="!22"/>
<literal name="indvar" val="!21"/>
<literal name="indvar" val="!20"/>
<literal name="indvar" val="!19"/>
<literal name="indvar" val="!18"/>
<literal name="indvar" val="!17"/>
<literal name="indvar" val="!16"/>
<literal name="indvar" val="!15"/>
<literal name="indvar" val="!14"/>
<literal name="indvar" val="!13"/>
<literal name="indvar" val="!12"/>
<literal name="indvar" val="!11"/>
<literal name="indvar" val="!10"/>
<literal name="indvar" val="!9"/>
<literal name="indvar" val="!8"/>
<literal name="indvar" val="!7"/>
<literal name="indvar" val="!6"/>
<literal name="indvar" val="!5"/>
<literal name="indvar" val="!4"/>
<literal name="indvar" val="!3"/>
<literal name="indvar" val="!2"/>
<literal name="indvar" val="!1"/>
<literal name="indvar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch39:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4387">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body10437:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4387">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body10437:1  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
burst.rd.header10:0  %indvar1 = phi i16 [ %indvar_next1, %burst.rd.body11 ], [ 0, %burst.rd.header ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header10:1  %exitcond3 = icmp eq i16 %indvar1, -27136

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header10:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header10:3  %indvar_next1 = add i16 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header10:4  br i1 %exitcond3, label %.preheader.0, label %burst.rd.body11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body11:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body11:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body11:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_yuv_frame_OC_frame_i) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body11:3  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend17"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body11:4  br label %burst.rd.header10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.0:0  %indvar_flatten = phi i13 [ %indvar_flatten_next, %._crit_edge.7.9 ], [ 0, %burst.rd.header10 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.0:1  %i = phi i8 [ %i_mid2, %._crit_edge.7.9 ], [ 0, %burst.rd.header10 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.0:2  %j = phi i8 [ %j_1_7, %._crit_edge.7.9 ], [ 0, %burst.rd.header10 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -3392

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %exitcond_flatten, label %burst.wr.header.preheader, label %burst.rd.end9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end9:23  %exitcond = icmp eq i8 %j, -96

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.end9:24  %j_mid2 = select i1 %exitcond, i8 0, i8 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end9:25  %i_s = add i8 1, %i

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.end9:26  %i_mid2 = select i1 %exitcond, i8 %i_s, i8 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.end9:145  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.rd.end9:28  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_mid2, i8 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="17" op_0_bw="16">
<![CDATA[
burst.rd.end9:29  %p_shl_cast = zext i16 %p_shl to i17

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
burst.rd.end9:30  %p_shl9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i_mid2, i6 0)

]]></node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="17" op_0_bw="14">
<![CDATA[
burst.rd.end9:31  %p_shl9_cast = zext i14 %p_shl9 to i17

]]></node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end9:32  %tmp_7 = add i17 %p_shl_cast, %p_shl9_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:33  %p_lshr_f_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %tmp_7, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:34  %tmp_9 = add i16 240, %p_lshr_f_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="31" op_0_bw="16">
<![CDATA[
burst.rd.end9:35  %tmp_cast = zext i16 %tmp_9 to i31

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end9:36  %frame_in2_sum = add i31 %tmp_cast, %tmp_20_cast

]]></node>
<StgValue><ssdm name="frame_in2_sum"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end9:37  %frame_in2_sum_cast = zext i31 %frame_in2_sum to i64

]]></node>
<StgValue><ssdm name="frame_in2_sum_cast"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end9:38  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %frame_in2_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="516" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="518" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="519" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="520" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="521" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end9:39  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="522" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end9:40  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="32">
<![CDATA[
burst.rd.end9:41  %tmp_20 = trunc i32 %gmem_addr_read to i8

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:42  %yuv_struct_u_write_assign = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %gmem_addr_read, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="yuv_struct_u_write_assign"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:43  %yuv_struct_y2_write_assign = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %gmem_addr_read, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="yuv_struct_y2_write_assign"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:44  %yuv_struct_v_write_assign = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %gmem_addr_read, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="yuv_struct_v_write_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="527" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end9:45  %E = xor i8 %yuv_struct_v_write_assign, -128

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="17" op_0_bw="8">
<![CDATA[
burst.rd.end9:47  %E_cast_cast = sext i8 %E to i17

]]></node>
<StgValue><ssdm name="E_cast_cast"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end9:55  %tmp_4 = mul i17 409, %E_cast_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="530" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end9:48  %D = xor i8 %yuv_struct_u_write_assign, -128

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="16" op_0_bw="8">
<![CDATA[
burst.rd.end9:49  %D_cast470_cast = sext i8 %D to i16

]]></node>
<StgValue><ssdm name="D_cast470_cast"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:59  %tmp_s = mul i16 -100, %D_cast470_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="8">
<![CDATA[
burst.rd.end9:46  %E_cast471_cast = sext i8 %E to i16

]]></node>
<StgValue><ssdm name="E_cast471_cast"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:61  %tmp_12 = mul i16 -208, %E_cast471_cast

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="18" op_0_bw="8">
<![CDATA[
burst.rd.end9:51  %tmp_5_cast = zext i8 %yuv_struct_y2_write_assign to i18

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="17" op_0_bw="16">
<![CDATA[
burst.rd.end9:60  %tmp_35_cast = sext i16 %tmp_s to i17

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:62  %tmp1 = add i16 128, %tmp_12

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="17" op_0_bw="16">
<![CDATA[
burst.rd.end9:63  %tmp1_cast = sext i16 %tmp1 to i17

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end9:64  %tmp_13 = add i17 %tmp1_cast, %tmp_35_cast

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:76  %tmp_19 = mul i18 298, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="18" op_0_bw="8">
<![CDATA[
burst.rd.end9:50  %tmp_4_cast = zext i8 %tmp_20 to i18

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:52  %tmp_6 = mul i18 298, %tmp_4_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end9:56  %tmp_5 = add i17 128, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="18" op_0_bw="17">
<![CDATA[
burst.rd.end9:57  %tmp_12_cast = sext i17 %tmp_5 to i18

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="18" op_0_bw="17">
<![CDATA[
burst.rd.end9:65  %tmp_18_cast = sext i17 %tmp_13 to i18

]]></node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
burst.rd.end9:67  %p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="18" op_0_bw="17">
<![CDATA[
burst.rd.end9:68  %p_shl1_cast = sext i17 %p_shl1 to i18

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
burst.rd.end9:69  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="11" op_0_bw="10">
<![CDATA[
burst.rd.end9:70  %p_shl2_cast = sext i10 %p_shl2 to i11

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end9:71  %tmp2 = add i11 128, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="18" op_0_bw="11">
<![CDATA[
burst.rd.end9:72  %tmp2_cast = sext i11 %tmp2 to i18

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:73  %tmp_15 = add i18 %tmp2_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end9:74  %tmp_37_cast = sext i18 %tmp_15 to i19

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:77  %tmp_21 = add i18 -4768, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end9:78  %tmp_26_cast = sext i18 %tmp_21 to i19

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:79  %tmp_22 = add i18 %tmp_12_cast, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:80  %tmp_23 = add i18 %tmp_18_cast, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end9:81  %tmp_24 = add i19 %tmp_37_cast, %tmp_26_cast

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:88  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_22, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end9:89  %icmp3 = icmp eq i2 %tmp_28, 1

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:90  %tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_23, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end9:91  %icmp4 = icmp eq i2 %tmp_29, 1

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:92  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_24, i32 16, i32 18)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end9:93  %icmp5 = icmp sgt i3 %tmp_30, 0

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
burst.rd.end9:114  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_24, i32 18)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
burst.rd.end9:115  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_23, i32 17)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
burst.rd.end9:116  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_22, i32 17)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:123  %tmp_35 = or i1 %icmp3, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:124  %tmp_36 = or i1 %icmp4, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:136  %tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_24, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:138  %tmp_52 = select i1 %icmp4, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:139  %tmp_53 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %tmp_23, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:140  %tmp_54 = select i1 %tmp_36, i3 %tmp_52, i3 %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:141  %tmp_55 = select i1 %icmp3, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:142  %tmp_56 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %tmp_22, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:143  %p_v7 = select i1 %tmp_35, i3 %tmp_55, i3 %tmp_56

]]></node>
<StgValue><ssdm name="p_v7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:0  %boundingBoxes_39_load = load i16* %boundingBoxes_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_load"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:1  %boundingBoxes_39_1_load = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:2  %boundingBoxes_39_2_load = load i16* %boundingBoxes_39_2

]]></node>
<StgValue><ssdm name="boundingBoxes_39_2_load"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:3  %boundingBoxes_39_3_load = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:4  %boundingBoxes_39_4_load = load i16* %boundingBoxes_39_4

]]></node>
<StgValue><ssdm name="boundingBoxes_39_4_load"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:5  %boundingBoxes_39_6_load = load i16* %boundingBoxes_39_6

]]></node>
<StgValue><ssdm name="boundingBoxes_39_6_load"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:6  %boundingBoxes_39_8_load = load i16* %boundingBoxes_39_8

]]></node>
<StgValue><ssdm name="boundingBoxes_39_8_load"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:7  %boundingBoxes_39_10_load = load i16* %boundingBoxes_39_10

]]></node>
<StgValue><ssdm name="boundingBoxes_39_10_load"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:8  %boundingBoxes_39_12_load = load i16* %boundingBoxes_39_12

]]></node>
<StgValue><ssdm name="boundingBoxes_39_12_load"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:9  %boundingBoxes_39_14_load = load i16* %boundingBoxes_39_14

]]></node>
<StgValue><ssdm name="boundingBoxes_39_14_load"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:10  %boundingBoxes_39_16_load = load i16* %boundingBoxes_39_16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_16_load"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:11  %boundingBoxes_39_18_load = load i16* %boundingBoxes_39_18

]]></node>
<StgValue><ssdm name="boundingBoxes_39_18_load"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:12  %boundingBoxes_39_20_load = load i16* %boundingBoxes_39_20

]]></node>
<StgValue><ssdm name="boundingBoxes_39_20_load"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:13  %boundingBoxes_39_22_load = load i16* %boundingBoxes_39_22

]]></node>
<StgValue><ssdm name="boundingBoxes_39_22_load"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:14  %boundingBoxes_39_24_load = load i16* %boundingBoxes_39_24

]]></node>
<StgValue><ssdm name="boundingBoxes_39_24_load"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:15  %boundingBoxes_39_26_load = load i16* %boundingBoxes_39_26

]]></node>
<StgValue><ssdm name="boundingBoxes_39_26_load"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:16  %boundingBoxes_39_28_load = load i16* %boundingBoxes_39_28

]]></node>
<StgValue><ssdm name="boundingBoxes_39_28_load"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:17  %boundingBoxes_39_30_load = load i16* %boundingBoxes_39_30

]]></node>
<StgValue><ssdm name="boundingBoxes_39_30_load"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:18  %boundingBoxes_39_32_load = load i16* %boundingBoxes_39_32

]]></node>
<StgValue><ssdm name="boundingBoxes_39_32_load"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:19  %boundingBoxes_39_34_load = load i16* %boundingBoxes_39_34

]]></node>
<StgValue><ssdm name="boundingBoxes_39_34_load"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:20  %boundingBoxes_39_36_load = load i16* %boundingBoxes_39_36

]]></node>
<StgValue><ssdm name="boundingBoxes_39_36_load"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="16" op_0_bw="16">
<![CDATA[
burst.rd.end9:21  %boundingBoxes_39_38_load = load i16* %boundingBoxes_39_38

]]></node>
<StgValue><ssdm name="boundingBoxes_39_38_load"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end9:22  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4800, i64 4800, i64 4800) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="8">
<![CDATA[
burst.rd.end9:27  %i_cast_cast = zext i8 %i_mid2 to i16

]]></node>
<StgValue><ssdm name="i_cast_cast"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:53  %tmp_2 = add i18 -4768, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end9:54  %tmp_10_cast = sext i18 %tmp_2 to i19

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:58  %tmp_8 = add i18 %tmp_2, %tmp_12_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end9:66  %tmp_14 = add i18 %tmp_2, %tmp_18_cast

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end9:75  %tmp_18 = add i19 %tmp_37_cast, %tmp_10_cast

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:82  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_8, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end9:83  %icmp = icmp eq i2 %tmp_25, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:84  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_14, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end9:85  %icmp1 = icmp eq i2 %tmp_26, 1

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:86  %tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 16, i32 18)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end9:87  %icmp2 = icmp sgt i3 %tmp_27, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:94  %tmp_31 = icmp ugt i16 %boundingBoxes_39_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:95  %tmp_39_0_1 = icmp ugt i16 %boundingBoxes_39_4_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:96  %tmp_39_0_2 = icmp ugt i16 %boundingBoxes_39_8_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:97  %tmp_39_0_3 = icmp ugt i16 %boundingBoxes_39_12_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:98  %tmp_39_0_4 = icmp ugt i16 %boundingBoxes_39_16_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:99  %tmp_39_0_5 = icmp ugt i16 %boundingBoxes_39_20_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:100  %tmp_39_0_6 = icmp ugt i16 %boundingBoxes_39_24_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:101  %tmp_39_0_7 = icmp ugt i16 %boundingBoxes_39_28_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:102  %tmp_39_0_8 = icmp ugt i16 %boundingBoxes_39_32_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:103  %tmp_39_0_9 = icmp ugt i16 %boundingBoxes_39_36_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_39_0_9"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:104  %tmp_48_7_9 = icmp ult i16 %boundingBoxes_39_38_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_9"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:105  %tmp_48_7_8 = icmp ult i16 %boundingBoxes_39_34_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_8"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:106  %tmp_48_7_7 = icmp ult i16 %boundingBoxes_39_30_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_7"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:107  %tmp_48_7_6 = icmp ult i16 %boundingBoxes_39_26_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_6"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:108  %tmp_48_7_5 = icmp ult i16 %boundingBoxes_39_22_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_5"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:109  %tmp_48_7_4 = icmp ult i16 %boundingBoxes_39_18_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_4"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:110  %tmp_48_7_3 = icmp ult i16 %boundingBoxes_39_14_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_3"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:111  %tmp_48_7_2 = icmp ult i16 %boundingBoxes_39_10_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_2"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:112  %tmp_48_7_1 = icmp ult i16 %boundingBoxes_39_6_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7_1"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:113  %tmp_48_7 = icmp ult i16 %boundingBoxes_39_2_load, %i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
burst.rd.end9:117  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_18, i32 18)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
burst.rd.end9:118  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_14, i32 17)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
burst.rd.end9:119  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_8, i32 17)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:120  %tmp_32 = or i1 %icmp, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:121  %tmp_33 = or i1 %icmp1, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:122  %tmp_34 = or i1 %icmp2, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:125  %tmp_37 = or i1 %icmp5, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:126  %tmp_38 = select i1 %icmp2, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:127  %tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:128  %tmp_40 = select i1 %tmp_34, i3 %tmp_38, i3 %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:129  %tmp_43 = select i1 %icmp1, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:130  %tmp_44 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %tmp_14, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:131  %tmp_45 = select i1 %tmp_33, i3 %tmp_43, i3 %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:132  %tmp_46 = select i1 %icmp, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end9:133  %tmp_47 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %tmp_8, i32 13, i32 15)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:134  %p_v = select i1 %tmp_32, i3 %tmp_46, i3 %tmp_47

]]></node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:135  %tmp_49 = select i1 %icmp5, i3 -1, i3 0

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end9:137  %tmp_51 = select i1 %tmp_37, i3 %tmp_49, i3 %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="16" op_0_bw="8">
<![CDATA[
burst.rd.end9:144  %j_cast_cast = zext i8 %j_mid2 to i16

]]></node>
<StgValue><ssdm name="j_cast_cast"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.end9:146  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:147  %tmp_41 = icmp ugt i16 %boundingBoxes_39_1_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end9:148  %tmp_42 = icmp ult i16 %boundingBoxes_39_3_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:149  %tmp41 = or i1 %tmp_31, %tmp_41

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:150  %tmp45 = or i1 %tmp_48_7, %tmp_42

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end9:151  %or_cond1 = or i1 %tmp45, %tmp41

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end9:152  br i1 %or_cond1, label %._crit_edge.0.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_57 = zext i9 %index2 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_1 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="featureHist_addr_1"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_1 = load i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_1"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.0:0  %boundingBoxes_39_5_load = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.0:1  %boundingBoxes_39_7_load = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.0:2  %tmp_44_0_1 = icmp ugt i16 %boundingBoxes_39_5_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.0:3  %tmp_52_0_1 = icmp ult i16 %boundingBoxes_39_7_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:4  %tmp3 = or i1 %tmp_39_0_1, %tmp_44_0_1

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:5  %tmp4 = or i1 %tmp_48_7_1, %tmp_52_0_1

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:6  %or_cond3 = or i1 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:7  br i1 %or_cond3, label %._crit_edge.0.1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_1"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_0_1 = zext i10 %index2_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_1"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_3 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_1

]]></node>
<StgValue><ssdm name="featureHist_addr_3"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_3 = load i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="674" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_1 = load i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_1"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_58 = add i16 %featureHist_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_58, i16* %featureHist_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_3 = load i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_3"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_1 = add i16 %featureHist_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_1"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_1, i16* %featureHist_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="680" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_59 = zext i9 %index1 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_2 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="featureHist_addr_2"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_2 = load i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_2"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_1"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_0_1 = zext i10 %index1_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_1"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_4 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_1

]]></node>
<StgValue><ssdm name="featureHist_addr_4"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_4 = load i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="688" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_2 = load i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_2"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_60 = add i16 %featureHist_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="690" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_60, i16* %featureHist_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_4 = load i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_4"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_1 = add i16 %featureHist_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_1"/></StgValue>
</operation>

<operation id="694" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_1, i16* %featureHist_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.1:0  %boundingBoxes_39_9_load = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.1:1  %boundingBoxes_39_11_load = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.1:2  %tmp_44_0_2 = icmp ugt i16 %boundingBoxes_39_9_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.1:3  %tmp_52_0_2 = icmp ult i16 %boundingBoxes_39_11_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:4  %tmp7 = or i1 %tmp_39_0_2, %tmp_44_0_2

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:5  %tmp8 = or i1 %tmp_48_7_2, %tmp_52_0_2

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:6  %or_cond5 = or i1 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:7  br i1 %or_cond5, label %._crit_edge.0.2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="704" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_2"/></StgValue>
</operation>

<operation id="705" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_0_2 = zext i11 %index2_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_2"/></StgValue>
</operation>

<operation id="706" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_5 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_2

]]></node>
<StgValue><ssdm name="featureHist_addr_5"/></StgValue>
</operation>

<operation id="707" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_5 = load i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_5"/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.9:0  %boundingBoxes_39_1_load_1 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_1"/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.9:1  %boundingBoxes_39_3_load_1 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_1"/></StgValue>
</operation>

<operation id="710" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.0.9:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="711" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.9:3  %j_1_s = or i8 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1_s"/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.0.9:4  %j_1_cast_cast = zext i8 %j_1_s to i16

]]></node>
<StgValue><ssdm name="j_1_cast_cast"/></StgValue>
</operation>

<operation id="713" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.9:5  %tmp_44_1 = icmp ugt i16 %boundingBoxes_39_1_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="714" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.9:6  %tmp_52_1 = icmp ult i16 %boundingBoxes_39_3_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="715" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:7  %tmp55 = or i1 %tmp_31, %tmp_44_1

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="716" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:8  %tmp56 = or i1 %tmp_48_7, %tmp_52_1

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="717" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:9  %or_cond10 = or i1 %tmp56, %tmp55

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9:10  br i1 %or_cond10, label %._crit_edge.1.0, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_1 = zext i9 %index2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_21 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1

]]></node>
<StgValue><ssdm name="featureHist_addr_21"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_21 = load i16* %featureHist_addr_21, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="723" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_5 = load i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_5"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_2 = add i16 %featureHist_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_2"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_2, i16* %featureHist_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_21 = load i16* %featureHist_addr_21, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_21"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1 = add i16 %featureHist_load_21, 1

]]></node>
<StgValue><ssdm name="tmp_75_1"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1, i16* %featureHist_addr_21, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="729" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_2"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_0_2 = zext i11 %index1_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_2"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_6 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_2

]]></node>
<StgValue><ssdm name="featureHist_addr_6"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_6 = load i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_6"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_1 = zext i9 %index1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_22 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1

]]></node>
<StgValue><ssdm name="featureHist_addr_22"/></StgValue>
</operation>

<operation id="736" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_22 = load i16* %featureHist_addr_22, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="737" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_6 = load i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_6"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_2 = add i16 %featureHist_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_2"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_2, i16* %featureHist_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.2:0  %boundingBoxes_39_13_load = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.2:1  %boundingBoxes_39_15_load = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.2:2  %tmp_44_0_3 = icmp ugt i16 %boundingBoxes_39_13_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.2:3  %tmp_52_0_3 = icmp ult i16 %boundingBoxes_39_15_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_3"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:4  %tmp13 = or i1 %tmp_39_0_3, %tmp_44_0_3

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:5  %tmp14 = or i1 %tmp_48_7_3, %tmp_52_0_3

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:6  %or_cond7 = or i1 %tmp14, %tmp13

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:7  br i1 %or_cond7, label %._crit_edge.0.3, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_22 = load i16* %featureHist_addr_22, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_22"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1 = add i16 %featureHist_load_22, 1

]]></node>
<StgValue><ssdm name="tmp_77_1"/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1, i16* %featureHist_addr_22, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.0:0  %boundingBoxes_39_5_load_1 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_1"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.0:1  %boundingBoxes_39_7_load_1 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_1"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.0:2  %tmp_44_1_1 = icmp ugt i16 %boundingBoxes_39_5_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.0:3  %tmp_52_1_1 = icmp ult i16 %boundingBoxes_39_7_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_1"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:4  %tmp63 = or i1 %tmp_39_0_1, %tmp_44_1_1

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:5  %tmp64 = or i1 %tmp_48_7_1, %tmp_52_1_1

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:6  %or_cond11 = or i1 %tmp64, %tmp63

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:7  br i1 %or_cond11, label %._crit_edge.1.1, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="761" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_3"/></StgValue>
</operation>

<operation id="762" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_0_3 = zext i11 %index2_0_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_3"/></StgValue>
</operation>

<operation id="763" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_7 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_3

]]></node>
<StgValue><ssdm name="featureHist_addr_7"/></StgValue>
</operation>

<operation id="764" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_7 = load i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_7"/></StgValue>
</operation>

<operation id="765" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.9:0  %boundingBoxes_39_1_load_2 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_2"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.9:1  %boundingBoxes_39_3_load_2 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_2"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.9:2  %j_1_1 = or i8 %j_mid2, 2

]]></node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.1.9:3  %j_1_1_cast_cast = zext i8 %j_1_1 to i16

]]></node>
<StgValue><ssdm name="j_1_1_cast_cast"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.9:4  %tmp_44_2 = icmp ugt i16 %boundingBoxes_39_1_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="770" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.9:5  %tmp_52_2 = icmp ult i16 %boundingBoxes_39_3_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="771" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:6  %tmp82 = or i1 %tmp_31, %tmp_44_2

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="772" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:7  %tmp83 = or i1 %tmp_48_7, %tmp_52_2

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="773" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:8  %or_cond20 = or i1 %tmp83, %tmp82

]]></node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="774" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9:9  br i1 %or_cond20, label %._crit_edge.2.0, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2"/></StgValue>
</operation>

<operation id="776" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_2 = zext i9 %index2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2"/></StgValue>
</operation>

<operation id="777" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_41 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2

]]></node>
<StgValue><ssdm name="featureHist_addr_41"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_41 = load i16* %featureHist_addr_41, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="779" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_7 = load i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_7"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_3 = add i16 %featureHist_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_3"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_3, i16* %featureHist_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_41 = load i16* %featureHist_addr_41, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_41"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2 = add i16 %featureHist_load_41, 1

]]></node>
<StgValue><ssdm name="tmp_75_2"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2, i16* %featureHist_addr_41, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="785" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_3"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_0_3 = zext i11 %index1_0_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_3"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_8 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_3

]]></node>
<StgValue><ssdm name="featureHist_addr_8"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_8 = load i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_8"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_2 = zext i9 %index1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_42 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2

]]></node>
<StgValue><ssdm name="featureHist_addr_42"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_42 = load i16* %featureHist_addr_42, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_42"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="793" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_8 = load i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_8"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_3 = add i16 %featureHist_load_8, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_3"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_3, i16* %featureHist_addr_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.3:0  %boundingBoxes_39_17_load = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.3:1  %boundingBoxes_39_19_load = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.3:2  %tmp_44_0_4 = icmp ugt i16 %boundingBoxes_39_17_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="800" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.3:3  %tmp_52_0_4 = icmp ult i16 %boundingBoxes_39_19_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_4"/></StgValue>
</operation>

<operation id="801" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:4  %tmp19 = or i1 %tmp_39_0_4, %tmp_44_0_4

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:5  %tmp20 = or i1 %tmp_48_7_4, %tmp_52_0_4

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="803" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:6  %or_cond9 = or i1 %tmp20, %tmp19

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3:7  br i1 %or_cond9, label %._crit_edge.0.4, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_42 = load i16* %featureHist_addr_42, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_42"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2 = add i16 %featureHist_load_42, 1

]]></node>
<StgValue><ssdm name="tmp_77_2"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2, i16* %featureHist_addr_42, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.0:0  %boundingBoxes_39_5_load_2 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_2"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.0:1  %boundingBoxes_39_7_load_2 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_2"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.0:2  %tmp_44_2_1 = icmp ugt i16 %boundingBoxes_39_5_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.0:3  %tmp_52_2_1 = icmp ult i16 %boundingBoxes_39_7_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_1"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:4  %tmp84 = or i1 %tmp_39_0_1, %tmp_44_2_1

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:5  %tmp85 = or i1 %tmp_48_7_1, %tmp_52_2_1

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:6  %or_cond21 = or i1 %tmp85, %tmp84

]]></node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="816" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:7  br i1 %or_cond21, label %._crit_edge.2.1, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="817" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_4"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_0_4 = zext i12 %index2_0_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_4"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_9 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_4

]]></node>
<StgValue><ssdm name="featureHist_addr_9"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_9 = load i16* %featureHist_addr_9, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_9"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.9:0  %boundingBoxes_39_1_load_3 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_3"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.9:1  %boundingBoxes_39_3_load_3 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_3"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.9:2  %j_1_2 = or i8 %j_mid2, 3

]]></node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="824" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.2.9:3  %j_1_2_cast_cast = zext i8 %j_1_2 to i16

]]></node>
<StgValue><ssdm name="j_1_2_cast_cast"/></StgValue>
</operation>

<operation id="825" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.9:4  %tmp_44_3 = icmp ugt i16 %boundingBoxes_39_1_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="826" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.9:5  %tmp_52_3 = icmp ult i16 %boundingBoxes_39_3_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="827" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:6  %tmp102 = or i1 %tmp_31, %tmp_44_3

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="828" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:7  %tmp103 = or i1 %tmp_48_7, %tmp_52_3

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="829" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:8  %or_cond30 = or i1 %tmp103, %tmp102

]]></node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9:9  br i1 %or_cond30, label %._crit_edge.3.0, label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3"/></StgValue>
</operation>

<operation id="832" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_3 = zext i9 %index2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3"/></StgValue>
</operation>

<operation id="833" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_61 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3

]]></node>
<StgValue><ssdm name="featureHist_addr_61"/></StgValue>
</operation>

<operation id="834" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_61 = load i16* %featureHist_addr_61, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_61"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="835" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_9 = load i16* %featureHist_addr_9, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_9"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_4 = add i16 %featureHist_load_9, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_4"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_4, i16* %featureHist_addr_9, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_61 = load i16* %featureHist_addr_61, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_61"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3 = add i16 %featureHist_load_61, 1

]]></node>
<StgValue><ssdm name="tmp_75_3"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3, i16* %featureHist_addr_61, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_4"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_0_4 = zext i12 %index1_0_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_4"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_10 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_4

]]></node>
<StgValue><ssdm name="featureHist_addr_10"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_10 = load i16* %featureHist_addr_10, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_10"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_3 = zext i9 %index1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_62 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3

]]></node>
<StgValue><ssdm name="featureHist_addr_62"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_62 = load i16* %featureHist_addr_62, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_62"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="849" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_10 = load i16* %featureHist_addr_10, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_10"/></StgValue>
</operation>

<operation id="850" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_4 = add i16 %featureHist_load_10, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_4"/></StgValue>
</operation>

<operation id="851" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_4, i16* %featureHist_addr_10, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.4:0  %boundingBoxes_39_21_load = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load"/></StgValue>
</operation>

<operation id="854" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.4:1  %boundingBoxes_39_23_load = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load"/></StgValue>
</operation>

<operation id="855" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.4:2  %tmp_44_0_5 = icmp ugt i16 %boundingBoxes_39_21_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="856" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.4:3  %tmp_52_0_5 = icmp ult i16 %boundingBoxes_39_23_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_5"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:4  %tmp25 = or i1 %tmp_39_0_5, %tmp_44_0_5

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:5  %tmp26 = or i1 %tmp_48_7_5, %tmp_52_0_5

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:6  %or_cond = or i1 %tmp26, %tmp25

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4:7  br i1 %or_cond, label %._crit_edge.0.5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_62 = load i16* %featureHist_addr_62, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_62"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3 = add i16 %featureHist_load_62, 1

]]></node>
<StgValue><ssdm name="tmp_77_3"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3, i16* %featureHist_addr_62, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.0:0  %boundingBoxes_39_5_load_3 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_3"/></StgValue>
</operation>

<operation id="866" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.0:1  %boundingBoxes_39_7_load_3 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_3"/></StgValue>
</operation>

<operation id="867" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.0:2  %tmp_44_3_1 = icmp ugt i16 %boundingBoxes_39_5_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="868" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.0:3  %tmp_52_3_1 = icmp ult i16 %boundingBoxes_39_7_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_1"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:4  %tmp104 = or i1 %tmp_39_0_1, %tmp_44_3_1

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:5  %tmp105 = or i1 %tmp_48_7_1, %tmp_52_3_1

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:6  %or_cond31 = or i1 %tmp105, %tmp104

]]></node>
<StgValue><ssdm name="or_cond31"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.0:7  br i1 %or_cond31, label %._crit_edge.3.1, label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="873" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_5"/></StgValue>
</operation>

<operation id="874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_0_5 = zext i12 %index2_0_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_5"/></StgValue>
</operation>

<operation id="875" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_11 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_5

]]></node>
<StgValue><ssdm name="featureHist_addr_11"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_11 = load i16* %featureHist_addr_11, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_11"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.9:0  %boundingBoxes_39_1_load_4 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_4"/></StgValue>
</operation>

<operation id="878" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.9:1  %boundingBoxes_39_3_load_4 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_4"/></StgValue>
</operation>

<operation id="879" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.9:2  %j_1_3 = or i8 %j_mid2, 4

]]></node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="880" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.3.9:3  %j_1_3_cast_cast = zext i8 %j_1_3 to i16

]]></node>
<StgValue><ssdm name="j_1_3_cast_cast"/></StgValue>
</operation>

<operation id="881" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.9:4  %tmp_44_4 = icmp ugt i16 %boundingBoxes_39_1_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="882" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.9:5  %tmp_52_4 = icmp ult i16 %boundingBoxes_39_3_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="883" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:6  %tmp122 = or i1 %tmp_31, %tmp_44_4

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="884" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:7  %tmp123 = or i1 %tmp_48_7, %tmp_52_4

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="885" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:8  %or_cond40 = or i1 %tmp123, %tmp122

]]></node>
<StgValue><ssdm name="or_cond40"/></StgValue>
</operation>

<operation id="886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.9:9  br i1 %or_cond40, label %._crit_edge.4.0, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_4 = zext i9 %index2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_81 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4

]]></node>
<StgValue><ssdm name="featureHist_addr_81"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_81 = load i16* %featureHist_addr_81, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_81"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="891" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_11 = load i16* %featureHist_addr_11, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_11"/></StgValue>
</operation>

<operation id="892" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_5 = add i16 %featureHist_load_11, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_5"/></StgValue>
</operation>

<operation id="893" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_5, i16* %featureHist_addr_11, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_81 = load i16* %featureHist_addr_81, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_81"/></StgValue>
</operation>

<operation id="895" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4 = add i16 %featureHist_load_81, 1

]]></node>
<StgValue><ssdm name="tmp_75_4"/></StgValue>
</operation>

<operation id="896" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4, i16* %featureHist_addr_81, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="897" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_5"/></StgValue>
</operation>

<operation id="898" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_0_5 = zext i12 %index1_0_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_5"/></StgValue>
</operation>

<operation id="899" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_12 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_5

]]></node>
<StgValue><ssdm name="featureHist_addr_12"/></StgValue>
</operation>

<operation id="900" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_12 = load i16* %featureHist_addr_12, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_12"/></StgValue>
</operation>

<operation id="901" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4"/></StgValue>
</operation>

<operation id="902" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_4 = zext i9 %index1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4"/></StgValue>
</operation>

<operation id="903" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_82 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4

]]></node>
<StgValue><ssdm name="featureHist_addr_82"/></StgValue>
</operation>

<operation id="904" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_82 = load i16* %featureHist_addr_82, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_82"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="905" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_12 = load i16* %featureHist_addr_12, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_12"/></StgValue>
</operation>

<operation id="906" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_5 = add i16 %featureHist_load_12, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_5"/></StgValue>
</operation>

<operation id="907" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_5, i16* %featureHist_addr_12, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.5:0  %boundingBoxes_39_25_load = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load"/></StgValue>
</operation>

<operation id="910" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.5:1  %boundingBoxes_39_27_load = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load"/></StgValue>
</operation>

<operation id="911" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.5:2  %tmp_44_0_6 = icmp ugt i16 %boundingBoxes_39_25_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="912" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.5:3  %tmp_52_0_6 = icmp ult i16 %boundingBoxes_39_27_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_6"/></StgValue>
</operation>

<operation id="913" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:4  %tmp31 = or i1 %tmp_39_0_6, %tmp_44_0_6

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="914" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:5  %tmp32 = or i1 %tmp_48_7_6, %tmp_52_0_6

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="915" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:6  %or_cond2 = or i1 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="916" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5:7  br i1 %or_cond2, label %._crit_edge.0.6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_82 = load i16* %featureHist_addr_82, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_82"/></StgValue>
</operation>

<operation id="918" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4 = add i16 %featureHist_load_82, 1

]]></node>
<StgValue><ssdm name="tmp_77_4"/></StgValue>
</operation>

<operation id="919" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4, i16* %featureHist_addr_82, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.0:0  %boundingBoxes_39_5_load_4 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_4"/></StgValue>
</operation>

<operation id="922" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.0:1  %boundingBoxes_39_7_load_4 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_4"/></StgValue>
</operation>

<operation id="923" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.0:2  %tmp_44_4_1 = icmp ugt i16 %boundingBoxes_39_5_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="924" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.0:3  %tmp_52_4_1 = icmp ult i16 %boundingBoxes_39_7_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_1"/></StgValue>
</operation>

<operation id="925" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:4  %tmp124 = or i1 %tmp_39_0_1, %tmp_44_4_1

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="926" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:5  %tmp125 = or i1 %tmp_48_7_1, %tmp_52_4_1

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="927" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:6  %or_cond41 = or i1 %tmp125, %tmp124

]]></node>
<StgValue><ssdm name="or_cond41"/></StgValue>
</operation>

<operation id="928" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.0:7  br i1 %or_cond41, label %._crit_edge.4.1, label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="929" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_6"/></StgValue>
</operation>

<operation id="930" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_0_6 = zext i12 %index2_0_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_6"/></StgValue>
</operation>

<operation id="931" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_13 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_6

]]></node>
<StgValue><ssdm name="featureHist_addr_13"/></StgValue>
</operation>

<operation id="932" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_13 = load i16* %featureHist_addr_13, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_13"/></StgValue>
</operation>

<operation id="933" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.9:0  %boundingBoxes_39_1_load_5 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_5"/></StgValue>
</operation>

<operation id="934" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.9:1  %boundingBoxes_39_3_load_5 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_5"/></StgValue>
</operation>

<operation id="935" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.9:2  %j_1_4 = or i8 %j_mid2, 5

]]></node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.4.9:3  %j_1_4_cast_cast = zext i8 %j_1_4 to i16

]]></node>
<StgValue><ssdm name="j_1_4_cast_cast"/></StgValue>
</operation>

<operation id="937" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.9:4  %tmp_44_5 = icmp ugt i16 %boundingBoxes_39_1_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.9:5  %tmp_52_5 = icmp ult i16 %boundingBoxes_39_3_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:6  %tmp142 = or i1 %tmp_31, %tmp_44_5

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:7  %tmp143 = or i1 %tmp_48_7, %tmp_52_5

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:8  %or_cond50 = or i1 %tmp143, %tmp142

]]></node>
<StgValue><ssdm name="or_cond50"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.9:9  br i1 %or_cond50, label %._crit_edge.5.0, label %51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_5 = zext i9 %index2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_101 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5

]]></node>
<StgValue><ssdm name="featureHist_addr_101"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_101 = load i16* %featureHist_addr_101, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_101"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="947" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_13 = load i16* %featureHist_addr_13, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_13"/></StgValue>
</operation>

<operation id="948" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_6 = add i16 %featureHist_load_13, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_6"/></StgValue>
</operation>

<operation id="949" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_6, i16* %featureHist_addr_13, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_101 = load i16* %featureHist_addr_101, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_101"/></StgValue>
</operation>

<operation id="951" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5 = add i16 %featureHist_load_101, 1

]]></node>
<StgValue><ssdm name="tmp_75_5"/></StgValue>
</operation>

<operation id="952" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5, i16* %featureHist_addr_101, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="953" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_6"/></StgValue>
</operation>

<operation id="954" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_0_6 = zext i12 %index1_0_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_6"/></StgValue>
</operation>

<operation id="955" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_14 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_6

]]></node>
<StgValue><ssdm name="featureHist_addr_14"/></StgValue>
</operation>

<operation id="956" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_14 = load i16* %featureHist_addr_14, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_14"/></StgValue>
</operation>

<operation id="957" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5"/></StgValue>
</operation>

<operation id="958" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_5 = zext i9 %index1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5"/></StgValue>
</operation>

<operation id="959" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_102 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5

]]></node>
<StgValue><ssdm name="featureHist_addr_102"/></StgValue>
</operation>

<operation id="960" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_102 = load i16* %featureHist_addr_102, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_102"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="961" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_14 = load i16* %featureHist_addr_14, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_14"/></StgValue>
</operation>

<operation id="962" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_6 = add i16 %featureHist_load_14, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_6"/></StgValue>
</operation>

<operation id="963" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_6, i16* %featureHist_addr_14, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.6:0  %boundingBoxes_39_29_load = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load"/></StgValue>
</operation>

<operation id="966" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.6:1  %boundingBoxes_39_31_load = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load"/></StgValue>
</operation>

<operation id="967" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.6:2  %tmp_44_0_7 = icmp ugt i16 %boundingBoxes_39_29_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="968" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.6:3  %tmp_52_0_7 = icmp ult i16 %boundingBoxes_39_31_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_7"/></StgValue>
</operation>

<operation id="969" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:4  %tmp37 = or i1 %tmp_39_0_7, %tmp_44_0_7

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="970" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:5  %tmp38 = or i1 %tmp_48_7_7, %tmp_52_0_7

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="971" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:6  %or_cond4 = or i1 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="972" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6:7  br i1 %or_cond4, label %._crit_edge.0.7, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_102 = load i16* %featureHist_addr_102, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_102"/></StgValue>
</operation>

<operation id="974" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5 = add i16 %featureHist_load_102, 1

]]></node>
<StgValue><ssdm name="tmp_77_5"/></StgValue>
</operation>

<operation id="975" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5, i16* %featureHist_addr_102, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.0:0  %boundingBoxes_39_5_load_5 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_5"/></StgValue>
</operation>

<operation id="978" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.0:1  %boundingBoxes_39_7_load_5 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_5"/></StgValue>
</operation>

<operation id="979" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.0:2  %tmp_44_5_1 = icmp ugt i16 %boundingBoxes_39_5_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="980" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.0:3  %tmp_52_5_1 = icmp ult i16 %boundingBoxes_39_7_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_1"/></StgValue>
</operation>

<operation id="981" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:4  %tmp144 = or i1 %tmp_39_0_1, %tmp_44_5_1

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="982" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:5  %tmp145 = or i1 %tmp_48_7_1, %tmp_52_5_1

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="983" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:6  %or_cond51 = or i1 %tmp145, %tmp144

]]></node>
<StgValue><ssdm name="or_cond51"/></StgValue>
</operation>

<operation id="984" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.0:7  br i1 %or_cond51, label %._crit_edge.5.1, label %52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="985" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_7"/></StgValue>
</operation>

<operation id="986" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_0_7 = zext i12 %index2_0_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_7"/></StgValue>
</operation>

<operation id="987" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_15 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_7

]]></node>
<StgValue><ssdm name="featureHist_addr_15"/></StgValue>
</operation>

<operation id="988" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_15 = load i16* %featureHist_addr_15, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_15"/></StgValue>
</operation>

<operation id="989" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.9:0  %boundingBoxes_39_1_load_6 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_6"/></StgValue>
</operation>

<operation id="990" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.9:1  %boundingBoxes_39_3_load_6 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_6"/></StgValue>
</operation>

<operation id="991" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.9:2  %j_1_5 = or i8 %j_mid2, 6

]]></node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="992" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.5.9:3  %j_1_5_cast_cast = zext i8 %j_1_5 to i16

]]></node>
<StgValue><ssdm name="j_1_5_cast_cast"/></StgValue>
</operation>

<operation id="993" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.9:4  %tmp_44_6 = icmp ugt i16 %boundingBoxes_39_1_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="994" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.9:5  %tmp_52_6 = icmp ult i16 %boundingBoxes_39_3_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="995" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:6  %tmp162 = or i1 %tmp_31, %tmp_44_6

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="996" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:7  %tmp163 = or i1 %tmp_48_7, %tmp_52_6

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="997" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:8  %or_cond60 = or i1 %tmp163, %tmp162

]]></node>
<StgValue><ssdm name="or_cond60"/></StgValue>
</operation>

<operation id="998" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.9:9  br i1 %or_cond60, label %._crit_edge.6.0, label %61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6"/></StgValue>
</operation>

<operation id="1000" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_6 = zext i9 %index2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6"/></StgValue>
</operation>

<operation id="1001" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_121 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6

]]></node>
<StgValue><ssdm name="featureHist_addr_121"/></StgValue>
</operation>

<operation id="1002" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_121 = load i16* %featureHist_addr_121, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_121"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1003" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_15 = load i16* %featureHist_addr_15, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_15"/></StgValue>
</operation>

<operation id="1004" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_7 = add i16 %featureHist_load_15, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_7"/></StgValue>
</operation>

<operation id="1005" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_7, i16* %featureHist_addr_15, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_121 = load i16* %featureHist_addr_121, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_121"/></StgValue>
</operation>

<operation id="1007" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6 = add i16 %featureHist_load_121, 1

]]></node>
<StgValue><ssdm name="tmp_75_6"/></StgValue>
</operation>

<operation id="1008" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6, i16* %featureHist_addr_121, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1009" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_7"/></StgValue>
</operation>

<operation id="1010" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_0_7 = zext i12 %index1_0_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_7"/></StgValue>
</operation>

<operation id="1011" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_16 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_7

]]></node>
<StgValue><ssdm name="featureHist_addr_16"/></StgValue>
</operation>

<operation id="1012" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_16 = load i16* %featureHist_addr_16, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_16"/></StgValue>
</operation>

<operation id="1013" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6"/></StgValue>
</operation>

<operation id="1014" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_6 = zext i9 %index1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6"/></StgValue>
</operation>

<operation id="1015" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_122 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6

]]></node>
<StgValue><ssdm name="featureHist_addr_122"/></StgValue>
</operation>

<operation id="1016" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_122 = load i16* %featureHist_addr_122, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_122"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1017" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_16 = load i16* %featureHist_addr_16, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_16"/></StgValue>
</operation>

<operation id="1018" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_7 = add i16 %featureHist_load_16, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_7"/></StgValue>
</operation>

<operation id="1019" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_7, i16* %featureHist_addr_16, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.7:0  %boundingBoxes_39_33_load = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load"/></StgValue>
</operation>

<operation id="1022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.7:1  %boundingBoxes_39_35_load = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load"/></StgValue>
</operation>

<operation id="1023" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.7:2  %tmp_44_0_8 = icmp ugt i16 %boundingBoxes_39_33_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="1024" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.7:3  %tmp_52_0_8 = icmp ult i16 %boundingBoxes_39_35_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_8"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:4  %tmp43 = or i1 %tmp_39_0_8, %tmp_44_0_8

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:5  %tmp44 = or i1 %tmp_48_7_8, %tmp_52_0_8

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1027" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:6  %or_cond6 = or i1 %tmp44, %tmp43

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="1028" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7:7  br i1 %or_cond6, label %._crit_edge.0.8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_122 = load i16* %featureHist_addr_122, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_122"/></StgValue>
</operation>

<operation id="1030" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6 = add i16 %featureHist_load_122, 1

]]></node>
<StgValue><ssdm name="tmp_77_6"/></StgValue>
</operation>

<operation id="1031" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6, i16* %featureHist_addr_122, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.0:0  %boundingBoxes_39_5_load_6 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_6"/></StgValue>
</operation>

<operation id="1034" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.0:1  %boundingBoxes_39_7_load_6 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_6"/></StgValue>
</operation>

<operation id="1035" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.0:2  %tmp_44_6_1 = icmp ugt i16 %boundingBoxes_39_5_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="1036" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.0:3  %tmp_52_6_1 = icmp ult i16 %boundingBoxes_39_7_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_1"/></StgValue>
</operation>

<operation id="1037" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:4  %tmp164 = or i1 %tmp_39_0_1, %tmp_44_6_1

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1038" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:5  %tmp165 = or i1 %tmp_48_7_1, %tmp_52_6_1

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1039" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:6  %or_cond61 = or i1 %tmp165, %tmp164

]]></node>
<StgValue><ssdm name="or_cond61"/></StgValue>
</operation>

<operation id="1040" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.0:7  br i1 %or_cond61, label %._crit_edge.6.1, label %62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1041" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_8"/></StgValue>
</operation>

<operation id="1042" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_0_8 = zext i13 %index2_0_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_8"/></StgValue>
</operation>

<operation id="1043" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_17 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_8

]]></node>
<StgValue><ssdm name="featureHist_addr_17"/></StgValue>
</operation>

<operation id="1044" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_17 = load i16* %featureHist_addr_17, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_17"/></StgValue>
</operation>

<operation id="1045" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1990" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.9:0  %boundingBoxes_39_1_load_7 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_7"/></StgValue>
</operation>

<operation id="1046" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.9:1  %boundingBoxes_39_3_load_7 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_7"/></StgValue>
</operation>

<operation id="1047" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.9:2  %j_1_6 = or i8 %j_mid2, 7

]]></node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="1048" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.6.9:3  %j_1_6_cast_cast = zext i8 %j_1_6 to i16

]]></node>
<StgValue><ssdm name="j_1_6_cast_cast"/></StgValue>
</operation>

<operation id="1049" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.9:4  %tmp_44_7 = icmp ugt i16 %boundingBoxes_39_1_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="1050" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.9:5  %tmp_52_7 = icmp ult i16 %boundingBoxes_39_3_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="1051" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:6  %tmp182 = or i1 %tmp_31, %tmp_44_7

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="1052" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:7  %tmp183 = or i1 %tmp_48_7, %tmp_52_7

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="1053" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:8  %or_cond70 = or i1 %tmp183, %tmp182

]]></node>
<StgValue><ssdm name="or_cond70"/></StgValue>
</operation>

<operation id="1054" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.9:9  br i1 %or_cond70, label %._crit_edge.7.0, label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2002" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:1  %index2_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7"/></StgValue>
</operation>

<operation id="1056" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_74_7 = zext i9 %index2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7"/></StgValue>
</operation>

<operation id="1057" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_141 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7

]]></node>
<StgValue><ssdm name="featureHist_addr_141"/></StgValue>
</operation>

<operation id="1058" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2005" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_141 = load i16* %featureHist_addr_141, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_141"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1059" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_17 = load i16* %featureHist_addr_17, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_17"/></StgValue>
</operation>

<operation id="1060" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_8 = add i16 %featureHist_load_17, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_8"/></StgValue>
</operation>

<operation id="1061" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_8, i16* %featureHist_addr_17, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2005" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_141 = load i16* %featureHist_addr_141, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_141"/></StgValue>
</operation>

<operation id="1063" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7 = add i16 %featureHist_load_141, 1

]]></node>
<StgValue><ssdm name="tmp_75_7"/></StgValue>
</operation>

<operation id="1064" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7, i16* %featureHist_addr_141, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1065" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_8"/></StgValue>
</operation>

<operation id="1066" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_0_8 = zext i13 %index1_0_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_8"/></StgValue>
</operation>

<operation id="1067" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_18 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_8

]]></node>
<StgValue><ssdm name="featureHist_addr_18"/></StgValue>
</operation>

<operation id="1068" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_18 = load i16* %featureHist_addr_18, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_18"/></StgValue>
</operation>

<operation id="1069" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
:0  %index1_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7"/></StgValue>
</operation>

<operation id="1070" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_76_7 = zext i9 %index1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7"/></StgValue>
</operation>

<operation id="1071" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_142 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7

]]></node>
<StgValue><ssdm name="featureHist_addr_142"/></StgValue>
</operation>

<operation id="1072" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_142 = load i16* %featureHist_addr_142, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_142"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1073" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_18 = load i16* %featureHist_addr_18, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_18"/></StgValue>
</operation>

<operation id="1074" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_8 = add i16 %featureHist_load_18, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_8"/></StgValue>
</operation>

<operation id="1075" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_8, i16* %featureHist_addr_18, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.8:0  %boundingBoxes_39_37_load = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load"/></StgValue>
</operation>

<operation id="1078" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.8:1  %boundingBoxes_39_39_load = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load"/></StgValue>
</operation>

<operation id="1079" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.8:2  %tmp_44_0_9 = icmp ugt i16 %boundingBoxes_39_37_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_0_9"/></StgValue>
</operation>

<operation id="1080" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.8:3  %tmp_52_0_9 = icmp ult i16 %boundingBoxes_39_39_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_0_9"/></StgValue>
</operation>

<operation id="1081" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:4  %tmp49 = or i1 %tmp_39_0_9, %tmp_44_0_9

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1082" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:5  %tmp50 = or i1 %tmp_48_7_9, %tmp_52_0_9

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1083" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:6  %or_cond8 = or i1 %tmp50, %tmp49

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="1084" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8:7  br i1 %or_cond8, label %._crit_edge.0.9, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_142 = load i16* %featureHist_addr_142, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_142"/></StgValue>
</operation>

<operation id="1086" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7 = add i16 %featureHist_load_142, 1

]]></node>
<StgValue><ssdm name="tmp_77_7"/></StgValue>
</operation>

<operation id="1087" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2012" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7, i16* %featureHist_addr_142, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2015" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.0:0  %boundingBoxes_39_5_load_7 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_7"/></StgValue>
</operation>

<operation id="1090" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.0:1  %boundingBoxes_39_7_load_7 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_7"/></StgValue>
</operation>

<operation id="1091" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.0:2  %tmp_44_7_1 = icmp ugt i16 %boundingBoxes_39_5_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="1092" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2018" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.0:3  %tmp_52_7_1 = icmp ult i16 %boundingBoxes_39_7_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_1"/></StgValue>
</operation>

<operation id="1093" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:4  %tmp184 = or i1 %tmp_39_0_1, %tmp_44_7_1

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="1094" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:5  %tmp185 = or i1 %tmp_48_7_1, %tmp_52_7_1

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="1095" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:6  %or_cond71 = or i1 %tmp185, %tmp184

]]></node>
<StgValue><ssdm name="or_cond71"/></StgValue>
</operation>

<operation id="1096" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.0:7  br i1 %or_cond71, label %._crit_edge.7.1, label %72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1097" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_0_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_0_9"/></StgValue>
</operation>

<operation id="1098" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_0_9 = zext i13 %index2_0_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_0_9"/></StgValue>
</operation>

<operation id="1099" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_19 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_0_9

]]></node>
<StgValue><ssdm name="featureHist_addr_19"/></StgValue>
</operation>

<operation id="1100" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_19 = load i16* %featureHist_addr_19, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1101" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_19 = load i16* %featureHist_addr_19, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_19"/></StgValue>
</operation>

<operation id="1102" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_0_9 = add i16 %featureHist_load_19, 1

]]></node>
<StgValue><ssdm name="tmp_75_0_9"/></StgValue>
</operation>

<operation id="1103" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_0_9, i16* %featureHist_addr_19, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1104" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_0_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_0_9"/></StgValue>
</operation>

<operation id="1105" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_0_9 = zext i13 %index1_0_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_0_9"/></StgValue>
</operation>

<operation id="1106" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_20 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_0_9

]]></node>
<StgValue><ssdm name="featureHist_addr_20"/></StgValue>
</operation>

<operation id="1107" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_20 = load i16* %featureHist_addr_20, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1108" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_20 = load i16* %featureHist_addr_20, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_20"/></StgValue>
</operation>

<operation id="1109" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_0_9 = add i16 %featureHist_load_20, 1

]]></node>
<StgValue><ssdm name="tmp_77_0_9"/></StgValue>
</operation>

<operation id="1110" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_0_9, i16* %featureHist_addr_20, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1112" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_1"/></StgValue>
</operation>

<operation id="1113" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_1_1 = zext i10 %index2_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_1"/></StgValue>
</operation>

<operation id="1114" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_23 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_1

]]></node>
<StgValue><ssdm name="featureHist_addr_23"/></StgValue>
</operation>

<operation id="1115" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_23 = load i16* %featureHist_addr_23, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_23"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1116" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_23 = load i16* %featureHist_addr_23, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_23"/></StgValue>
</operation>

<operation id="1117" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_1 = add i16 %featureHist_load_23, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_1"/></StgValue>
</operation>

<operation id="1118" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_1, i16* %featureHist_addr_23, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1119" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_1"/></StgValue>
</operation>

<operation id="1120" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_1_1 = zext i10 %index1_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_1"/></StgValue>
</operation>

<operation id="1121" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_24 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_1

]]></node>
<StgValue><ssdm name="featureHist_addr_24"/></StgValue>
</operation>

<operation id="1122" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_24 = load i16* %featureHist_addr_24, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_24"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1123" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_24 = load i16* %featureHist_addr_24, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_24"/></StgValue>
</operation>

<operation id="1124" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_1 = add i16 %featureHist_load_24, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_1"/></StgValue>
</operation>

<operation id="1125" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_1, i16* %featureHist_addr_24, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.1:0  %boundingBoxes_39_9_load_1 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_1"/></StgValue>
</operation>

<operation id="1128" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.1:1  %boundingBoxes_39_11_load_1 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_1"/></StgValue>
</operation>

<operation id="1129" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.1:2  %tmp_44_1_2 = icmp ugt i16 %boundingBoxes_39_9_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="1130" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.1:3  %tmp_52_1_2 = icmp ult i16 %boundingBoxes_39_11_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_2"/></StgValue>
</operation>

<operation id="1131" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:4  %tmp66 = or i1 %tmp_39_0_2, %tmp_44_1_2

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1132" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:5  %tmp67 = or i1 %tmp_48_7_2, %tmp_52_1_2

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1133" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:6  %or_cond12 = or i1 %tmp67, %tmp66

]]></node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="1134" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:7  br i1 %or_cond12, label %._crit_edge.1.2, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1135" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_2"/></StgValue>
</operation>

<operation id="1136" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_1_2 = zext i11 %index2_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_2"/></StgValue>
</operation>

<operation id="1137" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_25 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_2

]]></node>
<StgValue><ssdm name="featureHist_addr_25"/></StgValue>
</operation>

<operation id="1138" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_25 = load i16* %featureHist_addr_25, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_25"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1139" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_25 = load i16* %featureHist_addr_25, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_25"/></StgValue>
</operation>

<operation id="1140" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_2 = add i16 %featureHist_load_25, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_2"/></StgValue>
</operation>

<operation id="1141" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_2, i16* %featureHist_addr_25, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1142" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_2"/></StgValue>
</operation>

<operation id="1143" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_1_2 = zext i11 %index1_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_2"/></StgValue>
</operation>

<operation id="1144" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_26 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_2

]]></node>
<StgValue><ssdm name="featureHist_addr_26"/></StgValue>
</operation>

<operation id="1145" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_26 = load i16* %featureHist_addr_26, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_26"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1146" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_26 = load i16* %featureHist_addr_26, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_26"/></StgValue>
</operation>

<operation id="1147" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_2 = add i16 %featureHist_load_26, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_2"/></StgValue>
</operation>

<operation id="1148" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_2, i16* %featureHist_addr_26, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1150" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.2:0  %boundingBoxes_39_13_load_1 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_1"/></StgValue>
</operation>

<operation id="1151" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.2:1  %boundingBoxes_39_15_load_1 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_1"/></StgValue>
</operation>

<operation id="1152" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.2:2  %tmp_44_1_3 = icmp ugt i16 %boundingBoxes_39_13_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="1153" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.2:3  %tmp_52_1_3 = icmp ult i16 %boundingBoxes_39_15_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_3"/></StgValue>
</operation>

<operation id="1154" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:4  %tmp68 = or i1 %tmp_39_0_3, %tmp_44_1_3

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1155" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:5  %tmp69 = or i1 %tmp_48_7_3, %tmp_52_1_3

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1156" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:6  %or_cond13 = or i1 %tmp69, %tmp68

]]></node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="1157" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:7  br i1 %or_cond13, label %._crit_edge.1.3, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1158" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_3"/></StgValue>
</operation>

<operation id="1159" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_1_3 = zext i11 %index2_1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_3"/></StgValue>
</operation>

<operation id="1160" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_27 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_3

]]></node>
<StgValue><ssdm name="featureHist_addr_27"/></StgValue>
</operation>

<operation id="1161" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_27 = load i16* %featureHist_addr_27, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_27"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1162" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_27 = load i16* %featureHist_addr_27, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_27"/></StgValue>
</operation>

<operation id="1163" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_3 = add i16 %featureHist_load_27, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_3"/></StgValue>
</operation>

<operation id="1164" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_3, i16* %featureHist_addr_27, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1165" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_3"/></StgValue>
</operation>

<operation id="1166" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_1_3 = zext i11 %index1_1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_3"/></StgValue>
</operation>

<operation id="1167" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_28 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_3

]]></node>
<StgValue><ssdm name="featureHist_addr_28"/></StgValue>
</operation>

<operation id="1168" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_28 = load i16* %featureHist_addr_28, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_28"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1169" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_28 = load i16* %featureHist_addr_28, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_28"/></StgValue>
</operation>

<operation id="1170" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_3 = add i16 %featureHist_load_28, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_3"/></StgValue>
</operation>

<operation id="1171" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_3, i16* %featureHist_addr_28, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.3:0  %boundingBoxes_39_17_load_1 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_1"/></StgValue>
</operation>

<operation id="1174" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.3:1  %boundingBoxes_39_19_load_1 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_1"/></StgValue>
</operation>

<operation id="1175" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.3:2  %tmp_44_1_4 = icmp ugt i16 %boundingBoxes_39_17_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="1176" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.3:3  %tmp_52_1_4 = icmp ult i16 %boundingBoxes_39_19_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_4"/></StgValue>
</operation>

<operation id="1177" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:4  %tmp70 = or i1 %tmp_39_0_4, %tmp_44_1_4

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1178" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:5  %tmp71 = or i1 %tmp_48_7_4, %tmp_52_1_4

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="1179" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:6  %or_cond14 = or i1 %tmp71, %tmp70

]]></node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="1180" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3:7  br i1 %or_cond14, label %._crit_edge.1.4, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1181" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_4"/></StgValue>
</operation>

<operation id="1182" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_1_4 = zext i12 %index2_1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_4"/></StgValue>
</operation>

<operation id="1183" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_29 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_4

]]></node>
<StgValue><ssdm name="featureHist_addr_29"/></StgValue>
</operation>

<operation id="1184" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_29 = load i16* %featureHist_addr_29, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_29"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1185" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_29 = load i16* %featureHist_addr_29, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_29"/></StgValue>
</operation>

<operation id="1186" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_4 = add i16 %featureHist_load_29, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_4"/></StgValue>
</operation>

<operation id="1187" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_4, i16* %featureHist_addr_29, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1188" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_4"/></StgValue>
</operation>

<operation id="1189" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_1_4 = zext i12 %index1_1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_4"/></StgValue>
</operation>

<operation id="1190" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_30 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_4

]]></node>
<StgValue><ssdm name="featureHist_addr_30"/></StgValue>
</operation>

<operation id="1191" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_30 = load i16* %featureHist_addr_30, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_30"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1192" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_30 = load i16* %featureHist_addr_30, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_30"/></StgValue>
</operation>

<operation id="1193" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_4 = add i16 %featureHist_load_30, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_4"/></StgValue>
</operation>

<operation id="1194" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_4, i16* %featureHist_addr_30, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.4:0  %boundingBoxes_39_21_load_1 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_1"/></StgValue>
</operation>

<operation id="1197" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.4:1  %boundingBoxes_39_23_load_1 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_1"/></StgValue>
</operation>

<operation id="1198" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.4:2  %tmp_44_1_5 = icmp ugt i16 %boundingBoxes_39_21_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="1199" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.4:3  %tmp_52_1_5 = icmp ult i16 %boundingBoxes_39_23_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_5"/></StgValue>
</operation>

<operation id="1200" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:4  %tmp72 = or i1 %tmp_39_0_5, %tmp_44_1_5

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="1201" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:5  %tmp73 = or i1 %tmp_48_7_5, %tmp_52_1_5

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1202" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:6  %or_cond15 = or i1 %tmp73, %tmp72

]]></node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="1203" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4:7  br i1 %or_cond15, label %._crit_edge.1.5, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1204" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_5"/></StgValue>
</operation>

<operation id="1205" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_1_5 = zext i12 %index2_1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_5"/></StgValue>
</operation>

<operation id="1206" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_31 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_5

]]></node>
<StgValue><ssdm name="featureHist_addr_31"/></StgValue>
</operation>

<operation id="1207" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_31 = load i16* %featureHist_addr_31, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_31"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1208" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_31 = load i16* %featureHist_addr_31, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_31"/></StgValue>
</operation>

<operation id="1209" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_5 = add i16 %featureHist_load_31, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_5"/></StgValue>
</operation>

<operation id="1210" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_5, i16* %featureHist_addr_31, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1211" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_5"/></StgValue>
</operation>

<operation id="1212" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_1_5 = zext i12 %index1_1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_5"/></StgValue>
</operation>

<operation id="1213" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_32 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_5

]]></node>
<StgValue><ssdm name="featureHist_addr_32"/></StgValue>
</operation>

<operation id="1214" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_32 = load i16* %featureHist_addr_32, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_32"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1215" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_32 = load i16* %featureHist_addr_32, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_32"/></StgValue>
</operation>

<operation id="1216" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_5 = add i16 %featureHist_load_32, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_5"/></StgValue>
</operation>

<operation id="1217" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_5, i16* %featureHist_addr_32, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.5:0  %boundingBoxes_39_25_load_1 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_1"/></StgValue>
</operation>

<operation id="1220" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.5:1  %boundingBoxes_39_27_load_1 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_1"/></StgValue>
</operation>

<operation id="1221" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.5:2  %tmp_44_1_6 = icmp ugt i16 %boundingBoxes_39_25_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="1222" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.5:3  %tmp_52_1_6 = icmp ult i16 %boundingBoxes_39_27_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_6"/></StgValue>
</operation>

<operation id="1223" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:4  %tmp74 = or i1 %tmp_39_0_6, %tmp_44_1_6

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1224" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:5  %tmp75 = or i1 %tmp_48_7_6, %tmp_52_1_6

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="1225" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:6  %or_cond16 = or i1 %tmp75, %tmp74

]]></node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="1226" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5:7  br i1 %or_cond16, label %._crit_edge.1.6, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1227" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_6"/></StgValue>
</operation>

<operation id="1228" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_1_6 = zext i12 %index2_1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_6"/></StgValue>
</operation>

<operation id="1229" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_33 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_6

]]></node>
<StgValue><ssdm name="featureHist_addr_33"/></StgValue>
</operation>

<operation id="1230" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_33 = load i16* %featureHist_addr_33, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_33"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1231" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_33 = load i16* %featureHist_addr_33, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_33"/></StgValue>
</operation>

<operation id="1232" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_6 = add i16 %featureHist_load_33, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_6"/></StgValue>
</operation>

<operation id="1233" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_6, i16* %featureHist_addr_33, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1234" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_6"/></StgValue>
</operation>

<operation id="1235" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_1_6 = zext i12 %index1_1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_6"/></StgValue>
</operation>

<operation id="1236" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_34 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_6

]]></node>
<StgValue><ssdm name="featureHist_addr_34"/></StgValue>
</operation>

<operation id="1237" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_34 = load i16* %featureHist_addr_34, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_34"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1238" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_34 = load i16* %featureHist_addr_34, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_34"/></StgValue>
</operation>

<operation id="1239" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_6 = add i16 %featureHist_load_34, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_6"/></StgValue>
</operation>

<operation id="1240" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_6, i16* %featureHist_addr_34, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.6:0  %boundingBoxes_39_29_load_1 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_1"/></StgValue>
</operation>

<operation id="1243" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.6:1  %boundingBoxes_39_31_load_1 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_1"/></StgValue>
</operation>

<operation id="1244" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.6:2  %tmp_44_1_7 = icmp ugt i16 %boundingBoxes_39_29_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="1245" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.6:3  %tmp_52_1_7 = icmp ult i16 %boundingBoxes_39_31_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_7"/></StgValue>
</operation>

<operation id="1246" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:4  %tmp76 = or i1 %tmp_39_0_7, %tmp_44_1_7

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="1247" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:5  %tmp77 = or i1 %tmp_48_7_7, %tmp_52_1_7

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1248" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:6  %or_cond17 = or i1 %tmp77, %tmp76

]]></node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="1249" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6:7  br i1 %or_cond17, label %._crit_edge.1.7, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1250" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_7"/></StgValue>
</operation>

<operation id="1251" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_1_7 = zext i12 %index2_1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_7"/></StgValue>
</operation>

<operation id="1252" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_35 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_7

]]></node>
<StgValue><ssdm name="featureHist_addr_35"/></StgValue>
</operation>

<operation id="1253" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_35 = load i16* %featureHist_addr_35, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_35"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1254" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_35 = load i16* %featureHist_addr_35, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_35"/></StgValue>
</operation>

<operation id="1255" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_7 = add i16 %featureHist_load_35, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_7"/></StgValue>
</operation>

<operation id="1256" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_7, i16* %featureHist_addr_35, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1257" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_7"/></StgValue>
</operation>

<operation id="1258" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_1_7 = zext i12 %index1_1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_7"/></StgValue>
</operation>

<operation id="1259" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_36 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_7

]]></node>
<StgValue><ssdm name="featureHist_addr_36"/></StgValue>
</operation>

<operation id="1260" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_36 = load i16* %featureHist_addr_36, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_36"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1261" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_36 = load i16* %featureHist_addr_36, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_36"/></StgValue>
</operation>

<operation id="1262" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_7 = add i16 %featureHist_load_36, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_7"/></StgValue>
</operation>

<operation id="1263" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_7, i16* %featureHist_addr_36, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.7:0  %boundingBoxes_39_33_load_1 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_1"/></StgValue>
</operation>

<operation id="1266" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.7:1  %boundingBoxes_39_35_load_1 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_1"/></StgValue>
</operation>

<operation id="1267" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.7:2  %tmp_44_1_8 = icmp ugt i16 %boundingBoxes_39_33_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="1268" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.7:3  %tmp_52_1_8 = icmp ult i16 %boundingBoxes_39_35_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_8"/></StgValue>
</operation>

<operation id="1269" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:4  %tmp78 = or i1 %tmp_39_0_8, %tmp_44_1_8

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1270" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:5  %tmp79 = or i1 %tmp_48_7_8, %tmp_52_1_8

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1271" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:6  %or_cond18 = or i1 %tmp79, %tmp78

]]></node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="1272" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7:7  br i1 %or_cond18, label %._crit_edge.1.8, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1273" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_8"/></StgValue>
</operation>

<operation id="1274" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_1_8 = zext i13 %index2_1_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_8"/></StgValue>
</operation>

<operation id="1275" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_37 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_8

]]></node>
<StgValue><ssdm name="featureHist_addr_37"/></StgValue>
</operation>

<operation id="1276" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_37 = load i16* %featureHist_addr_37, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_37"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1277" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_37 = load i16* %featureHist_addr_37, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_37"/></StgValue>
</operation>

<operation id="1278" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_8 = add i16 %featureHist_load_37, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_8"/></StgValue>
</operation>

<operation id="1279" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_8, i16* %featureHist_addr_37, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1280" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_8"/></StgValue>
</operation>

<operation id="1281" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_1_8 = zext i13 %index1_1_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_8"/></StgValue>
</operation>

<operation id="1282" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_38 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_8

]]></node>
<StgValue><ssdm name="featureHist_addr_38"/></StgValue>
</operation>

<operation id="1283" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_38 = load i16* %featureHist_addr_38, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_38"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1284" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_38 = load i16* %featureHist_addr_38, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_38"/></StgValue>
</operation>

<operation id="1285" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_8 = add i16 %featureHist_load_38, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_8"/></StgValue>
</operation>

<operation id="1286" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_8, i16* %featureHist_addr_38, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1287" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.8:0  %boundingBoxes_39_37_load_1 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_1"/></StgValue>
</operation>

<operation id="1289" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.8:1  %boundingBoxes_39_39_load_1 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_1"/></StgValue>
</operation>

<operation id="1290" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.8:2  %tmp_44_1_9 = icmp ugt i16 %boundingBoxes_39_37_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_1_9"/></StgValue>
</operation>

<operation id="1291" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.8:3  %tmp_52_1_9 = icmp ult i16 %boundingBoxes_39_39_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_1_9"/></StgValue>
</operation>

<operation id="1292" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:4  %tmp80 = or i1 %tmp_39_0_9, %tmp_44_1_9

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="1293" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:5  %tmp81 = or i1 %tmp_48_7_9, %tmp_52_1_9

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1294" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:6  %or_cond19 = or i1 %tmp81, %tmp80

]]></node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="1295" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8:7  br i1 %or_cond19, label %._crit_edge.1.9, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1296" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_1_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_1_9"/></StgValue>
</operation>

<operation id="1297" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_1_9 = zext i13 %index2_1_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_1_9"/></StgValue>
</operation>

<operation id="1298" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_39 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_1_9

]]></node>
<StgValue><ssdm name="featureHist_addr_39"/></StgValue>
</operation>

<operation id="1299" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_39 = load i16* %featureHist_addr_39, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_39"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1300" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_39 = load i16* %featureHist_addr_39, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_39"/></StgValue>
</operation>

<operation id="1301" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_1_9 = add i16 %featureHist_load_39, 1

]]></node>
<StgValue><ssdm name="tmp_75_1_9"/></StgValue>
</operation>

<operation id="1302" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_1_9, i16* %featureHist_addr_39, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1303" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_1_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_1_9"/></StgValue>
</operation>

<operation id="1304" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_1_9 = zext i13 %index1_1_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_1_9"/></StgValue>
</operation>

<operation id="1305" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_40 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_1_9

]]></node>
<StgValue><ssdm name="featureHist_addr_40"/></StgValue>
</operation>

<operation id="1306" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_40 = load i16* %featureHist_addr_40, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_40"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1307" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_40 = load i16* %featureHist_addr_40, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_40"/></StgValue>
</operation>

<operation id="1308" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_1_9 = add i16 %featureHist_load_40, 1

]]></node>
<StgValue><ssdm name="tmp_77_1_9"/></StgValue>
</operation>

<operation id="1309" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_1_9, i16* %featureHist_addr_40, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1311" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_1"/></StgValue>
</operation>

<operation id="1312" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_2_1 = zext i10 %index2_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_1"/></StgValue>
</operation>

<operation id="1313" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_43 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_1

]]></node>
<StgValue><ssdm name="featureHist_addr_43"/></StgValue>
</operation>

<operation id="1314" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_43 = load i16* %featureHist_addr_43, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_43"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1315" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_43 = load i16* %featureHist_addr_43, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_43"/></StgValue>
</operation>

<operation id="1316" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_1 = add i16 %featureHist_load_43, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_1"/></StgValue>
</operation>

<operation id="1317" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_1, i16* %featureHist_addr_43, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1318" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_1"/></StgValue>
</operation>

<operation id="1319" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_2_1 = zext i10 %index1_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_1"/></StgValue>
</operation>

<operation id="1320" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_44 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_1

]]></node>
<StgValue><ssdm name="featureHist_addr_44"/></StgValue>
</operation>

<operation id="1321" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_44 = load i16* %featureHist_addr_44, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_44"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1322" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_44 = load i16* %featureHist_addr_44, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_44"/></StgValue>
</operation>

<operation id="1323" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_1 = add i16 %featureHist_load_44, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_1"/></StgValue>
</operation>

<operation id="1324" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_1, i16* %featureHist_addr_44, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1326" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.1:0  %boundingBoxes_39_9_load_2 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_2"/></StgValue>
</operation>

<operation id="1327" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.1:1  %boundingBoxes_39_11_load_2 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_2"/></StgValue>
</operation>

<operation id="1328" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.1:2  %tmp_44_2_2 = icmp ugt i16 %boundingBoxes_39_9_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_2"/></StgValue>
</operation>

<operation id="1329" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.1:3  %tmp_52_2_2 = icmp ult i16 %boundingBoxes_39_11_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_2"/></StgValue>
</operation>

<operation id="1330" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:4  %tmp86 = or i1 %tmp_39_0_2, %tmp_44_2_2

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1331" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:5  %tmp87 = or i1 %tmp_48_7_2, %tmp_52_2_2

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="1332" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:6  %or_cond22 = or i1 %tmp87, %tmp86

]]></node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>

<operation id="1333" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:7  br i1 %or_cond22, label %._crit_edge.2.2, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1334" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_2"/></StgValue>
</operation>

<operation id="1335" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_2_2 = zext i11 %index2_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_2"/></StgValue>
</operation>

<operation id="1336" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_45 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_2

]]></node>
<StgValue><ssdm name="featureHist_addr_45"/></StgValue>
</operation>

<operation id="1337" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_45 = load i16* %featureHist_addr_45, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_45"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1338" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_45 = load i16* %featureHist_addr_45, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_45"/></StgValue>
</operation>

<operation id="1339" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_2 = add i16 %featureHist_load_45, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_2"/></StgValue>
</operation>

<operation id="1340" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_2, i16* %featureHist_addr_45, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1341" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_2"/></StgValue>
</operation>

<operation id="1342" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_2_2 = zext i11 %index1_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_2"/></StgValue>
</operation>

<operation id="1343" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_46 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_2

]]></node>
<StgValue><ssdm name="featureHist_addr_46"/></StgValue>
</operation>

<operation id="1344" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_46 = load i16* %featureHist_addr_46, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_46"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1345" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_46 = load i16* %featureHist_addr_46, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_46"/></StgValue>
</operation>

<operation id="1346" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_2 = add i16 %featureHist_load_46, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_2"/></StgValue>
</operation>

<operation id="1347" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_2, i16* %featureHist_addr_46, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.2:0  %boundingBoxes_39_13_load_2 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_2"/></StgValue>
</operation>

<operation id="1350" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.2:1  %boundingBoxes_39_15_load_2 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_2"/></StgValue>
</operation>

<operation id="1351" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.2:2  %tmp_44_2_3 = icmp ugt i16 %boundingBoxes_39_13_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="1352" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.2:3  %tmp_52_2_3 = icmp ult i16 %boundingBoxes_39_15_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_3"/></StgValue>
</operation>

<operation id="1353" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:4  %tmp88 = or i1 %tmp_39_0_3, %tmp_44_2_3

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="1354" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:5  %tmp89 = or i1 %tmp_48_7_3, %tmp_52_2_3

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1355" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:6  %or_cond23 = or i1 %tmp89, %tmp88

]]></node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="1356" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2:7  br i1 %or_cond23, label %._crit_edge.2.3, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1357" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_3"/></StgValue>
</operation>

<operation id="1358" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_2_3 = zext i11 %index2_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_3"/></StgValue>
</operation>

<operation id="1359" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_47 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_3

]]></node>
<StgValue><ssdm name="featureHist_addr_47"/></StgValue>
</operation>

<operation id="1360" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_47 = load i16* %featureHist_addr_47, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_47"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1361" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_47 = load i16* %featureHist_addr_47, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_47"/></StgValue>
</operation>

<operation id="1362" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_3 = add i16 %featureHist_load_47, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_3"/></StgValue>
</operation>

<operation id="1363" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_3, i16* %featureHist_addr_47, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1364" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_3"/></StgValue>
</operation>

<operation id="1365" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_2_3 = zext i11 %index1_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_3"/></StgValue>
</operation>

<operation id="1366" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_48 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_3

]]></node>
<StgValue><ssdm name="featureHist_addr_48"/></StgValue>
</operation>

<operation id="1367" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_48 = load i16* %featureHist_addr_48, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_48"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1368" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_48 = load i16* %featureHist_addr_48, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_48"/></StgValue>
</operation>

<operation id="1369" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_3 = add i16 %featureHist_load_48, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_3"/></StgValue>
</operation>

<operation id="1370" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_3, i16* %featureHist_addr_48, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.3:0  %boundingBoxes_39_17_load_2 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_2"/></StgValue>
</operation>

<operation id="1373" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.3:1  %boundingBoxes_39_19_load_2 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_2"/></StgValue>
</operation>

<operation id="1374" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.3:2  %tmp_44_2_4 = icmp ugt i16 %boundingBoxes_39_17_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="1375" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.3:3  %tmp_52_2_4 = icmp ult i16 %boundingBoxes_39_19_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_4"/></StgValue>
</operation>

<operation id="1376" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:4  %tmp90 = or i1 %tmp_39_0_4, %tmp_44_2_4

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="1377" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:5  %tmp91 = or i1 %tmp_48_7_4, %tmp_52_2_4

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="1378" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:6  %or_cond24 = or i1 %tmp91, %tmp90

]]></node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>

<operation id="1379" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3:7  br i1 %or_cond24, label %._crit_edge.2.4, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1380" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_4"/></StgValue>
</operation>

<operation id="1381" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_2_4 = zext i12 %index2_2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_4"/></StgValue>
</operation>

<operation id="1382" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_49 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_4

]]></node>
<StgValue><ssdm name="featureHist_addr_49"/></StgValue>
</operation>

<operation id="1383" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_49 = load i16* %featureHist_addr_49, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_49"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1384" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_49 = load i16* %featureHist_addr_49, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_49"/></StgValue>
</operation>

<operation id="1385" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_4 = add i16 %featureHist_load_49, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_4"/></StgValue>
</operation>

<operation id="1386" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_4, i16* %featureHist_addr_49, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1387" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_4"/></StgValue>
</operation>

<operation id="1388" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_2_4 = zext i12 %index1_2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_4"/></StgValue>
</operation>

<operation id="1389" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_50 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_4

]]></node>
<StgValue><ssdm name="featureHist_addr_50"/></StgValue>
</operation>

<operation id="1390" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_50 = load i16* %featureHist_addr_50, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_50"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1391" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_50 = load i16* %featureHist_addr_50, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_50"/></StgValue>
</operation>

<operation id="1392" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_4 = add i16 %featureHist_load_50, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_4"/></StgValue>
</operation>

<operation id="1393" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_4, i16* %featureHist_addr_50, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.4:0  %boundingBoxes_39_21_load_2 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_2"/></StgValue>
</operation>

<operation id="1396" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.4:1  %boundingBoxes_39_23_load_2 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_2"/></StgValue>
</operation>

<operation id="1397" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.4:2  %tmp_44_2_5 = icmp ugt i16 %boundingBoxes_39_21_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="1398" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.4:3  %tmp_52_2_5 = icmp ult i16 %boundingBoxes_39_23_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_5"/></StgValue>
</operation>

<operation id="1399" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:4  %tmp92 = or i1 %tmp_39_0_5, %tmp_44_2_5

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="1400" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:5  %tmp93 = or i1 %tmp_48_7_5, %tmp_52_2_5

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1401" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:6  %or_cond25 = or i1 %tmp93, %tmp92

]]></node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="1402" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4:7  br i1 %or_cond25, label %._crit_edge.2.5, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1403" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_5"/></StgValue>
</operation>

<operation id="1404" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_2_5 = zext i12 %index2_2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_5"/></StgValue>
</operation>

<operation id="1405" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_51 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_5

]]></node>
<StgValue><ssdm name="featureHist_addr_51"/></StgValue>
</operation>

<operation id="1406" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_51 = load i16* %featureHist_addr_51, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_51"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1407" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_51 = load i16* %featureHist_addr_51, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_51"/></StgValue>
</operation>

<operation id="1408" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_5 = add i16 %featureHist_load_51, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_5"/></StgValue>
</operation>

<operation id="1409" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_5, i16* %featureHist_addr_51, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1410" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_5"/></StgValue>
</operation>

<operation id="1411" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_2_5 = zext i12 %index1_2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_5"/></StgValue>
</operation>

<operation id="1412" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_52 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_5

]]></node>
<StgValue><ssdm name="featureHist_addr_52"/></StgValue>
</operation>

<operation id="1413" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_52 = load i16* %featureHist_addr_52, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_52"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1414" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_52 = load i16* %featureHist_addr_52, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_52"/></StgValue>
</operation>

<operation id="1415" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_5 = add i16 %featureHist_load_52, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_5"/></StgValue>
</operation>

<operation id="1416" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_5, i16* %featureHist_addr_52, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.5:0  %boundingBoxes_39_25_load_2 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_2"/></StgValue>
</operation>

<operation id="1419" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.5:1  %boundingBoxes_39_27_load_2 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_2"/></StgValue>
</operation>

<operation id="1420" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.5:2  %tmp_44_2_6 = icmp ugt i16 %boundingBoxes_39_25_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="1421" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.5:3  %tmp_52_2_6 = icmp ult i16 %boundingBoxes_39_27_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_6"/></StgValue>
</operation>

<operation id="1422" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:4  %tmp94 = or i1 %tmp_39_0_6, %tmp_44_2_6

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1423" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:5  %tmp95 = or i1 %tmp_48_7_6, %tmp_52_2_6

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1424" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:6  %or_cond26 = or i1 %tmp95, %tmp94

]]></node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="1425" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5:7  br i1 %or_cond26, label %._crit_edge.2.6, label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1426" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_6"/></StgValue>
</operation>

<operation id="1427" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_2_6 = zext i12 %index2_2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_6"/></StgValue>
</operation>

<operation id="1428" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_53 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_6

]]></node>
<StgValue><ssdm name="featureHist_addr_53"/></StgValue>
</operation>

<operation id="1429" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_53 = load i16* %featureHist_addr_53, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_53"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1430" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_53 = load i16* %featureHist_addr_53, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_53"/></StgValue>
</operation>

<operation id="1431" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_6 = add i16 %featureHist_load_53, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_6"/></StgValue>
</operation>

<operation id="1432" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_6, i16* %featureHist_addr_53, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1433" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_6"/></StgValue>
</operation>

<operation id="1434" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_2_6 = zext i12 %index1_2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_6"/></StgValue>
</operation>

<operation id="1435" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_54 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_6

]]></node>
<StgValue><ssdm name="featureHist_addr_54"/></StgValue>
</operation>

<operation id="1436" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_54 = load i16* %featureHist_addr_54, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_54"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1437" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_54 = load i16* %featureHist_addr_54, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_54"/></StgValue>
</operation>

<operation id="1438" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_6 = add i16 %featureHist_load_54, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_6"/></StgValue>
</operation>

<operation id="1439" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_6, i16* %featureHist_addr_54, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.6:0  %boundingBoxes_39_29_load_2 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_2"/></StgValue>
</operation>

<operation id="1442" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.6:1  %boundingBoxes_39_31_load_2 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_2"/></StgValue>
</operation>

<operation id="1443" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.6:2  %tmp_44_2_7 = icmp ugt i16 %boundingBoxes_39_29_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="1444" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.6:3  %tmp_52_2_7 = icmp ult i16 %boundingBoxes_39_31_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_7"/></StgValue>
</operation>

<operation id="1445" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:4  %tmp96 = or i1 %tmp_39_0_7, %tmp_44_2_7

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="1446" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:5  %tmp97 = or i1 %tmp_48_7_7, %tmp_52_2_7

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="1447" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:6  %or_cond27 = or i1 %tmp97, %tmp96

]]></node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="1448" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6:7  br i1 %or_cond27, label %._crit_edge.2.7, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1449" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_7"/></StgValue>
</operation>

<operation id="1450" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_2_7 = zext i12 %index2_2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_7"/></StgValue>
</operation>

<operation id="1451" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_55 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_7

]]></node>
<StgValue><ssdm name="featureHist_addr_55"/></StgValue>
</operation>

<operation id="1452" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_55 = load i16* %featureHist_addr_55, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_55"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1453" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_55 = load i16* %featureHist_addr_55, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_55"/></StgValue>
</operation>

<operation id="1454" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_7 = add i16 %featureHist_load_55, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_7"/></StgValue>
</operation>

<operation id="1455" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_7, i16* %featureHist_addr_55, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1456" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_7"/></StgValue>
</operation>

<operation id="1457" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_2_7 = zext i12 %index1_2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_7"/></StgValue>
</operation>

<operation id="1458" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_56 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_7

]]></node>
<StgValue><ssdm name="featureHist_addr_56"/></StgValue>
</operation>

<operation id="1459" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_56 = load i16* %featureHist_addr_56, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_56"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1460" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_56 = load i16* %featureHist_addr_56, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_56"/></StgValue>
</operation>

<operation id="1461" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_7 = add i16 %featureHist_load_56, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_7"/></StgValue>
</operation>

<operation id="1462" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_7, i16* %featureHist_addr_56, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.7:0  %boundingBoxes_39_33_load_2 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_2"/></StgValue>
</operation>

<operation id="1465" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.7:1  %boundingBoxes_39_35_load_2 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_2"/></StgValue>
</operation>

<operation id="1466" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.7:2  %tmp_44_2_8 = icmp ugt i16 %boundingBoxes_39_33_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="1467" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.7:3  %tmp_52_2_8 = icmp ult i16 %boundingBoxes_39_35_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_8"/></StgValue>
</operation>

<operation id="1468" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:4  %tmp98 = or i1 %tmp_39_0_8, %tmp_44_2_8

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="1469" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:5  %tmp99 = or i1 %tmp_48_7_8, %tmp_52_2_8

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1470" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:6  %or_cond28 = or i1 %tmp99, %tmp98

]]></node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="1471" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7:7  br i1 %or_cond28, label %._crit_edge.2.8, label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1472" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_8"/></StgValue>
</operation>

<operation id="1473" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_2_8 = zext i13 %index2_2_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_8"/></StgValue>
</operation>

<operation id="1474" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_57 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_8

]]></node>
<StgValue><ssdm name="featureHist_addr_57"/></StgValue>
</operation>

<operation id="1475" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_57 = load i16* %featureHist_addr_57, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_57"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1476" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_57 = load i16* %featureHist_addr_57, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_57"/></StgValue>
</operation>

<operation id="1477" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_8 = add i16 %featureHist_load_57, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_8"/></StgValue>
</operation>

<operation id="1478" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_8, i16* %featureHist_addr_57, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1479" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_8"/></StgValue>
</operation>

<operation id="1480" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_2_8 = zext i13 %index1_2_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_8"/></StgValue>
</operation>

<operation id="1481" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_58 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_8

]]></node>
<StgValue><ssdm name="featureHist_addr_58"/></StgValue>
</operation>

<operation id="1482" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_58 = load i16* %featureHist_addr_58, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_58"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1483" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_58 = load i16* %featureHist_addr_58, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_58"/></StgValue>
</operation>

<operation id="1484" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_8 = add i16 %featureHist_load_58, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_8"/></StgValue>
</operation>

<operation id="1485" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_8, i16* %featureHist_addr_58, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.8:0  %boundingBoxes_39_37_load_2 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_2"/></StgValue>
</operation>

<operation id="1488" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.8:1  %boundingBoxes_39_39_load_2 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_2"/></StgValue>
</operation>

<operation id="1489" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.8:2  %tmp_44_2_9 = icmp ugt i16 %boundingBoxes_39_37_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_2_9"/></StgValue>
</operation>

<operation id="1490" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.8:3  %tmp_52_2_9 = icmp ult i16 %boundingBoxes_39_39_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_2_9"/></StgValue>
</operation>

<operation id="1491" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:4  %tmp100 = or i1 %tmp_39_0_9, %tmp_44_2_9

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1492" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:5  %tmp101 = or i1 %tmp_48_7_9, %tmp_52_2_9

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1493" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:6  %or_cond29 = or i1 %tmp101, %tmp100

]]></node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="1494" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8:7  br i1 %or_cond29, label %._crit_edge.2.9, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1495" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_2_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_2_9"/></StgValue>
</operation>

<operation id="1496" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_2_9 = zext i13 %index2_2_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_2_9"/></StgValue>
</operation>

<operation id="1497" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_59 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_2_9

]]></node>
<StgValue><ssdm name="featureHist_addr_59"/></StgValue>
</operation>

<operation id="1498" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_59 = load i16* %featureHist_addr_59, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_59"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1499" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_59 = load i16* %featureHist_addr_59, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_59"/></StgValue>
</operation>

<operation id="1500" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_2_9 = add i16 %featureHist_load_59, 1

]]></node>
<StgValue><ssdm name="tmp_75_2_9"/></StgValue>
</operation>

<operation id="1501" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_2_9, i16* %featureHist_addr_59, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1502" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_2_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_2_9"/></StgValue>
</operation>

<operation id="1503" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_2_9 = zext i13 %index1_2_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_2_9"/></StgValue>
</operation>

<operation id="1504" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_60 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_2_9

]]></node>
<StgValue><ssdm name="featureHist_addr_60"/></StgValue>
</operation>

<operation id="1505" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_60 = load i16* %featureHist_addr_60, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_60"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1506" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_60 = load i16* %featureHist_addr_60, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_60"/></StgValue>
</operation>

<operation id="1507" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_2_9 = add i16 %featureHist_load_60, 1

]]></node>
<StgValue><ssdm name="tmp_77_2_9"/></StgValue>
</operation>

<operation id="1508" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_2_9, i16* %featureHist_addr_60, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1510" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_1"/></StgValue>
</operation>

<operation id="1511" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_3_1 = zext i10 %index2_3_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_1"/></StgValue>
</operation>

<operation id="1512" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_63 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_1

]]></node>
<StgValue><ssdm name="featureHist_addr_63"/></StgValue>
</operation>

<operation id="1513" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_63 = load i16* %featureHist_addr_63, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_63"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1514" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_63 = load i16* %featureHist_addr_63, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_63"/></StgValue>
</operation>

<operation id="1515" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_1 = add i16 %featureHist_load_63, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_1"/></StgValue>
</operation>

<operation id="1516" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_1, i16* %featureHist_addr_63, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1517" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_1"/></StgValue>
</operation>

<operation id="1518" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_3_1 = zext i10 %index1_3_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_1"/></StgValue>
</operation>

<operation id="1519" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_64 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_1

]]></node>
<StgValue><ssdm name="featureHist_addr_64"/></StgValue>
</operation>

<operation id="1520" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_64 = load i16* %featureHist_addr_64, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_64"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1521" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_64 = load i16* %featureHist_addr_64, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_64"/></StgValue>
</operation>

<operation id="1522" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_1 = add i16 %featureHist_load_64, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_1"/></StgValue>
</operation>

<operation id="1523" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_1, i16* %featureHist_addr_64, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.1:0  %boundingBoxes_39_9_load_3 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_3"/></StgValue>
</operation>

<operation id="1526" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.1:1  %boundingBoxes_39_11_load_3 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_3"/></StgValue>
</operation>

<operation id="1527" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.1:2  %tmp_44_3_2 = icmp ugt i16 %boundingBoxes_39_9_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="1528" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.1:3  %tmp_52_3_2 = icmp ult i16 %boundingBoxes_39_11_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_2"/></StgValue>
</operation>

<operation id="1529" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:4  %tmp106 = or i1 %tmp_39_0_2, %tmp_44_3_2

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="1530" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:5  %tmp107 = or i1 %tmp_48_7_2, %tmp_52_3_2

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="1531" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:6  %or_cond32 = or i1 %tmp107, %tmp106

]]></node>
<StgValue><ssdm name="or_cond32"/></StgValue>
</operation>

<operation id="1532" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.1:7  br i1 %or_cond32, label %._crit_edge.3.2, label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1533" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_2"/></StgValue>
</operation>

<operation id="1534" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_3_2 = zext i11 %index2_3_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_2"/></StgValue>
</operation>

<operation id="1535" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_65 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_2

]]></node>
<StgValue><ssdm name="featureHist_addr_65"/></StgValue>
</operation>

<operation id="1536" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_65 = load i16* %featureHist_addr_65, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_65"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1537" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_65 = load i16* %featureHist_addr_65, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_65"/></StgValue>
</operation>

<operation id="1538" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_2 = add i16 %featureHist_load_65, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_2"/></StgValue>
</operation>

<operation id="1539" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_2, i16* %featureHist_addr_65, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1540" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_2"/></StgValue>
</operation>

<operation id="1541" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_3_2 = zext i11 %index1_3_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_2"/></StgValue>
</operation>

<operation id="1542" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_66 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_2

]]></node>
<StgValue><ssdm name="featureHist_addr_66"/></StgValue>
</operation>

<operation id="1543" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_66 = load i16* %featureHist_addr_66, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_66"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1544" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_66 = load i16* %featureHist_addr_66, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_66"/></StgValue>
</operation>

<operation id="1545" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_2 = add i16 %featureHist_load_66, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_2"/></StgValue>
</operation>

<operation id="1546" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_2, i16* %featureHist_addr_66, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.2:0  %boundingBoxes_39_13_load_3 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_3"/></StgValue>
</operation>

<operation id="1549" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.2:1  %boundingBoxes_39_15_load_3 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_3"/></StgValue>
</operation>

<operation id="1550" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.2:2  %tmp_44_3_3 = icmp ugt i16 %boundingBoxes_39_13_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_3"/></StgValue>
</operation>

<operation id="1551" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.2:3  %tmp_52_3_3 = icmp ult i16 %boundingBoxes_39_15_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_3"/></StgValue>
</operation>

<operation id="1552" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:4  %tmp108 = or i1 %tmp_39_0_3, %tmp_44_3_3

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="1553" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:5  %tmp109 = or i1 %tmp_48_7_3, %tmp_52_3_3

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1554" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:6  %or_cond33 = or i1 %tmp109, %tmp108

]]></node>
<StgValue><ssdm name="or_cond33"/></StgValue>
</operation>

<operation id="1555" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.2:7  br i1 %or_cond33, label %._crit_edge.3.3, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1556" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_3"/></StgValue>
</operation>

<operation id="1557" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_3_3 = zext i11 %index2_3_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_3"/></StgValue>
</operation>

<operation id="1558" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_67 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_3

]]></node>
<StgValue><ssdm name="featureHist_addr_67"/></StgValue>
</operation>

<operation id="1559" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_67 = load i16* %featureHist_addr_67, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_67"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1560" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_67 = load i16* %featureHist_addr_67, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_67"/></StgValue>
</operation>

<operation id="1561" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_3 = add i16 %featureHist_load_67, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_3"/></StgValue>
</operation>

<operation id="1562" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_3, i16* %featureHist_addr_67, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1563" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_3"/></StgValue>
</operation>

<operation id="1564" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_3_3 = zext i11 %index1_3_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_3"/></StgValue>
</operation>

<operation id="1565" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_68 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_3

]]></node>
<StgValue><ssdm name="featureHist_addr_68"/></StgValue>
</operation>

<operation id="1566" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_68 = load i16* %featureHist_addr_68, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_68"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1567" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_68 = load i16* %featureHist_addr_68, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_68"/></StgValue>
</operation>

<operation id="1568" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_3 = add i16 %featureHist_load_68, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_3"/></StgValue>
</operation>

<operation id="1569" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_3, i16* %featureHist_addr_68, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.3:0  %boundingBoxes_39_17_load_3 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_3"/></StgValue>
</operation>

<operation id="1572" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.3:1  %boundingBoxes_39_19_load_3 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_3"/></StgValue>
</operation>

<operation id="1573" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.3:2  %tmp_44_3_4 = icmp ugt i16 %boundingBoxes_39_17_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="1574" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.3:3  %tmp_52_3_4 = icmp ult i16 %boundingBoxes_39_19_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_4"/></StgValue>
</operation>

<operation id="1575" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:4  %tmp110 = or i1 %tmp_39_0_4, %tmp_44_3_4

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1576" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:5  %tmp111 = or i1 %tmp_48_7_4, %tmp_52_3_4

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="1577" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:6  %or_cond34 = or i1 %tmp111, %tmp110

]]></node>
<StgValue><ssdm name="or_cond34"/></StgValue>
</operation>

<operation id="1578" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.3:7  br i1 %or_cond34, label %._crit_edge.3.4, label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1579" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_4"/></StgValue>
</operation>

<operation id="1580" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_3_4 = zext i12 %index2_3_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_4"/></StgValue>
</operation>

<operation id="1581" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_69 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_4

]]></node>
<StgValue><ssdm name="featureHist_addr_69"/></StgValue>
</operation>

<operation id="1582" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_69 = load i16* %featureHist_addr_69, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_69"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1583" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_69 = load i16* %featureHist_addr_69, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_69"/></StgValue>
</operation>

<operation id="1584" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_4 = add i16 %featureHist_load_69, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_4"/></StgValue>
</operation>

<operation id="1585" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_4, i16* %featureHist_addr_69, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1586" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_4"/></StgValue>
</operation>

<operation id="1587" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_3_4 = zext i12 %index1_3_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_4"/></StgValue>
</operation>

<operation id="1588" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_70 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_4

]]></node>
<StgValue><ssdm name="featureHist_addr_70"/></StgValue>
</operation>

<operation id="1589" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_70 = load i16* %featureHist_addr_70, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_70"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1590" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_70 = load i16* %featureHist_addr_70, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_70"/></StgValue>
</operation>

<operation id="1591" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_4 = add i16 %featureHist_load_70, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_4"/></StgValue>
</operation>

<operation id="1592" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_4, i16* %featureHist_addr_70, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.4:0  %boundingBoxes_39_21_load_3 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_3"/></StgValue>
</operation>

<operation id="1595" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.4:1  %boundingBoxes_39_23_load_3 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_3"/></StgValue>
</operation>

<operation id="1596" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.4:2  %tmp_44_3_5 = icmp ugt i16 %boundingBoxes_39_21_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="1597" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.4:3  %tmp_52_3_5 = icmp ult i16 %boundingBoxes_39_23_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_5"/></StgValue>
</operation>

<operation id="1598" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:4  %tmp112 = or i1 %tmp_39_0_5, %tmp_44_3_5

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="1599" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:5  %tmp113 = or i1 %tmp_48_7_5, %tmp_52_3_5

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="1600" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:6  %or_cond35 = or i1 %tmp113, %tmp112

]]></node>
<StgValue><ssdm name="or_cond35"/></StgValue>
</operation>

<operation id="1601" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.4:7  br i1 %or_cond35, label %._crit_edge.3.5, label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1602" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_5"/></StgValue>
</operation>

<operation id="1603" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_3_5 = zext i12 %index2_3_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_5"/></StgValue>
</operation>

<operation id="1604" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_71 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_5

]]></node>
<StgValue><ssdm name="featureHist_addr_71"/></StgValue>
</operation>

<operation id="1605" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_71 = load i16* %featureHist_addr_71, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_71"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1606" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_71 = load i16* %featureHist_addr_71, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_71"/></StgValue>
</operation>

<operation id="1607" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_5 = add i16 %featureHist_load_71, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_5"/></StgValue>
</operation>

<operation id="1608" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_5, i16* %featureHist_addr_71, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1609" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_5"/></StgValue>
</operation>

<operation id="1610" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_3_5 = zext i12 %index1_3_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_5"/></StgValue>
</operation>

<operation id="1611" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_72 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_5

]]></node>
<StgValue><ssdm name="featureHist_addr_72"/></StgValue>
</operation>

<operation id="1612" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_72 = load i16* %featureHist_addr_72, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_72"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1613" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_72 = load i16* %featureHist_addr_72, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_72"/></StgValue>
</operation>

<operation id="1614" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_5 = add i16 %featureHist_load_72, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_5"/></StgValue>
</operation>

<operation id="1615" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_5, i16* %featureHist_addr_72, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.5:0  %boundingBoxes_39_25_load_3 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_3"/></StgValue>
</operation>

<operation id="1618" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.5:1  %boundingBoxes_39_27_load_3 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_3"/></StgValue>
</operation>

<operation id="1619" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.5:2  %tmp_44_3_6 = icmp ugt i16 %boundingBoxes_39_25_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="1620" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.5:3  %tmp_52_3_6 = icmp ult i16 %boundingBoxes_39_27_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_6"/></StgValue>
</operation>

<operation id="1621" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:4  %tmp114 = or i1 %tmp_39_0_6, %tmp_44_3_6

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="1622" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:5  %tmp115 = or i1 %tmp_48_7_6, %tmp_52_3_6

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="1623" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:6  %or_cond36 = or i1 %tmp115, %tmp114

]]></node>
<StgValue><ssdm name="or_cond36"/></StgValue>
</operation>

<operation id="1624" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.5:7  br i1 %or_cond36, label %._crit_edge.3.6, label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1625" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_6"/></StgValue>
</operation>

<operation id="1626" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_3_6 = zext i12 %index2_3_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_6"/></StgValue>
</operation>

<operation id="1627" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_73 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_6

]]></node>
<StgValue><ssdm name="featureHist_addr_73"/></StgValue>
</operation>

<operation id="1628" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_73 = load i16* %featureHist_addr_73, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_73"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1629" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_73 = load i16* %featureHist_addr_73, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_73"/></StgValue>
</operation>

<operation id="1630" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_6 = add i16 %featureHist_load_73, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_6"/></StgValue>
</operation>

<operation id="1631" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_6, i16* %featureHist_addr_73, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1632" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_6"/></StgValue>
</operation>

<operation id="1633" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_3_6 = zext i12 %index1_3_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_6"/></StgValue>
</operation>

<operation id="1634" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_74 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_6

]]></node>
<StgValue><ssdm name="featureHist_addr_74"/></StgValue>
</operation>

<operation id="1635" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_74 = load i16* %featureHist_addr_74, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_74"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1636" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_74 = load i16* %featureHist_addr_74, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_74"/></StgValue>
</operation>

<operation id="1637" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_6 = add i16 %featureHist_load_74, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_6"/></StgValue>
</operation>

<operation id="1638" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_6, i16* %featureHist_addr_74, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.6:0  %boundingBoxes_39_29_load_3 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_3"/></StgValue>
</operation>

<operation id="1641" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.6:1  %boundingBoxes_39_31_load_3 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_3"/></StgValue>
</operation>

<operation id="1642" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.6:2  %tmp_44_3_7 = icmp ugt i16 %boundingBoxes_39_29_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="1643" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.6:3  %tmp_52_3_7 = icmp ult i16 %boundingBoxes_39_31_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_7"/></StgValue>
</operation>

<operation id="1644" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:4  %tmp116 = or i1 %tmp_39_0_7, %tmp_44_3_7

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="1645" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:5  %tmp117 = or i1 %tmp_48_7_7, %tmp_52_3_7

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="1646" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:6  %or_cond37 = or i1 %tmp117, %tmp116

]]></node>
<StgValue><ssdm name="or_cond37"/></StgValue>
</operation>

<operation id="1647" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.6:7  br i1 %or_cond37, label %._crit_edge.3.7, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1648" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_7"/></StgValue>
</operation>

<operation id="1649" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_3_7 = zext i12 %index2_3_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_7"/></StgValue>
</operation>

<operation id="1650" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_75 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_7

]]></node>
<StgValue><ssdm name="featureHist_addr_75"/></StgValue>
</operation>

<operation id="1651" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_75 = load i16* %featureHist_addr_75, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_75"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1652" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_75 = load i16* %featureHist_addr_75, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_75"/></StgValue>
</operation>

<operation id="1653" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_7 = add i16 %featureHist_load_75, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_7"/></StgValue>
</operation>

<operation id="1654" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_7, i16* %featureHist_addr_75, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1655" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_7"/></StgValue>
</operation>

<operation id="1656" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_3_7 = zext i12 %index1_3_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_7"/></StgValue>
</operation>

<operation id="1657" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_76 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_7

]]></node>
<StgValue><ssdm name="featureHist_addr_76"/></StgValue>
</operation>

<operation id="1658" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_76 = load i16* %featureHist_addr_76, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_76"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1659" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_76 = load i16* %featureHist_addr_76, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_76"/></StgValue>
</operation>

<operation id="1660" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_7 = add i16 %featureHist_load_76, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_7"/></StgValue>
</operation>

<operation id="1661" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_7, i16* %featureHist_addr_76, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.7:0  %boundingBoxes_39_33_load_3 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_3"/></StgValue>
</operation>

<operation id="1664" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.7:1  %boundingBoxes_39_35_load_3 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_3"/></StgValue>
</operation>

<operation id="1665" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.7:2  %tmp_44_3_8 = icmp ugt i16 %boundingBoxes_39_33_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="1666" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.7:3  %tmp_52_3_8 = icmp ult i16 %boundingBoxes_39_35_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_8"/></StgValue>
</operation>

<operation id="1667" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:4  %tmp118 = or i1 %tmp_39_0_8, %tmp_44_3_8

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="1668" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:5  %tmp119 = or i1 %tmp_48_7_8, %tmp_52_3_8

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1669" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:6  %or_cond38 = or i1 %tmp119, %tmp118

]]></node>
<StgValue><ssdm name="or_cond38"/></StgValue>
</operation>

<operation id="1670" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.7:7  br i1 %or_cond38, label %._crit_edge.3.8, label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1671" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_8"/></StgValue>
</operation>

<operation id="1672" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_3_8 = zext i13 %index2_3_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_8"/></StgValue>
</operation>

<operation id="1673" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_77 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_8

]]></node>
<StgValue><ssdm name="featureHist_addr_77"/></StgValue>
</operation>

<operation id="1674" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_77 = load i16* %featureHist_addr_77, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_77"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1675" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_77 = load i16* %featureHist_addr_77, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_77"/></StgValue>
</operation>

<operation id="1676" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_8 = add i16 %featureHist_load_77, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_8"/></StgValue>
</operation>

<operation id="1677" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_8, i16* %featureHist_addr_77, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1678" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_8"/></StgValue>
</operation>

<operation id="1679" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_3_8 = zext i13 %index1_3_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_8"/></StgValue>
</operation>

<operation id="1680" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_78 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_8

]]></node>
<StgValue><ssdm name="featureHist_addr_78"/></StgValue>
</operation>

<operation id="1681" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_78 = load i16* %featureHist_addr_78, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_78"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1682" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_78 = load i16* %featureHist_addr_78, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_78"/></StgValue>
</operation>

<operation id="1683" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_8 = add i16 %featureHist_load_78, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_8"/></StgValue>
</operation>

<operation id="1684" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_8, i16* %featureHist_addr_78, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.8:0  %boundingBoxes_39_37_load_3 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_3"/></StgValue>
</operation>

<operation id="1687" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.8:1  %boundingBoxes_39_39_load_3 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_3"/></StgValue>
</operation>

<operation id="1688" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.8:2  %tmp_44_3_9 = icmp ugt i16 %boundingBoxes_39_37_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_3_9"/></StgValue>
</operation>

<operation id="1689" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.8:3  %tmp_52_3_9 = icmp ult i16 %boundingBoxes_39_39_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_3_9"/></StgValue>
</operation>

<operation id="1690" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:4  %tmp120 = or i1 %tmp_39_0_9, %tmp_44_3_9

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="1691" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:5  %tmp121 = or i1 %tmp_48_7_9, %tmp_52_3_9

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="1692" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:6  %or_cond39 = or i1 %tmp121, %tmp120

]]></node>
<StgValue><ssdm name="or_cond39"/></StgValue>
</operation>

<operation id="1693" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.8:7  br i1 %or_cond39, label %._crit_edge.3.9, label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1694" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_3_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_3_9"/></StgValue>
</operation>

<operation id="1695" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_3_9 = zext i13 %index2_3_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_3_9"/></StgValue>
</operation>

<operation id="1696" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_79 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_3_9

]]></node>
<StgValue><ssdm name="featureHist_addr_79"/></StgValue>
</operation>

<operation id="1697" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_79 = load i16* %featureHist_addr_79, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_79"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1698" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_79 = load i16* %featureHist_addr_79, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_79"/></StgValue>
</operation>

<operation id="1699" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_3_9 = add i16 %featureHist_load_79, 1

]]></node>
<StgValue><ssdm name="tmp_75_3_9"/></StgValue>
</operation>

<operation id="1700" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_3_9, i16* %featureHist_addr_79, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1701" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_3_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_3_9"/></StgValue>
</operation>

<operation id="1702" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_3_9 = zext i13 %index1_3_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_3_9"/></StgValue>
</operation>

<operation id="1703" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_80 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_3_9

]]></node>
<StgValue><ssdm name="featureHist_addr_80"/></StgValue>
</operation>

<operation id="1704" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_80 = load i16* %featureHist_addr_80, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_80"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1705" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_80 = load i16* %featureHist_addr_80, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_80"/></StgValue>
</operation>

<operation id="1706" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_3_9 = add i16 %featureHist_load_80, 1

]]></node>
<StgValue><ssdm name="tmp_77_3_9"/></StgValue>
</operation>

<operation id="1707" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_3_9, i16* %featureHist_addr_80, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1709" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_1"/></StgValue>
</operation>

<operation id="1710" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_4_1 = zext i10 %index2_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_1"/></StgValue>
</operation>

<operation id="1711" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_83 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_1

]]></node>
<StgValue><ssdm name="featureHist_addr_83"/></StgValue>
</operation>

<operation id="1712" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_83 = load i16* %featureHist_addr_83, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_83"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1713" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_83 = load i16* %featureHist_addr_83, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_83"/></StgValue>
</operation>

<operation id="1714" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_1 = add i16 %featureHist_load_83, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_1"/></StgValue>
</operation>

<operation id="1715" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_1, i16* %featureHist_addr_83, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1716" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_1"/></StgValue>
</operation>

<operation id="1717" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_4_1 = zext i10 %index1_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_1"/></StgValue>
</operation>

<operation id="1718" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_84 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_1

]]></node>
<StgValue><ssdm name="featureHist_addr_84"/></StgValue>
</operation>

<operation id="1719" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_84 = load i16* %featureHist_addr_84, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_84"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1720" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_84 = load i16* %featureHist_addr_84, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_84"/></StgValue>
</operation>

<operation id="1721" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_1 = add i16 %featureHist_load_84, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_1"/></StgValue>
</operation>

<operation id="1722" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_1, i16* %featureHist_addr_84, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.1:0  %boundingBoxes_39_9_load_4 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_4"/></StgValue>
</operation>

<operation id="1725" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.1:1  %boundingBoxes_39_11_load_4 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_4"/></StgValue>
</operation>

<operation id="1726" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.1:2  %tmp_44_4_2 = icmp ugt i16 %boundingBoxes_39_9_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="1727" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.1:3  %tmp_52_4_2 = icmp ult i16 %boundingBoxes_39_11_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_2"/></StgValue>
</operation>

<operation id="1728" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:4  %tmp126 = or i1 %tmp_39_0_2, %tmp_44_4_2

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1729" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:5  %tmp127 = or i1 %tmp_48_7_2, %tmp_52_4_2

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="1730" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:6  %or_cond42 = or i1 %tmp127, %tmp126

]]></node>
<StgValue><ssdm name="or_cond42"/></StgValue>
</operation>

<operation id="1731" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.1:7  br i1 %or_cond42, label %._crit_edge.4.2, label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1732" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_2"/></StgValue>
</operation>

<operation id="1733" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_4_2 = zext i11 %index2_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_2"/></StgValue>
</operation>

<operation id="1734" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_85 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_2

]]></node>
<StgValue><ssdm name="featureHist_addr_85"/></StgValue>
</operation>

<operation id="1735" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_85 = load i16* %featureHist_addr_85, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_85"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1736" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_85 = load i16* %featureHist_addr_85, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_85"/></StgValue>
</operation>

<operation id="1737" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_2 = add i16 %featureHist_load_85, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_2"/></StgValue>
</operation>

<operation id="1738" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_2, i16* %featureHist_addr_85, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1739" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_2"/></StgValue>
</operation>

<operation id="1740" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_4_2 = zext i11 %index1_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_2"/></StgValue>
</operation>

<operation id="1741" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_86 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_2

]]></node>
<StgValue><ssdm name="featureHist_addr_86"/></StgValue>
</operation>

<operation id="1742" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_86 = load i16* %featureHist_addr_86, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_86"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1743" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_86 = load i16* %featureHist_addr_86, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_86"/></StgValue>
</operation>

<operation id="1744" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_2 = add i16 %featureHist_load_86, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_2"/></StgValue>
</operation>

<operation id="1745" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_2, i16* %featureHist_addr_86, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.2:0  %boundingBoxes_39_13_load_4 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_4"/></StgValue>
</operation>

<operation id="1748" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.2:1  %boundingBoxes_39_15_load_4 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_4"/></StgValue>
</operation>

<operation id="1749" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.2:2  %tmp_44_4_3 = icmp ugt i16 %boundingBoxes_39_13_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="1750" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.2:3  %tmp_52_4_3 = icmp ult i16 %boundingBoxes_39_15_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_3"/></StgValue>
</operation>

<operation id="1751" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:4  %tmp128 = or i1 %tmp_39_0_3, %tmp_44_4_3

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="1752" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:5  %tmp129 = or i1 %tmp_48_7_3, %tmp_52_4_3

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="1753" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:6  %or_cond43 = or i1 %tmp129, %tmp128

]]></node>
<StgValue><ssdm name="or_cond43"/></StgValue>
</operation>

<operation id="1754" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.2:7  br i1 %or_cond43, label %._crit_edge.4.3, label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1755" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_3"/></StgValue>
</operation>

<operation id="1756" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_4_3 = zext i11 %index2_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_3"/></StgValue>
</operation>

<operation id="1757" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_87 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_3

]]></node>
<StgValue><ssdm name="featureHist_addr_87"/></StgValue>
</operation>

<operation id="1758" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_87 = load i16* %featureHist_addr_87, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_87"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1759" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_87 = load i16* %featureHist_addr_87, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_87"/></StgValue>
</operation>

<operation id="1760" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_3 = add i16 %featureHist_load_87, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_3"/></StgValue>
</operation>

<operation id="1761" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_3, i16* %featureHist_addr_87, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1762" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_3"/></StgValue>
</operation>

<operation id="1763" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_4_3 = zext i11 %index1_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_3"/></StgValue>
</operation>

<operation id="1764" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_88 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_3

]]></node>
<StgValue><ssdm name="featureHist_addr_88"/></StgValue>
</operation>

<operation id="1765" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_88 = load i16* %featureHist_addr_88, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_88"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1766" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_88 = load i16* %featureHist_addr_88, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_88"/></StgValue>
</operation>

<operation id="1767" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_3 = add i16 %featureHist_load_88, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_3"/></StgValue>
</operation>

<operation id="1768" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_3, i16* %featureHist_addr_88, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.3:0  %boundingBoxes_39_17_load_4 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_4"/></StgValue>
</operation>

<operation id="1771" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.3:1  %boundingBoxes_39_19_load_4 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_4"/></StgValue>
</operation>

<operation id="1772" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.3:2  %tmp_44_4_4 = icmp ugt i16 %boundingBoxes_39_17_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_4"/></StgValue>
</operation>

<operation id="1773" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.3:3  %tmp_52_4_4 = icmp ult i16 %boundingBoxes_39_19_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_4"/></StgValue>
</operation>

<operation id="1774" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:4  %tmp130 = or i1 %tmp_39_0_4, %tmp_44_4_4

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="1775" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:5  %tmp131 = or i1 %tmp_48_7_4, %tmp_52_4_4

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="1776" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:6  %or_cond44 = or i1 %tmp131, %tmp130

]]></node>
<StgValue><ssdm name="or_cond44"/></StgValue>
</operation>

<operation id="1777" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.3:7  br i1 %or_cond44, label %._crit_edge.4.4, label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1778" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_4"/></StgValue>
</operation>

<operation id="1779" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_4_4 = zext i12 %index2_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_4"/></StgValue>
</operation>

<operation id="1780" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_89 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_4

]]></node>
<StgValue><ssdm name="featureHist_addr_89"/></StgValue>
</operation>

<operation id="1781" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_89 = load i16* %featureHist_addr_89, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_89"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1782" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_89 = load i16* %featureHist_addr_89, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_89"/></StgValue>
</operation>

<operation id="1783" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_4 = add i16 %featureHist_load_89, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_4"/></StgValue>
</operation>

<operation id="1784" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_4, i16* %featureHist_addr_89, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1785" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_4"/></StgValue>
</operation>

<operation id="1786" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_4_4 = zext i12 %index1_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_4"/></StgValue>
</operation>

<operation id="1787" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_90 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_4

]]></node>
<StgValue><ssdm name="featureHist_addr_90"/></StgValue>
</operation>

<operation id="1788" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_90 = load i16* %featureHist_addr_90, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_90"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1789" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_90 = load i16* %featureHist_addr_90, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_90"/></StgValue>
</operation>

<operation id="1790" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_4 = add i16 %featureHist_load_90, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_4"/></StgValue>
</operation>

<operation id="1791" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_4, i16* %featureHist_addr_90, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.4:0  %boundingBoxes_39_21_load_4 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_4"/></StgValue>
</operation>

<operation id="1794" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.4:1  %boundingBoxes_39_23_load_4 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_4"/></StgValue>
</operation>

<operation id="1795" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.4:2  %tmp_44_4_5 = icmp ugt i16 %boundingBoxes_39_21_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="1796" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.4:3  %tmp_52_4_5 = icmp ult i16 %boundingBoxes_39_23_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_5"/></StgValue>
</operation>

<operation id="1797" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:4  %tmp132 = or i1 %tmp_39_0_5, %tmp_44_4_5

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="1798" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:5  %tmp133 = or i1 %tmp_48_7_5, %tmp_52_4_5

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="1799" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:6  %or_cond45 = or i1 %tmp133, %tmp132

]]></node>
<StgValue><ssdm name="or_cond45"/></StgValue>
</operation>

<operation id="1800" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.4:7  br i1 %or_cond45, label %._crit_edge.4.5, label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1801" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_5"/></StgValue>
</operation>

<operation id="1802" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_4_5 = zext i12 %index2_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_5"/></StgValue>
</operation>

<operation id="1803" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_91 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_5

]]></node>
<StgValue><ssdm name="featureHist_addr_91"/></StgValue>
</operation>

<operation id="1804" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_91 = load i16* %featureHist_addr_91, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_91"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1805" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_91 = load i16* %featureHist_addr_91, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_91"/></StgValue>
</operation>

<operation id="1806" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_5 = add i16 %featureHist_load_91, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_5"/></StgValue>
</operation>

<operation id="1807" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_5, i16* %featureHist_addr_91, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1808" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_5"/></StgValue>
</operation>

<operation id="1809" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_4_5 = zext i12 %index1_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_5"/></StgValue>
</operation>

<operation id="1810" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_92 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_5

]]></node>
<StgValue><ssdm name="featureHist_addr_92"/></StgValue>
</operation>

<operation id="1811" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_92 = load i16* %featureHist_addr_92, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_92"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1812" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_92 = load i16* %featureHist_addr_92, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_92"/></StgValue>
</operation>

<operation id="1813" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_5 = add i16 %featureHist_load_92, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_5"/></StgValue>
</operation>

<operation id="1814" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_5, i16* %featureHist_addr_92, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.5:0  %boundingBoxes_39_25_load_4 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_4"/></StgValue>
</operation>

<operation id="1817" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.5:1  %boundingBoxes_39_27_load_4 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_4"/></StgValue>
</operation>

<operation id="1818" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.5:2  %tmp_44_4_6 = icmp ugt i16 %boundingBoxes_39_25_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="1819" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.5:3  %tmp_52_4_6 = icmp ult i16 %boundingBoxes_39_27_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_6"/></StgValue>
</operation>

<operation id="1820" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:4  %tmp134 = or i1 %tmp_39_0_6, %tmp_44_4_6

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="1821" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:5  %tmp135 = or i1 %tmp_48_7_6, %tmp_52_4_6

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="1822" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:6  %or_cond46 = or i1 %tmp135, %tmp134

]]></node>
<StgValue><ssdm name="or_cond46"/></StgValue>
</operation>

<operation id="1823" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.5:7  br i1 %or_cond46, label %._crit_edge.4.6, label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1824" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_6"/></StgValue>
</operation>

<operation id="1825" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_4_6 = zext i12 %index2_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_6"/></StgValue>
</operation>

<operation id="1826" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_93 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_6

]]></node>
<StgValue><ssdm name="featureHist_addr_93"/></StgValue>
</operation>

<operation id="1827" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_93 = load i16* %featureHist_addr_93, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_93"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1828" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_93 = load i16* %featureHist_addr_93, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_93"/></StgValue>
</operation>

<operation id="1829" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_6 = add i16 %featureHist_load_93, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_6"/></StgValue>
</operation>

<operation id="1830" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_6, i16* %featureHist_addr_93, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1831" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_6"/></StgValue>
</operation>

<operation id="1832" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_4_6 = zext i12 %index1_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_6"/></StgValue>
</operation>

<operation id="1833" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_94 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_6

]]></node>
<StgValue><ssdm name="featureHist_addr_94"/></StgValue>
</operation>

<operation id="1834" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_94 = load i16* %featureHist_addr_94, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_94"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1835" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_94 = load i16* %featureHist_addr_94, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_94"/></StgValue>
</operation>

<operation id="1836" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_6 = add i16 %featureHist_load_94, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_6"/></StgValue>
</operation>

<operation id="1837" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_6, i16* %featureHist_addr_94, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.6:0  %boundingBoxes_39_29_load_4 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_4"/></StgValue>
</operation>

<operation id="1840" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.6:1  %boundingBoxes_39_31_load_4 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_4"/></StgValue>
</operation>

<operation id="1841" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.6:2  %tmp_44_4_7 = icmp ugt i16 %boundingBoxes_39_29_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="1842" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.6:3  %tmp_52_4_7 = icmp ult i16 %boundingBoxes_39_31_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_7"/></StgValue>
</operation>

<operation id="1843" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:4  %tmp136 = or i1 %tmp_39_0_7, %tmp_44_4_7

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="1844" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:5  %tmp137 = or i1 %tmp_48_7_7, %tmp_52_4_7

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="1845" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:6  %or_cond47 = or i1 %tmp137, %tmp136

]]></node>
<StgValue><ssdm name="or_cond47"/></StgValue>
</operation>

<operation id="1846" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.6:7  br i1 %or_cond47, label %._crit_edge.4.7, label %48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1847" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_7"/></StgValue>
</operation>

<operation id="1848" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_4_7 = zext i12 %index2_4_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_7"/></StgValue>
</operation>

<operation id="1849" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_95 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_7

]]></node>
<StgValue><ssdm name="featureHist_addr_95"/></StgValue>
</operation>

<operation id="1850" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_95 = load i16* %featureHist_addr_95, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_95"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1851" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_95 = load i16* %featureHist_addr_95, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_95"/></StgValue>
</operation>

<operation id="1852" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_7 = add i16 %featureHist_load_95, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_7"/></StgValue>
</operation>

<operation id="1853" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_7, i16* %featureHist_addr_95, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1854" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_7"/></StgValue>
</operation>

<operation id="1855" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_4_7 = zext i12 %index1_4_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_7"/></StgValue>
</operation>

<operation id="1856" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_96 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_7

]]></node>
<StgValue><ssdm name="featureHist_addr_96"/></StgValue>
</operation>

<operation id="1857" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_96 = load i16* %featureHist_addr_96, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_96"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1858" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_96 = load i16* %featureHist_addr_96, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_96"/></StgValue>
</operation>

<operation id="1859" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_7 = add i16 %featureHist_load_96, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_7"/></StgValue>
</operation>

<operation id="1860" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_7, i16* %featureHist_addr_96, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1862" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.7:0  %boundingBoxes_39_33_load_4 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_4"/></StgValue>
</operation>

<operation id="1863" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.7:1  %boundingBoxes_39_35_load_4 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_4"/></StgValue>
</operation>

<operation id="1864" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.7:2  %tmp_44_4_8 = icmp ugt i16 %boundingBoxes_39_33_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="1865" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.7:3  %tmp_52_4_8 = icmp ult i16 %boundingBoxes_39_35_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_8"/></StgValue>
</operation>

<operation id="1866" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:4  %tmp138 = or i1 %tmp_39_0_8, %tmp_44_4_8

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="1867" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:5  %tmp139 = or i1 %tmp_48_7_8, %tmp_52_4_8

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="1868" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:6  %or_cond48 = or i1 %tmp139, %tmp138

]]></node>
<StgValue><ssdm name="or_cond48"/></StgValue>
</operation>

<operation id="1869" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.7:7  br i1 %or_cond48, label %._crit_edge.4.8, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1870" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_8"/></StgValue>
</operation>

<operation id="1871" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_4_8 = zext i13 %index2_4_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_8"/></StgValue>
</operation>

<operation id="1872" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_97 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_8

]]></node>
<StgValue><ssdm name="featureHist_addr_97"/></StgValue>
</operation>

<operation id="1873" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_97 = load i16* %featureHist_addr_97, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_97"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1874" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_97 = load i16* %featureHist_addr_97, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_97"/></StgValue>
</operation>

<operation id="1875" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_8 = add i16 %featureHist_load_97, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_8"/></StgValue>
</operation>

<operation id="1876" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_8, i16* %featureHist_addr_97, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1877" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_8"/></StgValue>
</operation>

<operation id="1878" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_4_8 = zext i13 %index1_4_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_8"/></StgValue>
</operation>

<operation id="1879" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_98 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_8

]]></node>
<StgValue><ssdm name="featureHist_addr_98"/></StgValue>
</operation>

<operation id="1880" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_98 = load i16* %featureHist_addr_98, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_98"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1881" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_98 = load i16* %featureHist_addr_98, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_98"/></StgValue>
</operation>

<operation id="1882" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_8 = add i16 %featureHist_load_98, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_8"/></StgValue>
</operation>

<operation id="1883" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_8, i16* %featureHist_addr_98, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.8:0  %boundingBoxes_39_37_load_4 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_4"/></StgValue>
</operation>

<operation id="1886" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.8:1  %boundingBoxes_39_39_load_4 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_4"/></StgValue>
</operation>

<operation id="1887" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.8:2  %tmp_44_4_9 = icmp ugt i16 %boundingBoxes_39_37_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_4_9"/></StgValue>
</operation>

<operation id="1888" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.8:3  %tmp_52_4_9 = icmp ult i16 %boundingBoxes_39_39_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_4_9"/></StgValue>
</operation>

<operation id="1889" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:4  %tmp140 = or i1 %tmp_39_0_9, %tmp_44_4_9

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1890" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:5  %tmp141 = or i1 %tmp_48_7_9, %tmp_52_4_9

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="1891" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:6  %or_cond49 = or i1 %tmp141, %tmp140

]]></node>
<StgValue><ssdm name="or_cond49"/></StgValue>
</operation>

<operation id="1892" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.8:7  br i1 %or_cond49, label %._crit_edge.4.9, label %50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1893" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_4_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_4_9"/></StgValue>
</operation>

<operation id="1894" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_4_9 = zext i13 %index2_4_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_4_9"/></StgValue>
</operation>

<operation id="1895" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_99 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_4_9

]]></node>
<StgValue><ssdm name="featureHist_addr_99"/></StgValue>
</operation>

<operation id="1896" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_99 = load i16* %featureHist_addr_99, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_99"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1897" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_99 = load i16* %featureHist_addr_99, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_99"/></StgValue>
</operation>

<operation id="1898" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_4_9 = add i16 %featureHist_load_99, 1

]]></node>
<StgValue><ssdm name="tmp_75_4_9"/></StgValue>
</operation>

<operation id="1899" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_4_9, i16* %featureHist_addr_99, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1900" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_4_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_4_9"/></StgValue>
</operation>

<operation id="1901" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_4_9 = zext i13 %index1_4_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_4_9"/></StgValue>
</operation>

<operation id="1902" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_100 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_4_9

]]></node>
<StgValue><ssdm name="featureHist_addr_100"/></StgValue>
</operation>

<operation id="1903" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_100 = load i16* %featureHist_addr_100, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_100"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1904" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_100 = load i16* %featureHist_addr_100, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_100"/></StgValue>
</operation>

<operation id="1905" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_4_9 = add i16 %featureHist_load_100, 1

]]></node>
<StgValue><ssdm name="tmp_77_4_9"/></StgValue>
</operation>

<operation id="1906" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_4_9, i16* %featureHist_addr_100, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1907" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1908" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_1"/></StgValue>
</operation>

<operation id="1909" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1562" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_5_1 = zext i10 %index2_5_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_1"/></StgValue>
</operation>

<operation id="1910" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_103 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_1

]]></node>
<StgValue><ssdm name="featureHist_addr_103"/></StgValue>
</operation>

<operation id="1911" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_103 = load i16* %featureHist_addr_103, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_103"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1912" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_103 = load i16* %featureHist_addr_103, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_103"/></StgValue>
</operation>

<operation id="1913" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_1 = add i16 %featureHist_load_103, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_1"/></StgValue>
</operation>

<operation id="1914" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_1, i16* %featureHist_addr_103, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1915" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_1"/></StgValue>
</operation>

<operation id="1916" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_5_1 = zext i10 %index1_5_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_1"/></StgValue>
</operation>

<operation id="1917" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_104 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_1

]]></node>
<StgValue><ssdm name="featureHist_addr_104"/></StgValue>
</operation>

<operation id="1918" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_104 = load i16* %featureHist_addr_104, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_104"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1919" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_104 = load i16* %featureHist_addr_104, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_104"/></StgValue>
</operation>

<operation id="1920" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_1 = add i16 %featureHist_load_104, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_1"/></StgValue>
</operation>

<operation id="1921" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_1, i16* %featureHist_addr_104, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.1:0  %boundingBoxes_39_9_load_5 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_5"/></StgValue>
</operation>

<operation id="1924" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.1:1  %boundingBoxes_39_11_load_5 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_5"/></StgValue>
</operation>

<operation id="1925" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.1:2  %tmp_44_5_2 = icmp ugt i16 %boundingBoxes_39_9_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="1926" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.1:3  %tmp_52_5_2 = icmp ult i16 %boundingBoxes_39_11_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_2"/></StgValue>
</operation>

<operation id="1927" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:4  %tmp146 = or i1 %tmp_39_0_2, %tmp_44_5_2

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="1928" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:5  %tmp147 = or i1 %tmp_48_7_2, %tmp_52_5_2

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="1929" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:6  %or_cond52 = or i1 %tmp147, %tmp146

]]></node>
<StgValue><ssdm name="or_cond52"/></StgValue>
</operation>

<operation id="1930" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.1:7  br i1 %or_cond52, label %._crit_edge.5.2, label %53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1931" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_2"/></StgValue>
</operation>

<operation id="1932" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_5_2 = zext i11 %index2_5_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_2"/></StgValue>
</operation>

<operation id="1933" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_105 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_2

]]></node>
<StgValue><ssdm name="featureHist_addr_105"/></StgValue>
</operation>

<operation id="1934" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_105 = load i16* %featureHist_addr_105, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_105"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1935" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_105 = load i16* %featureHist_addr_105, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_105"/></StgValue>
</operation>

<operation id="1936" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_2 = add i16 %featureHist_load_105, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_2"/></StgValue>
</operation>

<operation id="1937" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1589" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_2, i16* %featureHist_addr_105, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1938" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_2"/></StgValue>
</operation>

<operation id="1939" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_5_2 = zext i11 %index1_5_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_2"/></StgValue>
</operation>

<operation id="1940" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_106 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_2

]]></node>
<StgValue><ssdm name="featureHist_addr_106"/></StgValue>
</operation>

<operation id="1941" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_106 = load i16* %featureHist_addr_106, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_106"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1942" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_106 = load i16* %featureHist_addr_106, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_106"/></StgValue>
</operation>

<operation id="1943" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_2 = add i16 %featureHist_load_106, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_2"/></StgValue>
</operation>

<operation id="1944" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_2, i16* %featureHist_addr_106, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.2:0  %boundingBoxes_39_13_load_5 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_5"/></StgValue>
</operation>

<operation id="1947" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.2:1  %boundingBoxes_39_15_load_5 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_5"/></StgValue>
</operation>

<operation id="1948" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.2:2  %tmp_44_5_3 = icmp ugt i16 %boundingBoxes_39_13_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="1949" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.2:3  %tmp_52_5_3 = icmp ult i16 %boundingBoxes_39_15_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_3"/></StgValue>
</operation>

<operation id="1950" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:4  %tmp148 = or i1 %tmp_39_0_3, %tmp_44_5_3

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="1951" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:5  %tmp149 = or i1 %tmp_48_7_3, %tmp_52_5_3

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="1952" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:6  %or_cond53 = or i1 %tmp149, %tmp148

]]></node>
<StgValue><ssdm name="or_cond53"/></StgValue>
</operation>

<operation id="1953" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.2:7  br i1 %or_cond53, label %._crit_edge.5.3, label %54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1954" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_3"/></StgValue>
</operation>

<operation id="1955" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_5_3 = zext i11 %index2_5_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_3"/></StgValue>
</operation>

<operation id="1956" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_107 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_3

]]></node>
<StgValue><ssdm name="featureHist_addr_107"/></StgValue>
</operation>

<operation id="1957" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_107 = load i16* %featureHist_addr_107, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_107"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1958" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_107 = load i16* %featureHist_addr_107, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_107"/></StgValue>
</operation>

<operation id="1959" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_3 = add i16 %featureHist_load_107, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_3"/></StgValue>
</operation>

<operation id="1960" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_3, i16* %featureHist_addr_107, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1961" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_3"/></StgValue>
</operation>

<operation id="1962" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_5_3 = zext i11 %index1_5_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_3"/></StgValue>
</operation>

<operation id="1963" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_108 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_3

]]></node>
<StgValue><ssdm name="featureHist_addr_108"/></StgValue>
</operation>

<operation id="1964" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_108 = load i16* %featureHist_addr_108, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_108"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1965" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_108 = load i16* %featureHist_addr_108, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_108"/></StgValue>
</operation>

<operation id="1966" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_3 = add i16 %featureHist_load_108, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_3"/></StgValue>
</operation>

<operation id="1967" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_3, i16* %featureHist_addr_108, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.3:0  %boundingBoxes_39_17_load_5 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_5"/></StgValue>
</operation>

<operation id="1970" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.3:1  %boundingBoxes_39_19_load_5 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_5"/></StgValue>
</operation>

<operation id="1971" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.3:2  %tmp_44_5_4 = icmp ugt i16 %boundingBoxes_39_17_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="1972" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.3:3  %tmp_52_5_4 = icmp ult i16 %boundingBoxes_39_19_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_4"/></StgValue>
</operation>

<operation id="1973" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:4  %tmp150 = or i1 %tmp_39_0_4, %tmp_44_5_4

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1974" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:5  %tmp151 = or i1 %tmp_48_7_4, %tmp_52_5_4

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1975" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:6  %or_cond54 = or i1 %tmp151, %tmp150

]]></node>
<StgValue><ssdm name="or_cond54"/></StgValue>
</operation>

<operation id="1976" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.3:7  br i1 %or_cond54, label %._crit_edge.5.4, label %55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1977" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_4"/></StgValue>
</operation>

<operation id="1978" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_5_4 = zext i12 %index2_5_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_4"/></StgValue>
</operation>

<operation id="1979" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_109 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_4

]]></node>
<StgValue><ssdm name="featureHist_addr_109"/></StgValue>
</operation>

<operation id="1980" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_109 = load i16* %featureHist_addr_109, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_109"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1981" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_109 = load i16* %featureHist_addr_109, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_109"/></StgValue>
</operation>

<operation id="1982" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_4 = add i16 %featureHist_load_109, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_4"/></StgValue>
</operation>

<operation id="1983" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_4, i16* %featureHist_addr_109, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1984" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_4"/></StgValue>
</operation>

<operation id="1985" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_5_4 = zext i12 %index1_5_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_4"/></StgValue>
</operation>

<operation id="1986" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_110 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_4

]]></node>
<StgValue><ssdm name="featureHist_addr_110"/></StgValue>
</operation>

<operation id="1987" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_110 = load i16* %featureHist_addr_110, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_110"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1988" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_110 = load i16* %featureHist_addr_110, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_110"/></StgValue>
</operation>

<operation id="1989" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_4 = add i16 %featureHist_load_110, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_4"/></StgValue>
</operation>

<operation id="1990" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_4, i16* %featureHist_addr_110, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.4:0  %boundingBoxes_39_21_load_5 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_5"/></StgValue>
</operation>

<operation id="1993" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.4:1  %boundingBoxes_39_23_load_5 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_5"/></StgValue>
</operation>

<operation id="1994" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.4:2  %tmp_44_5_5 = icmp ugt i16 %boundingBoxes_39_21_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_5"/></StgValue>
</operation>

<operation id="1995" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.4:3  %tmp_52_5_5 = icmp ult i16 %boundingBoxes_39_23_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_5"/></StgValue>
</operation>

<operation id="1996" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:4  %tmp152 = or i1 %tmp_39_0_5, %tmp_44_5_5

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="1997" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:5  %tmp153 = or i1 %tmp_48_7_5, %tmp_52_5_5

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1998" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:6  %or_cond55 = or i1 %tmp153, %tmp152

]]></node>
<StgValue><ssdm name="or_cond55"/></StgValue>
</operation>

<operation id="1999" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.4:7  br i1 %or_cond55, label %._crit_edge.5.5, label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2000" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_5"/></StgValue>
</operation>

<operation id="2001" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_5_5 = zext i12 %index2_5_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_5"/></StgValue>
</operation>

<operation id="2002" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1655" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_111 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_5

]]></node>
<StgValue><ssdm name="featureHist_addr_111"/></StgValue>
</operation>

<operation id="2003" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_111 = load i16* %featureHist_addr_111, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_111"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2004" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_111 = load i16* %featureHist_addr_111, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_111"/></StgValue>
</operation>

<operation id="2005" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_5 = add i16 %featureHist_load_111, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_5"/></StgValue>
</operation>

<operation id="2006" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_5, i16* %featureHist_addr_111, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2007" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_5"/></StgValue>
</operation>

<operation id="2008" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_5_5 = zext i12 %index1_5_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_5"/></StgValue>
</operation>

<operation id="2009" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_112 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_5

]]></node>
<StgValue><ssdm name="featureHist_addr_112"/></StgValue>
</operation>

<operation id="2010" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_112 = load i16* %featureHist_addr_112, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_112"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2011" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_112 = load i16* %featureHist_addr_112, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_112"/></StgValue>
</operation>

<operation id="2012" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_5 = add i16 %featureHist_load_112, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_5"/></StgValue>
</operation>

<operation id="2013" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_5, i16* %featureHist_addr_112, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.5:0  %boundingBoxes_39_25_load_5 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_5"/></StgValue>
</operation>

<operation id="2016" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.5:1  %boundingBoxes_39_27_load_5 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_5"/></StgValue>
</operation>

<operation id="2017" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.5:2  %tmp_44_5_6 = icmp ugt i16 %boundingBoxes_39_25_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="2018" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.5:3  %tmp_52_5_6 = icmp ult i16 %boundingBoxes_39_27_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_6"/></StgValue>
</operation>

<operation id="2019" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:4  %tmp154 = or i1 %tmp_39_0_6, %tmp_44_5_6

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="2020" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:5  %tmp155 = or i1 %tmp_48_7_6, %tmp_52_5_6

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="2021" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:6  %or_cond56 = or i1 %tmp155, %tmp154

]]></node>
<StgValue><ssdm name="or_cond56"/></StgValue>
</operation>

<operation id="2022" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.5:7  br i1 %or_cond56, label %._crit_edge.5.6, label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2023" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_6"/></StgValue>
</operation>

<operation id="2024" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_5_6 = zext i12 %index2_5_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_6"/></StgValue>
</operation>

<operation id="2025" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_113 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_6

]]></node>
<StgValue><ssdm name="featureHist_addr_113"/></StgValue>
</operation>

<operation id="2026" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_113 = load i16* %featureHist_addr_113, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_113"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2027" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_113 = load i16* %featureHist_addr_113, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_113"/></StgValue>
</operation>

<operation id="2028" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_6 = add i16 %featureHist_load_113, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_6"/></StgValue>
</operation>

<operation id="2029" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_6, i16* %featureHist_addr_113, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2030" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_6"/></StgValue>
</operation>

<operation id="2031" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_5_6 = zext i12 %index1_5_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_6"/></StgValue>
</operation>

<operation id="2032" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_114 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_6

]]></node>
<StgValue><ssdm name="featureHist_addr_114"/></StgValue>
</operation>

<operation id="2033" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_114 = load i16* %featureHist_addr_114, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_114"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2034" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_114 = load i16* %featureHist_addr_114, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_114"/></StgValue>
</operation>

<operation id="2035" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_6 = add i16 %featureHist_load_114, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_6"/></StgValue>
</operation>

<operation id="2036" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_6, i16* %featureHist_addr_114, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2037" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.6:0  %boundingBoxes_39_29_load_5 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_5"/></StgValue>
</operation>

<operation id="2039" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.6:1  %boundingBoxes_39_31_load_5 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_5"/></StgValue>
</operation>

<operation id="2040" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.6:2  %tmp_44_5_7 = icmp ugt i16 %boundingBoxes_39_29_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="2041" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.6:3  %tmp_52_5_7 = icmp ult i16 %boundingBoxes_39_31_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_7"/></StgValue>
</operation>

<operation id="2042" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:4  %tmp156 = or i1 %tmp_39_0_7, %tmp_44_5_7

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="2043" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:5  %tmp157 = or i1 %tmp_48_7_7, %tmp_52_5_7

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="2044" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:6  %or_cond57 = or i1 %tmp157, %tmp156

]]></node>
<StgValue><ssdm name="or_cond57"/></StgValue>
</operation>

<operation id="2045" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.6:7  br i1 %or_cond57, label %._crit_edge.5.7, label %58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2046" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1699" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_7"/></StgValue>
</operation>

<operation id="2047" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_5_7 = zext i12 %index2_5_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_7"/></StgValue>
</operation>

<operation id="2048" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_115 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_7

]]></node>
<StgValue><ssdm name="featureHist_addr_115"/></StgValue>
</operation>

<operation id="2049" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_115 = load i16* %featureHist_addr_115, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_115"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2050" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_115 = load i16* %featureHist_addr_115, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_115"/></StgValue>
</operation>

<operation id="2051" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_7 = add i16 %featureHist_load_115, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_7"/></StgValue>
</operation>

<operation id="2052" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_7, i16* %featureHist_addr_115, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2053" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_7"/></StgValue>
</operation>

<operation id="2054" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_5_7 = zext i12 %index1_5_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_7"/></StgValue>
</operation>

<operation id="2055" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_116 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_7

]]></node>
<StgValue><ssdm name="featureHist_addr_116"/></StgValue>
</operation>

<operation id="2056" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_116 = load i16* %featureHist_addr_116, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_116"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2057" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_116 = load i16* %featureHist_addr_116, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_116"/></StgValue>
</operation>

<operation id="2058" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_7 = add i16 %featureHist_load_116, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_7"/></StgValue>
</operation>

<operation id="2059" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_7, i16* %featureHist_addr_116, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.7:0  %boundingBoxes_39_33_load_5 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_5"/></StgValue>
</operation>

<operation id="2062" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.7:1  %boundingBoxes_39_35_load_5 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_5"/></StgValue>
</operation>

<operation id="2063" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.7:2  %tmp_44_5_8 = icmp ugt i16 %boundingBoxes_39_33_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="2064" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.7:3  %tmp_52_5_8 = icmp ult i16 %boundingBoxes_39_35_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_8"/></StgValue>
</operation>

<operation id="2065" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:4  %tmp158 = or i1 %tmp_39_0_8, %tmp_44_5_8

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="2066" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:5  %tmp159 = or i1 %tmp_48_7_8, %tmp_52_5_8

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="2067" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:6  %or_cond58 = or i1 %tmp159, %tmp158

]]></node>
<StgValue><ssdm name="or_cond58"/></StgValue>
</operation>

<operation id="2068" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.7:7  br i1 %or_cond58, label %._crit_edge.5.8, label %59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2069" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_8"/></StgValue>
</operation>

<operation id="2070" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_5_8 = zext i13 %index2_5_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_8"/></StgValue>
</operation>

<operation id="2071" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_117 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_8

]]></node>
<StgValue><ssdm name="featureHist_addr_117"/></StgValue>
</operation>

<operation id="2072" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_117 = load i16* %featureHist_addr_117, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_117"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2073" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_117 = load i16* %featureHist_addr_117, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_117"/></StgValue>
</operation>

<operation id="2074" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_8 = add i16 %featureHist_load_117, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_8"/></StgValue>
</operation>

<operation id="2075" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_8, i16* %featureHist_addr_117, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2076" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_8"/></StgValue>
</operation>

<operation id="2077" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_5_8 = zext i13 %index1_5_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_8"/></StgValue>
</operation>

<operation id="2078" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_118 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_8

]]></node>
<StgValue><ssdm name="featureHist_addr_118"/></StgValue>
</operation>

<operation id="2079" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_118 = load i16* %featureHist_addr_118, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_118"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2080" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_118 = load i16* %featureHist_addr_118, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_118"/></StgValue>
</operation>

<operation id="2081" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_8 = add i16 %featureHist_load_118, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_8"/></StgValue>
</operation>

<operation id="2082" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_8, i16* %featureHist_addr_118, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.8:0  %boundingBoxes_39_37_load_5 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_5"/></StgValue>
</operation>

<operation id="2085" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.8:1  %boundingBoxes_39_39_load_5 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_5"/></StgValue>
</operation>

<operation id="2086" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.8:2  %tmp_44_5_9 = icmp ugt i16 %boundingBoxes_39_37_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_5_9"/></StgValue>
</operation>

<operation id="2087" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.8:3  %tmp_52_5_9 = icmp ult i16 %boundingBoxes_39_39_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_5_9"/></StgValue>
</operation>

<operation id="2088" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:4  %tmp160 = or i1 %tmp_39_0_9, %tmp_44_5_9

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="2089" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:5  %tmp161 = or i1 %tmp_48_7_9, %tmp_52_5_9

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="2090" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:6  %or_cond59 = or i1 %tmp161, %tmp160

]]></node>
<StgValue><ssdm name="or_cond59"/></StgValue>
</operation>

<operation id="2091" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.8:7  br i1 %or_cond59, label %._crit_edge.5.9, label %60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2092" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_5_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_5_9"/></StgValue>
</operation>

<operation id="2093" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_5_9 = zext i13 %index2_5_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_5_9"/></StgValue>
</operation>

<operation id="2094" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_119 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_5_9

]]></node>
<StgValue><ssdm name="featureHist_addr_119"/></StgValue>
</operation>

<operation id="2095" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_119 = load i16* %featureHist_addr_119, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_119"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2096" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_119 = load i16* %featureHist_addr_119, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_119"/></StgValue>
</operation>

<operation id="2097" st_id="240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_5_9 = add i16 %featureHist_load_119, 1

]]></node>
<StgValue><ssdm name="tmp_75_5_9"/></StgValue>
</operation>

<operation id="2098" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_5_9, i16* %featureHist_addr_119, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2099" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_5_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_5_9"/></StgValue>
</operation>

<operation id="2100" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_5_9 = zext i13 %index1_5_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_5_9"/></StgValue>
</operation>

<operation id="2101" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_120 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_5_9

]]></node>
<StgValue><ssdm name="featureHist_addr_120"/></StgValue>
</operation>

<operation id="2102" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_120 = load i16* %featureHist_addr_120, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_120"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2103" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_120 = load i16* %featureHist_addr_120, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_120"/></StgValue>
</operation>

<operation id="2104" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_5_9 = add i16 %featureHist_load_120, 1

]]></node>
<StgValue><ssdm name="tmp_77_5_9"/></StgValue>
</operation>

<operation id="2105" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_5_9, i16* %featureHist_addr_120, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.5.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2107" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_1"/></StgValue>
</operation>

<operation id="2108" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_6_1 = zext i10 %index2_6_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_1"/></StgValue>
</operation>

<operation id="2109" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_123 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_1

]]></node>
<StgValue><ssdm name="featureHist_addr_123"/></StgValue>
</operation>

<operation id="2110" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_123 = load i16* %featureHist_addr_123, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_123"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2111" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_123 = load i16* %featureHist_addr_123, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_123"/></StgValue>
</operation>

<operation id="2112" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_1 = add i16 %featureHist_load_123, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_1"/></StgValue>
</operation>

<operation id="2113" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_1, i16* %featureHist_addr_123, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2114" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_1"/></StgValue>
</operation>

<operation id="2115" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_6_1 = zext i10 %index1_6_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_1"/></StgValue>
</operation>

<operation id="2116" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_124 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_1

]]></node>
<StgValue><ssdm name="featureHist_addr_124"/></StgValue>
</operation>

<operation id="2117" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_124 = load i16* %featureHist_addr_124, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_124"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2118" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_124 = load i16* %featureHist_addr_124, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_124"/></StgValue>
</operation>

<operation id="2119" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_1 = add i16 %featureHist_load_124, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_1"/></StgValue>
</operation>

<operation id="2120" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_1, i16* %featureHist_addr_124, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.1:0  %boundingBoxes_39_9_load_6 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_6"/></StgValue>
</operation>

<operation id="2123" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.1:1  %boundingBoxes_39_11_load_6 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_6"/></StgValue>
</operation>

<operation id="2124" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.1:2  %tmp_44_6_2 = icmp ugt i16 %boundingBoxes_39_9_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="2125" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.1:3  %tmp_52_6_2 = icmp ult i16 %boundingBoxes_39_11_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_2"/></StgValue>
</operation>

<operation id="2126" st_id="246" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:4  %tmp166 = or i1 %tmp_39_0_2, %tmp_44_6_2

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="2127" st_id="246" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:5  %tmp167 = or i1 %tmp_48_7_2, %tmp_52_6_2

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="2128" st_id="246" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:6  %or_cond62 = or i1 %tmp167, %tmp166

]]></node>
<StgValue><ssdm name="or_cond62"/></StgValue>
</operation>

<operation id="2129" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.1:7  br i1 %or_cond62, label %._crit_edge.6.2, label %63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2130" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1816" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_2"/></StgValue>
</operation>

<operation id="2131" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_6_2 = zext i11 %index2_6_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_2"/></StgValue>
</operation>

<operation id="2132" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_125 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_2

]]></node>
<StgValue><ssdm name="featureHist_addr_125"/></StgValue>
</operation>

<operation id="2133" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_125 = load i16* %featureHist_addr_125, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_125"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2134" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_125 = load i16* %featureHist_addr_125, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_125"/></StgValue>
</operation>

<operation id="2135" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_2 = add i16 %featureHist_load_125, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_2"/></StgValue>
</operation>

<operation id="2136" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_2, i16* %featureHist_addr_125, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2137" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_2"/></StgValue>
</operation>

<operation id="2138" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_6_2 = zext i11 %index1_6_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_2"/></StgValue>
</operation>

<operation id="2139" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_126 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_2

]]></node>
<StgValue><ssdm name="featureHist_addr_126"/></StgValue>
</operation>

<operation id="2140" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_126 = load i16* %featureHist_addr_126, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_126"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2141" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_126 = load i16* %featureHist_addr_126, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_126"/></StgValue>
</operation>

<operation id="2142" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_2 = add i16 %featureHist_load_126, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_2"/></StgValue>
</operation>

<operation id="2143" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_2, i16* %featureHist_addr_126, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.2:0  %boundingBoxes_39_13_load_6 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_6"/></StgValue>
</operation>

<operation id="2146" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.2:1  %boundingBoxes_39_15_load_6 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_6"/></StgValue>
</operation>

<operation id="2147" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.2:2  %tmp_44_6_3 = icmp ugt i16 %boundingBoxes_39_13_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="2148" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.2:3  %tmp_52_6_3 = icmp ult i16 %boundingBoxes_39_15_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_3"/></StgValue>
</operation>

<operation id="2149" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:4  %tmp168 = or i1 %tmp_39_0_3, %tmp_44_6_3

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="2150" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:5  %tmp169 = or i1 %tmp_48_7_3, %tmp_52_6_3

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="2151" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:6  %or_cond63 = or i1 %tmp169, %tmp168

]]></node>
<StgValue><ssdm name="or_cond63"/></StgValue>
</operation>

<operation id="2152" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.2:7  br i1 %or_cond63, label %._crit_edge.6.3, label %64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2153" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_3"/></StgValue>
</operation>

<operation id="2154" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_6_3 = zext i11 %index2_6_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_3"/></StgValue>
</operation>

<operation id="2155" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_127 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_3

]]></node>
<StgValue><ssdm name="featureHist_addr_127"/></StgValue>
</operation>

<operation id="2156" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_127 = load i16* %featureHist_addr_127, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_127"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2157" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_127 = load i16* %featureHist_addr_127, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_127"/></StgValue>
</operation>

<operation id="2158" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_3 = add i16 %featureHist_load_127, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_3"/></StgValue>
</operation>

<operation id="2159" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_3, i16* %featureHist_addr_127, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2160" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_3"/></StgValue>
</operation>

<operation id="2161" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_6_3 = zext i11 %index1_6_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_3"/></StgValue>
</operation>

<operation id="2162" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_128 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_3

]]></node>
<StgValue><ssdm name="featureHist_addr_128"/></StgValue>
</operation>

<operation id="2163" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_128 = load i16* %featureHist_addr_128, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_128"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2164" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_128 = load i16* %featureHist_addr_128, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_128"/></StgValue>
</operation>

<operation id="2165" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_3 = add i16 %featureHist_load_128, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_3"/></StgValue>
</operation>

<operation id="2166" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_3, i16* %featureHist_addr_128, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.3:0  %boundingBoxes_39_17_load_6 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_6"/></StgValue>
</operation>

<operation id="2169" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.3:1  %boundingBoxes_39_19_load_6 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_6"/></StgValue>
</operation>

<operation id="2170" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.3:2  %tmp_44_6_4 = icmp ugt i16 %boundingBoxes_39_17_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="2171" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.3:3  %tmp_52_6_4 = icmp ult i16 %boundingBoxes_39_19_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_4"/></StgValue>
</operation>

<operation id="2172" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:4  %tmp170 = or i1 %tmp_39_0_4, %tmp_44_6_4

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="2173" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:5  %tmp171 = or i1 %tmp_48_7_4, %tmp_52_6_4

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="2174" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:6  %or_cond64 = or i1 %tmp171, %tmp170

]]></node>
<StgValue><ssdm name="or_cond64"/></StgValue>
</operation>

<operation id="2175" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.3:7  br i1 %or_cond64, label %._crit_edge.6.4, label %65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2176" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_4"/></StgValue>
</operation>

<operation id="2177" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_6_4 = zext i12 %index2_6_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_4"/></StgValue>
</operation>

<operation id="2178" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_129 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_4

]]></node>
<StgValue><ssdm name="featureHist_addr_129"/></StgValue>
</operation>

<operation id="2179" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_129 = load i16* %featureHist_addr_129, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_129"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2180" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_129 = load i16* %featureHist_addr_129, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_129"/></StgValue>
</operation>

<operation id="2181" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_4 = add i16 %featureHist_load_129, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_4"/></StgValue>
</operation>

<operation id="2182" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_4, i16* %featureHist_addr_129, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2183" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_4"/></StgValue>
</operation>

<operation id="2184" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_6_4 = zext i12 %index1_6_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_4"/></StgValue>
</operation>

<operation id="2185" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_130 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_4

]]></node>
<StgValue><ssdm name="featureHist_addr_130"/></StgValue>
</operation>

<operation id="2186" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_130 = load i16* %featureHist_addr_130, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_130"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2187" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_130 = load i16* %featureHist_addr_130, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_130"/></StgValue>
</operation>

<operation id="2188" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_4 = add i16 %featureHist_load_130, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_4"/></StgValue>
</operation>

<operation id="2189" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_4, i16* %featureHist_addr_130, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.4:0  %boundingBoxes_39_21_load_6 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_6"/></StgValue>
</operation>

<operation id="2192" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.4:1  %boundingBoxes_39_23_load_6 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_6"/></StgValue>
</operation>

<operation id="2193" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.4:2  %tmp_44_6_5 = icmp ugt i16 %boundingBoxes_39_21_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="2194" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.4:3  %tmp_52_6_5 = icmp ult i16 %boundingBoxes_39_23_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_5"/></StgValue>
</operation>

<operation id="2195" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:4  %tmp172 = or i1 %tmp_39_0_5, %tmp_44_6_5

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="2196" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:5  %tmp173 = or i1 %tmp_48_7_5, %tmp_52_6_5

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="2197" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:6  %or_cond65 = or i1 %tmp173, %tmp172

]]></node>
<StgValue><ssdm name="or_cond65"/></StgValue>
</operation>

<operation id="2198" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.4:7  br i1 %or_cond65, label %._crit_edge.6.5, label %66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2199" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_5"/></StgValue>
</operation>

<operation id="2200" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_6_5 = zext i12 %index2_6_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_5"/></StgValue>
</operation>

<operation id="2201" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_131 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_5

]]></node>
<StgValue><ssdm name="featureHist_addr_131"/></StgValue>
</operation>

<operation id="2202" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_131 = load i16* %featureHist_addr_131, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_131"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2203" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_131 = load i16* %featureHist_addr_131, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_131"/></StgValue>
</operation>

<operation id="2204" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_5 = add i16 %featureHist_load_131, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_5"/></StgValue>
</operation>

<operation id="2205" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_5, i16* %featureHist_addr_131, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2206" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_5"/></StgValue>
</operation>

<operation id="2207" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_6_5 = zext i12 %index1_6_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_5"/></StgValue>
</operation>

<operation id="2208" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_132 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_5

]]></node>
<StgValue><ssdm name="featureHist_addr_132"/></StgValue>
</operation>

<operation id="2209" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_132 = load i16* %featureHist_addr_132, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_132"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2210" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_132 = load i16* %featureHist_addr_132, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_132"/></StgValue>
</operation>

<operation id="2211" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_5 = add i16 %featureHist_load_132, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_5"/></StgValue>
</operation>

<operation id="2212" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_5, i16* %featureHist_addr_132, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2213" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2214" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.5:0  %boundingBoxes_39_25_load_6 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_6"/></StgValue>
</operation>

<operation id="2215" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.5:1  %boundingBoxes_39_27_load_6 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_6"/></StgValue>
</operation>

<operation id="2216" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.5:2  %tmp_44_6_6 = icmp ugt i16 %boundingBoxes_39_25_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_6"/></StgValue>
</operation>

<operation id="2217" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.5:3  %tmp_52_6_6 = icmp ult i16 %boundingBoxes_39_27_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_6"/></StgValue>
</operation>

<operation id="2218" st_id="262" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:4  %tmp174 = or i1 %tmp_39_0_6, %tmp_44_6_6

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="2219" st_id="262" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:5  %tmp175 = or i1 %tmp_48_7_6, %tmp_52_6_6

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="2220" st_id="262" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:6  %or_cond66 = or i1 %tmp175, %tmp174

]]></node>
<StgValue><ssdm name="or_cond66"/></StgValue>
</operation>

<operation id="2221" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.5:7  br i1 %or_cond66, label %._crit_edge.6.6, label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2222" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_6"/></StgValue>
</operation>

<operation id="2223" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_6_6 = zext i12 %index2_6_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_6"/></StgValue>
</operation>

<operation id="2224" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_133 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_6

]]></node>
<StgValue><ssdm name="featureHist_addr_133"/></StgValue>
</operation>

<operation id="2225" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_133 = load i16* %featureHist_addr_133, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_133"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2226" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_133 = load i16* %featureHist_addr_133, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_133"/></StgValue>
</operation>

<operation id="2227" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_6 = add i16 %featureHist_load_133, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_6"/></StgValue>
</operation>

<operation id="2228" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_6, i16* %featureHist_addr_133, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2229" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_6"/></StgValue>
</operation>

<operation id="2230" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_6_6 = zext i12 %index1_6_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_6"/></StgValue>
</operation>

<operation id="2231" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_134 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_6

]]></node>
<StgValue><ssdm name="featureHist_addr_134"/></StgValue>
</operation>

<operation id="2232" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_134 = load i16* %featureHist_addr_134, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_134"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2233" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_134 = load i16* %featureHist_addr_134, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_134"/></StgValue>
</operation>

<operation id="2234" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_6 = add i16 %featureHist_load_134, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_6"/></StgValue>
</operation>

<operation id="2235" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_6, i16* %featureHist_addr_134, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.6:0  %boundingBoxes_39_29_load_6 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_6"/></StgValue>
</operation>

<operation id="2238" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.6:1  %boundingBoxes_39_31_load_6 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_6"/></StgValue>
</operation>

<operation id="2239" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.6:2  %tmp_44_6_7 = icmp ugt i16 %boundingBoxes_39_29_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="2240" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.6:3  %tmp_52_6_7 = icmp ult i16 %boundingBoxes_39_31_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_7"/></StgValue>
</operation>

<operation id="2241" st_id="266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:4  %tmp176 = or i1 %tmp_39_0_7, %tmp_44_6_7

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="2242" st_id="266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:5  %tmp177 = or i1 %tmp_48_7_7, %tmp_52_6_7

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="2243" st_id="266" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:6  %or_cond67 = or i1 %tmp177, %tmp176

]]></node>
<StgValue><ssdm name="or_cond67"/></StgValue>
</operation>

<operation id="2244" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.6:7  br i1 %or_cond67, label %._crit_edge.6.7, label %68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2245" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_7"/></StgValue>
</operation>

<operation id="2246" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_6_7 = zext i12 %index2_6_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_7"/></StgValue>
</operation>

<operation id="2247" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1933" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_135 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_7

]]></node>
<StgValue><ssdm name="featureHist_addr_135"/></StgValue>
</operation>

<operation id="2248" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_135 = load i16* %featureHist_addr_135, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_135"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2249" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_135 = load i16* %featureHist_addr_135, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_135"/></StgValue>
</operation>

<operation id="2250" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_7 = add i16 %featureHist_load_135, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_7"/></StgValue>
</operation>

<operation id="2251" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_7, i16* %featureHist_addr_135, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2252" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_7"/></StgValue>
</operation>

<operation id="2253" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_6_7 = zext i12 %index1_6_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_7"/></StgValue>
</operation>

<operation id="2254" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_136 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_7

]]></node>
<StgValue><ssdm name="featureHist_addr_136"/></StgValue>
</operation>

<operation id="2255" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_136 = load i16* %featureHist_addr_136, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_136"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2256" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_136 = load i16* %featureHist_addr_136, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_136"/></StgValue>
</operation>

<operation id="2257" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_7 = add i16 %featureHist_load_136, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_7"/></StgValue>
</operation>

<operation id="2258" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_7, i16* %featureHist_addr_136, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.7:0  %boundingBoxes_39_33_load_6 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_6"/></StgValue>
</operation>

<operation id="2261" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.7:1  %boundingBoxes_39_35_load_6 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_6"/></StgValue>
</operation>

<operation id="2262" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.7:2  %tmp_44_6_8 = icmp ugt i16 %boundingBoxes_39_33_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="2263" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.7:3  %tmp_52_6_8 = icmp ult i16 %boundingBoxes_39_35_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_8"/></StgValue>
</operation>

<operation id="2264" st_id="270" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:4  %tmp178 = or i1 %tmp_39_0_8, %tmp_44_6_8

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="2265" st_id="270" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:5  %tmp179 = or i1 %tmp_48_7_8, %tmp_52_6_8

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="2266" st_id="270" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:6  %or_cond68 = or i1 %tmp179, %tmp178

]]></node>
<StgValue><ssdm name="or_cond68"/></StgValue>
</operation>

<operation id="2267" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.7:7  br i1 %or_cond68, label %._crit_edge.6.8, label %69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2268" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_8"/></StgValue>
</operation>

<operation id="2269" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_6_8 = zext i13 %index2_6_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_8"/></StgValue>
</operation>

<operation id="2270" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_137 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_8

]]></node>
<StgValue><ssdm name="featureHist_addr_137"/></StgValue>
</operation>

<operation id="2271" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_137 = load i16* %featureHist_addr_137, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_137"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2272" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_137 = load i16* %featureHist_addr_137, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_137"/></StgValue>
</operation>

<operation id="2273" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_8 = add i16 %featureHist_load_137, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_8"/></StgValue>
</operation>

<operation id="2274" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_8, i16* %featureHist_addr_137, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2275" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_8"/></StgValue>
</operation>

<operation id="2276" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_6_8 = zext i13 %index1_6_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_8"/></StgValue>
</operation>

<operation id="2277" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_138 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_8

]]></node>
<StgValue><ssdm name="featureHist_addr_138"/></StgValue>
</operation>

<operation id="2278" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_138 = load i16* %featureHist_addr_138, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_138"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2279" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_138 = load i16* %featureHist_addr_138, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_138"/></StgValue>
</operation>

<operation id="2280" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_8 = add i16 %featureHist_load_138, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_8"/></StgValue>
</operation>

<operation id="2281" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_8, i16* %featureHist_addr_138, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2282" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2283" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.8:0  %boundingBoxes_39_37_load_6 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_6"/></StgValue>
</operation>

<operation id="2284" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.8:1  %boundingBoxes_39_39_load_6 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_6"/></StgValue>
</operation>

<operation id="2285" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.8:2  %tmp_44_6_9 = icmp ugt i16 %boundingBoxes_39_37_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_6_9"/></StgValue>
</operation>

<operation id="2286" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.8:3  %tmp_52_6_9 = icmp ult i16 %boundingBoxes_39_39_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_6_9"/></StgValue>
</operation>

<operation id="2287" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:4  %tmp180 = or i1 %tmp_39_0_9, %tmp_44_6_9

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="2288" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:5  %tmp181 = or i1 %tmp_48_7_9, %tmp_52_6_9

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="2289" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:6  %or_cond69 = or i1 %tmp181, %tmp180

]]></node>
<StgValue><ssdm name="or_cond69"/></StgValue>
</operation>

<operation id="2290" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.8:7  br i1 %or_cond69, label %._crit_edge.6.9, label %70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2291" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1977" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_6_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_6_9"/></StgValue>
</operation>

<operation id="2292" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1978" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_6_9 = zext i13 %index2_6_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_6_9"/></StgValue>
</operation>

<operation id="2293" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1979" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_139 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_6_9

]]></node>
<StgValue><ssdm name="featureHist_addr_139"/></StgValue>
</operation>

<operation id="2294" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_139 = load i16* %featureHist_addr_139, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_139"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2295" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_139 = load i16* %featureHist_addr_139, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_139"/></StgValue>
</operation>

<operation id="2296" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_6_9 = add i16 %featureHist_load_139, 1

]]></node>
<StgValue><ssdm name="tmp_75_6_9"/></StgValue>
</operation>

<operation id="2297" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_6_9, i16* %featureHist_addr_139, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2298" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_6_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_6_9"/></StgValue>
</operation>

<operation id="2299" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1983" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_6_9 = zext i13 %index1_6_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_6_9"/></StgValue>
</operation>

<operation id="2300" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_140 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_6_9

]]></node>
<StgValue><ssdm name="featureHist_addr_140"/></StgValue>
</operation>

<operation id="2301" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_140 = load i16* %featureHist_addr_140, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_140"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2302" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_140 = load i16* %featureHist_addr_140, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_140"/></StgValue>
</operation>

<operation id="2303" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_6_9 = add i16 %featureHist_load_140, 1

]]></node>
<StgValue><ssdm name="tmp_77_6_9"/></StgValue>
</operation>

<operation id="2304" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_6_9, i16* %featureHist_addr_140, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.6.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2306" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_1"/></StgValue>
</operation>

<operation id="2307" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_74_7_1 = zext i10 %index2_7_1 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_1"/></StgValue>
</operation>

<operation id="2308" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2027" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_143 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_1

]]></node>
<StgValue><ssdm name="featureHist_addr_143"/></StgValue>
</operation>

<operation id="2309" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_143 = load i16* %featureHist_addr_143, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_143"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2310" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_143 = load i16* %featureHist_addr_143, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_143"/></StgValue>
</operation>

<operation id="2311" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_1 = add i16 %featureHist_load_143, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_1"/></StgValue>
</operation>

<operation id="2312" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2030" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_1, i16* %featureHist_addr_143, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2313" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2024" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i3.i3.i3(i1 true, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_1"/></StgValue>
</operation>

<operation id="2314" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_76_7_1 = zext i10 %index1_7_1 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_1"/></StgValue>
</operation>

<operation id="2315" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2032" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_144 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_1

]]></node>
<StgValue><ssdm name="featureHist_addr_144"/></StgValue>
</operation>

<operation id="2316" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_144 = load i16* %featureHist_addr_144, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_144"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2317" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_144 = load i16* %featureHist_addr_144, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_144"/></StgValue>
</operation>

<operation id="2318" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_1 = add i16 %featureHist_load_144, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_1"/></StgValue>
</operation>

<operation id="2319" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_1, i16* %featureHist_addr_144, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2321" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.1:0  %boundingBoxes_39_9_load_7 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_7"/></StgValue>
</operation>

<operation id="2322" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2039" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.1:1  %boundingBoxes_39_11_load_7 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_7"/></StgValue>
</operation>

<operation id="2323" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.1:2  %tmp_44_7_2 = icmp ugt i16 %boundingBoxes_39_9_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="2324" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2041" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.1:3  %tmp_52_7_2 = icmp ult i16 %boundingBoxes_39_11_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_2"/></StgValue>
</operation>

<operation id="2325" st_id="282" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:4  %tmp186 = or i1 %tmp_39_0_2, %tmp_44_7_2

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="2326" st_id="282" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:5  %tmp187 = or i1 %tmp_48_7_2, %tmp_52_7_2

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="2327" st_id="282" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:6  %or_cond72 = or i1 %tmp187, %tmp186

]]></node>
<StgValue><ssdm name="or_cond72"/></StgValue>
</operation>

<operation id="2328" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.1:7  br i1 %or_cond72, label %._crit_edge.7.2, label %73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2329" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_2"/></StgValue>
</operation>

<operation id="2330" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_7_2 = zext i11 %index2_7_2 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_2"/></StgValue>
</operation>

<operation id="2331" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_145 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_2

]]></node>
<StgValue><ssdm name="featureHist_addr_145"/></StgValue>
</operation>

<operation id="2332" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_145 = load i16* %featureHist_addr_145, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_145"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2333" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_145 = load i16* %featureHist_addr_145, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_145"/></StgValue>
</operation>

<operation id="2334" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_2 = add i16 %featureHist_load_145, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_2"/></StgValue>
</operation>

<operation id="2335" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2053" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_2, i16* %featureHist_addr_145, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2336" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_2"/></StgValue>
</operation>

<operation id="2337" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_7_2 = zext i11 %index1_7_2 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_2"/></StgValue>
</operation>

<operation id="2338" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_146 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_2

]]></node>
<StgValue><ssdm name="featureHist_addr_146"/></StgValue>
</operation>

<operation id="2339" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_146 = load i16* %featureHist_addr_146, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_146"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2340" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_146 = load i16* %featureHist_addr_146, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_146"/></StgValue>
</operation>

<operation id="2341" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_2 = add i16 %featureHist_load_146, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_2"/></StgValue>
</operation>

<operation id="2342" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2058" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_2, i16* %featureHist_addr_146, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2343" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2059" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2344" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.2:0  %boundingBoxes_39_13_load_7 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_7"/></StgValue>
</operation>

<operation id="2345" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.2:1  %boundingBoxes_39_15_load_7 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_7"/></StgValue>
</operation>

<operation id="2346" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2063" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.2:2  %tmp_44_7_3 = icmp ugt i16 %boundingBoxes_39_13_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="2347" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.2:3  %tmp_52_7_3 = icmp ult i16 %boundingBoxes_39_15_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_3"/></StgValue>
</operation>

<operation id="2348" st_id="286" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:4  %tmp188 = or i1 %tmp_39_0_3, %tmp_44_7_3

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="2349" st_id="286" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:5  %tmp189 = or i1 %tmp_48_7_3, %tmp_52_7_3

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="2350" st_id="286" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:6  %or_cond73 = or i1 %tmp189, %tmp188

]]></node>
<StgValue><ssdm name="or_cond73"/></StgValue>
</operation>

<operation id="2351" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.2:7  br i1 %or_cond73, label %._crit_edge.7.3, label %74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2352" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_3"/></StgValue>
</operation>

<operation id="2353" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_74_7_3 = zext i11 %index2_7_3 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_3"/></StgValue>
</operation>

<operation id="2354" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_147 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_3

]]></node>
<StgValue><ssdm name="featureHist_addr_147"/></StgValue>
</operation>

<operation id="2355" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_147 = load i16* %featureHist_addr_147, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_147"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2356" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_147 = load i16* %featureHist_addr_147, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_147"/></StgValue>
</operation>

<operation id="2357" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_3 = add i16 %featureHist_load_147, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_3"/></StgValue>
</operation>

<operation id="2358" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_3, i16* %featureHist_addr_147, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2359" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i3.i3(i2 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_3"/></StgValue>
</operation>

<operation id="2360" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_76_7_3 = zext i11 %index1_7_3 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_3"/></StgValue>
</operation>

<operation id="2361" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_148 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_3

]]></node>
<StgValue><ssdm name="featureHist_addr_148"/></StgValue>
</operation>

<operation id="2362" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_148 = load i16* %featureHist_addr_148, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_148"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2363" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_148 = load i16* %featureHist_addr_148, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_148"/></StgValue>
</operation>

<operation id="2364" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_3 = add i16 %featureHist_load_148, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_3"/></StgValue>
</operation>

<operation id="2365" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2081" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_3, i16* %featureHist_addr_148, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2366" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2367" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2084" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.3:0  %boundingBoxes_39_17_load_7 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_7"/></StgValue>
</operation>

<operation id="2368" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.3:1  %boundingBoxes_39_19_load_7 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_7"/></StgValue>
</operation>

<operation id="2369" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.3:2  %tmp_44_7_4 = icmp ugt i16 %boundingBoxes_39_17_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="2370" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2087" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.3:3  %tmp_52_7_4 = icmp ult i16 %boundingBoxes_39_19_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_4"/></StgValue>
</operation>

<operation id="2371" st_id="290" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:4  %tmp190 = or i1 %tmp_39_0_4, %tmp_44_7_4

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="2372" st_id="290" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:5  %tmp191 = or i1 %tmp_48_7_4, %tmp_52_7_4

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="2373" st_id="290" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:6  %or_cond74 = or i1 %tmp191, %tmp190

]]></node>
<StgValue><ssdm name="or_cond74"/></StgValue>
</operation>

<operation id="2374" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.3:7  br i1 %or_cond74, label %._crit_edge.7.4, label %75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2375" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_4"/></StgValue>
</operation>

<operation id="2376" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2095" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_7_4 = zext i12 %index2_7_4 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_4"/></StgValue>
</operation>

<operation id="2377" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2096" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_149 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_4

]]></node>
<StgValue><ssdm name="featureHist_addr_149"/></StgValue>
</operation>

<operation id="2378" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_149 = load i16* %featureHist_addr_149, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_149"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2379" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_149 = load i16* %featureHist_addr_149, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_149"/></StgValue>
</operation>

<operation id="2380" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_4 = add i16 %featureHist_load_149, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_4"/></StgValue>
</operation>

<operation id="2381" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_4, i16* %featureHist_addr_149, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2382" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_4 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -4, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_4"/></StgValue>
</operation>

<operation id="2383" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_7_4 = zext i12 %index1_7_4 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_4"/></StgValue>
</operation>

<operation id="2384" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_150 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_4

]]></node>
<StgValue><ssdm name="featureHist_addr_150"/></StgValue>
</operation>

<operation id="2385" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_150 = load i16* %featureHist_addr_150, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_150"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2386" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_150 = load i16* %featureHist_addr_150, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_150"/></StgValue>
</operation>

<operation id="2387" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_4 = add i16 %featureHist_load_150, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_4"/></StgValue>
</operation>

<operation id="2388" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2104" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_4, i16* %featureHist_addr_150, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2389" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2105" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2390" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2107" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.4:0  %boundingBoxes_39_21_load_7 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_7"/></StgValue>
</operation>

<operation id="2391" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2108" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.4:1  %boundingBoxes_39_23_load_7 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_7"/></StgValue>
</operation>

<operation id="2392" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2109" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.4:2  %tmp_44_7_5 = icmp ugt i16 %boundingBoxes_39_21_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="2393" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.4:3  %tmp_52_7_5 = icmp ult i16 %boundingBoxes_39_23_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_5"/></StgValue>
</operation>

<operation id="2394" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:4  %tmp192 = or i1 %tmp_39_0_5, %tmp_44_7_5

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="2395" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:5  %tmp193 = or i1 %tmp_48_7_5, %tmp_52_7_5

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="2396" st_id="294" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:6  %or_cond75 = or i1 %tmp193, %tmp192

]]></node>
<StgValue><ssdm name="or_cond75"/></StgValue>
</operation>

<operation id="2397" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.4:7  br i1 %or_cond75, label %._crit_edge.7.5, label %76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2398" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_5"/></StgValue>
</operation>

<operation id="2399" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2118" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_7_5 = zext i12 %index2_7_5 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_5"/></StgValue>
</operation>

<operation id="2400" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_151 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_5

]]></node>
<StgValue><ssdm name="featureHist_addr_151"/></StgValue>
</operation>

<operation id="2401" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_151 = load i16* %featureHist_addr_151, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_151"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2402" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_151 = load i16* %featureHist_addr_151, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_151"/></StgValue>
</operation>

<operation id="2403" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_5 = add i16 %featureHist_load_151, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_5"/></StgValue>
</operation>

<operation id="2404" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_5, i16* %featureHist_addr_151, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2405" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_5 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -3, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_5"/></StgValue>
</operation>

<operation id="2406" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2123" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_7_5 = zext i12 %index1_7_5 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_5"/></StgValue>
</operation>

<operation id="2407" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2124" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_152 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_5

]]></node>
<StgValue><ssdm name="featureHist_addr_152"/></StgValue>
</operation>

<operation id="2408" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_152 = load i16* %featureHist_addr_152, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_152"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2409" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_152 = load i16* %featureHist_addr_152, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_152"/></StgValue>
</operation>

<operation id="2410" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_5 = add i16 %featureHist_load_152, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_5"/></StgValue>
</operation>

<operation id="2411" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_5, i16* %featureHist_addr_152, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2130" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.5:0  %boundingBoxes_39_25_load_7 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_7"/></StgValue>
</operation>

<operation id="2414" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.5:1  %boundingBoxes_39_27_load_7 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_7"/></StgValue>
</operation>

<operation id="2415" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.5:2  %tmp_44_7_6 = icmp ugt i16 %boundingBoxes_39_25_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="2416" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2133" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.5:3  %tmp_52_7_6 = icmp ult i16 %boundingBoxes_39_27_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_6"/></StgValue>
</operation>

<operation id="2417" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:4  %tmp194 = or i1 %tmp_39_0_6, %tmp_44_7_6

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="2418" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:5  %tmp195 = or i1 %tmp_48_7_6, %tmp_52_7_6

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="2419" st_id="298" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:6  %or_cond76 = or i1 %tmp195, %tmp194

]]></node>
<StgValue><ssdm name="or_cond76"/></StgValue>
</operation>

<operation id="2420" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.5:7  br i1 %or_cond76, label %._crit_edge.7.6, label %77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2421" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_6"/></StgValue>
</operation>

<operation id="2422" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_7_6 = zext i12 %index2_7_6 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_6"/></StgValue>
</operation>

<operation id="2423" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_153 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_6

]]></node>
<StgValue><ssdm name="featureHist_addr_153"/></StgValue>
</operation>

<operation id="2424" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_153 = load i16* %featureHist_addr_153, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_153"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2425" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_153 = load i16* %featureHist_addr_153, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_153"/></StgValue>
</operation>

<operation id="2426" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_6 = add i16 %featureHist_load_153, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_6"/></StgValue>
</operation>

<operation id="2427" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_6, i16* %featureHist_addr_153, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2428" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_6 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -2, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_6"/></StgValue>
</operation>

<operation id="2429" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2146" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_7_6 = zext i12 %index1_7_6 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_6"/></StgValue>
</operation>

<operation id="2430" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2147" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_154 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_6

]]></node>
<StgValue><ssdm name="featureHist_addr_154"/></StgValue>
</operation>

<operation id="2431" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_154 = load i16* %featureHist_addr_154, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_154"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2432" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_154 = load i16* %featureHist_addr_154, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_154"/></StgValue>
</operation>

<operation id="2433" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_6 = add i16 %featureHist_load_154, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_6"/></StgValue>
</operation>

<operation id="2434" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2150" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_6, i16* %featureHist_addr_154, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2435" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2436" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.6:0  %boundingBoxes_39_29_load_7 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_7"/></StgValue>
</operation>

<operation id="2437" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.6:1  %boundingBoxes_39_31_load_7 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_7"/></StgValue>
</operation>

<operation id="2438" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.6:2  %tmp_44_7_7 = icmp ugt i16 %boundingBoxes_39_29_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_7"/></StgValue>
</operation>

<operation id="2439" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.6:3  %tmp_52_7_7 = icmp ult i16 %boundingBoxes_39_31_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_7"/></StgValue>
</operation>

<operation id="2440" st_id="302" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:4  %tmp196 = or i1 %tmp_39_0_7, %tmp_44_7_7

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="2441" st_id="302" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:5  %tmp197 = or i1 %tmp_48_7_7, %tmp_52_7_7

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="2442" st_id="302" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:6  %or_cond77 = or i1 %tmp197, %tmp196

]]></node>
<StgValue><ssdm name="or_cond77"/></StgValue>
</operation>

<operation id="2443" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.6:7  br i1 %or_cond77, label %._crit_edge.7.7, label %78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2444" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_7"/></StgValue>
</operation>

<operation id="2445" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_74_7_7 = zext i12 %index2_7_7 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_7"/></StgValue>
</operation>

<operation id="2446" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_155 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_7

]]></node>
<StgValue><ssdm name="featureHist_addr_155"/></StgValue>
</operation>

<operation id="2447" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_155 = load i16* %featureHist_addr_155, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_155"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2448" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_155 = load i16* %featureHist_addr_155, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_155"/></StgValue>
</operation>

<operation id="2449" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_7 = add i16 %featureHist_load_155, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_7"/></StgValue>
</operation>

<operation id="2450" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_7, i16* %featureHist_addr_155, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2451" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2162" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_7 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i3.i3(i3 -1, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_7"/></StgValue>
</operation>

<operation id="2452" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_76_7_7 = zext i12 %index1_7_7 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_7"/></StgValue>
</operation>

<operation id="2453" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_156 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_7

]]></node>
<StgValue><ssdm name="featureHist_addr_156"/></StgValue>
</operation>

<operation id="2454" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_156 = load i16* %featureHist_addr_156, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_156"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2455" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_156 = load i16* %featureHist_addr_156, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_156"/></StgValue>
</operation>

<operation id="2456" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_7 = add i16 %featureHist_load_156, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_7"/></StgValue>
</operation>

<operation id="2457" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2173" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_7, i16* %featureHist_addr_156, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2458" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2459" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.7:0  %boundingBoxes_39_33_load_7 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_7"/></StgValue>
</operation>

<operation id="2460" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.7:1  %boundingBoxes_39_35_load_7 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_7"/></StgValue>
</operation>

<operation id="2461" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.7:2  %tmp_44_7_8 = icmp ugt i16 %boundingBoxes_39_33_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="2462" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.7:3  %tmp_52_7_8 = icmp ult i16 %boundingBoxes_39_35_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_8"/></StgValue>
</operation>

<operation id="2463" st_id="306" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:4  %tmp198 = or i1 %tmp_39_0_8, %tmp_44_7_8

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="2464" st_id="306" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:5  %tmp199 = or i1 %tmp_48_7_8, %tmp_52_7_8

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="2465" st_id="306" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:6  %or_cond78 = or i1 %tmp199, %tmp198

]]></node>
<StgValue><ssdm name="or_cond78"/></StgValue>
</operation>

<operation id="2466" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.7:7  br i1 %or_cond78, label %._crit_edge.7.8, label %79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2467" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_8"/></StgValue>
</operation>

<operation id="2468" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_7_8 = zext i13 %index2_7_8 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_8"/></StgValue>
</operation>

<operation id="2469" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_157 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_8

]]></node>
<StgValue><ssdm name="featureHist_addr_157"/></StgValue>
</operation>

<operation id="2470" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_157 = load i16* %featureHist_addr_157, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_157"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2471" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_157 = load i16* %featureHist_addr_157, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_157"/></StgValue>
</operation>

<operation id="2472" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_8 = add i16 %featureHist_load_157, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_8"/></StgValue>
</operation>

<operation id="2473" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_8, i16* %featureHist_addr_157, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2474" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_8 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -8, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_8"/></StgValue>
</operation>

<operation id="2475" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_7_8 = zext i13 %index1_7_8 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_8"/></StgValue>
</operation>

<operation id="2476" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_158 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_8

]]></node>
<StgValue><ssdm name="featureHist_addr_158"/></StgValue>
</operation>

<operation id="2477" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_158 = load i16* %featureHist_addr_158, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_158"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2478" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_158 = load i16* %featureHist_addr_158, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_158"/></StgValue>
</operation>

<operation id="2479" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_8 = add i16 %featureHist_load_158, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_8"/></StgValue>
</operation>

<operation id="2480" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_8, i16* %featureHist_addr_158, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2481" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4565">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2482" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2199" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.8:0  %boundingBoxes_39_37_load_7 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_7"/></StgValue>
</operation>

<operation id="2483" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.8:1  %boundingBoxes_39_39_load_7 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_7"/></StgValue>
</operation>

<operation id="2484" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.8:2  %tmp_44_7_9 = icmp ugt i16 %boundingBoxes_39_37_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_44_7_9"/></StgValue>
</operation>

<operation id="2485" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.8:3  %tmp_52_7_9 = icmp ult i16 %boundingBoxes_39_39_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_52_7_9"/></StgValue>
</operation>

<operation id="2486" st_id="310" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:4  %tmp200 = or i1 %tmp_39_0_9, %tmp_44_7_9

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="2487" st_id="310" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:5  %tmp201 = or i1 %tmp_48_7_9, %tmp_52_7_9

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="2488" st_id="310" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:6  %or_cond79 = or i1 %tmp201, %tmp200

]]></node>
<StgValue><ssdm name="or_cond79"/></StgValue>
</operation>

<operation id="2489" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4566">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.8:7  br i1 %or_cond79, label %._crit_edge.7.9, label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2490" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:1  %index2_7_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_51, i3 %tmp_54, i3 %p_v7)

]]></node>
<StgValue><ssdm name="index2_7_9"/></StgValue>
</operation>

<operation id="2491" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_74_7_9 = zext i13 %index2_7_9 to i64

]]></node>
<StgValue><ssdm name="tmp_74_7_9"/></StgValue>
</operation>

<operation id="2492" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2211" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %featureHist_addr_159 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_74_7_9

]]></node>
<StgValue><ssdm name="featureHist_addr_159"/></StgValue>
</operation>

<operation id="2493" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_159 = load i16* %featureHist_addr_159, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_159"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2494" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="16" op_0_bw="13">
<![CDATA[
:4  %featureHist_load_159 = load i16* %featureHist_addr_159, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_159"/></StgValue>
</operation>

<operation id="2495" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_75_7_9 = add i16 %featureHist_load_159, 1

]]></node>
<StgValue><ssdm name="tmp_75_7_9"/></StgValue>
</operation>

<operation id="2496" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2214" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6  store i16 %tmp_75_7_9, i16* %featureHist_addr_159, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2497" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="3" op_3_bw="3" op_4_bw="3">
<![CDATA[
:0  %index1_7_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i3.i3.i3(i4 -7, i3 %tmp_40, i3 %tmp_45, i3 %p_v)

]]></node>
<StgValue><ssdm name="index1_7_9"/></StgValue>
</operation>

<operation id="2498" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2215" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_76_7_9 = zext i13 %index1_7_9 to i64

]]></node>
<StgValue><ssdm name="tmp_76_7_9"/></StgValue>
</operation>

<operation id="2499" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %featureHist_addr_160 = getelementptr inbounds [5120 x i16]* %featureHist, i64 0, i64 %tmp_76_7_9

]]></node>
<StgValue><ssdm name="featureHist_addr_160"/></StgValue>
</operation>

<operation id="2500" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_160 = load i16* %featureHist_addr_160, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_160"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2501" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="16" op_0_bw="13">
<![CDATA[
:9  %featureHist_load_160 = load i16* %featureHist_addr_160, align 2

]]></node>
<StgValue><ssdm name="featureHist_load_160"/></StgValue>
</operation>

<operation id="2502" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_77_7_9 = add i16 %featureHist_load_160, 1

]]></node>
<StgValue><ssdm name="tmp_77_7_9"/></StgValue>
</operation>

<operation id="2503" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:11  store i16 %tmp_77_7_9, i16* %featureHist_addr_160, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2504" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4567">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge.7.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2505" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4568">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.9:0  %j_1_7 = add i8 %j_mid2, 8

]]></node>
<StgValue><ssdm name="j_1_7"/></StgValue>
</operation>

<operation id="2506" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4568">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2223" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7.9:1  br label %.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2507" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2225" bw="64" op_0_bw="31">
<![CDATA[
burst.wr.header.preheader:0  %tmp_17 = zext i31 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2508" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.wr.header.preheader:1  %CRTL_BUS_addr_1 = getelementptr i16* %CRTL_BUS, i64 %tmp_17

]]></node>
<StgValue><ssdm name="CRTL_BUS_addr_1"/></StgValue>
</operation>

<operation id="2509" st_id="315" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %CRTL_BUS_addr_1, i32 5120)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="2510" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:3  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2511" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2230" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar2 = phi i13 [ %indvar_next2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="2512" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2231" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:1  %exitcond4 = icmp eq i13 %indvar2, -3072

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="2513" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2232" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="2514" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:3  %indvar_next2 = add i13 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="2515" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.end, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2516" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2239" bw="64" op_0_bw="13">
<![CDATA[
burst.wr.body:3  %tmp_1 = zext i13 %indvar2 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2517" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %featureHist_addr = getelementptr [5120 x i16]* %featureHist, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="featureHist_addr"/></StgValue>
</operation>

<operation id="2518" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="16" op_0_bw="13">
<![CDATA[
burst.wr.body:5  %featureHist_load = load i16* %featureHist_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2519" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="16" op_0_bw="13">
<![CDATA[
burst.wr.body:5  %featureHist_load = load i16* %featureHist_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2520" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="2521" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2238" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_featureh_OC_featureH) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="2523" st_id="318" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %CRTL_BUS_addr_1, i16 %featureHist_load, i2 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2524" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="2525" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2244" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2526" st_id="319" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %CRTL_BUS_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2527" st_id="320" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %CRTL_BUS_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2528" st_id="321" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %CRTL_BUS_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2529" st_id="322" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %CRTL_BUS_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2530" st_id="323" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %CRTL_BUS_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="2531" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2247" bw="0">
<![CDATA[
burst.wr.end:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
