Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 20 23:36:59 2023
| Host         : ECEB-3022-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   21          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_control/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_control/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_control/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.048        0.000                      0                   37        0.174        0.000                      0                   37        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 6.048        0.000                      0                   37        0.174        0.000                      0                   37        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.204ns (30.319%)  route 2.767ns (69.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.667     6.249    reg_unit/Q[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     6.975    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.099 r  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.814     7.913    reg_unit/A[4]_i_3_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.152     8.065 r  reg_unit/A[5]_i_2/O
                         net (fo=1, routed)           0.684     8.749    reg_unit/A[5]_i_2_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.348     9.097 r  reg_unit/A[5]_i_1/O
                         net (fo=1, routed)           0.000     9.097    reg_unit/A[5]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503    14.832    reg_unit/CLK
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)        0.077    15.144    reg_unit/A_reg[5]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.952ns (30.571%)  route 2.162ns (69.429%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.667     6.249    reg_unit/Q[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.373 f  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     6.975    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.099 f  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.446     7.545    reg_unit/A[4]_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  reg_unit/A[6]_i_2/O
                         net (fo=1, routed)           0.447     8.116    reg_unit/A[6]_i_2_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.240 r  reg_unit/A[6]_i_1/O
                         net (fo=1, routed)           0.000     8.240    reg_unit/A[6]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.833    reg_unit/CLK
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.077    15.145    reg_unit/A_reg[6]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.952ns (33.230%)  route 1.913ns (66.770%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.128    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  reg_unit/A_reg[4]/Q
                         net (fo=13, routed)          0.344     5.927    reg_unit/A[4]
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.051 f  reg_unit/A[7]_i_8/O
                         net (fo=1, routed)           0.794     6.845    reg_unit/A[7]_i_8_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.969 f  reg_unit/A[7]_i_7/O
                         net (fo=1, routed)           0.313     7.282    reg_unit/A[7]_i_7_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.406 r  reg_unit/A[7]_i_4/O
                         net (fo=2, routed)           0.462     7.869    reg_unit/A_reg[6]_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  reg_unit/A[7]_i_2/O
                         net (fo=1, routed)           0.000     7.993    reg_unit/A[7]_i_2_n_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.833    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.029    15.097    reg_unit/A_reg[7]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/X_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.952ns (33.801%)  route 1.864ns (66.199%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.128    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  reg_unit/A_reg[4]/Q
                         net (fo=13, routed)          0.344     5.927    reg_unit/A[4]
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.051 r  reg_unit/A[7]_i_8/O
                         net (fo=1, routed)           0.794     6.845    reg_unit/A[7]_i_8_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  reg_unit/A[7]_i_7/O
                         net (fo=1, routed)           0.313     7.282    reg_unit/A[7]_i_7_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.406 f  reg_unit/A[7]_i_4/O
                         net (fo=2, routed)           0.414     7.820    u_control/X_reg
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  u_control/X_i_1/O
                         net (fo=1, routed)           0.000     7.944    reg_unit/X_reg_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.833    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.032    15.100    reg_unit/X_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.610ns (25.402%)  route 1.791ns (74.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          1.298     6.880    u_control/Q[0]
    SLICE_X61Y87         LUT3 (Prop_lut3_I2_O)        0.154     7.034 r  u_control/B[7]_i_2/O
                         net (fo=1, routed)           0.494     7.527    reg_unit/B_reg[7]_2[7]
    SLICE_X63Y87         FDRE                                         r  reg_unit/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.834    reg_unit/CLK
    SLICE_X63Y87         FDRE                                         r  reg_unit/B_reg[7]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X63Y87         FDRE (Setup_fdre_C_D)       -0.270    14.785    reg_unit/B_reg[7]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.828ns (31.646%)  route 1.788ns (68.354%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.667     6.249    reg_unit/Q[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.457     6.829    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.953 r  reg_unit/A[3]_i_2/O
                         net (fo=1, routed)           0.665     7.618    reg_unit/A[3]_i_2_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  reg_unit/A[3]_i_1/O
                         net (fo=1, routed)           0.000     7.742    reg_unit/A[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.831    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C
                         clock pessimism              0.295    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.029    15.119    reg_unit/A_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.828ns (32.866%)  route 1.691ns (67.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.667     6.249    reg_unit/Q[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     6.975    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.099 r  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.422     7.521    reg_unit/A[4]_i_3_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.645 r  reg_unit/A[4]_i_1/O
                         net (fo=1, routed)           0.000     7.645    reg_unit/A[4]_i_1_n_0
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503    14.832    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)        0.029    15.096    reg_unit/A_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 reg_unit/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.670ns (33.143%)  route 1.352ns (66.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.128    reg_unit/CLK
    SLICE_X60Y85         FDRE                                         r  reg_unit/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  reg_unit/B_reg[3]/Q
                         net (fo=8, routed)           0.836     6.481    u_control/B_reg[6][3]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.152     6.633 r  u_control/B[2]_i_1/O
                         net (fo=1, routed)           0.516     7.149    reg_unit/B_reg[7]_2[2]
    SLICE_X60Y85         FDRE                                         r  reg_unit/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503    14.832    reg_unit/CLK
    SLICE_X60Y85         FDRE                                         r  reg_unit/B_reg[2]/C
                         clock pessimism              0.296    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.236    14.856    reg_unit/B_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.704ns (31.096%)  route 1.560ns (68.904%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.667     6.249    reg_unit/Q[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.893     7.266    reg_unit/A[2]_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  reg_unit/A[2]_i_1/O
                         net (fo=1, routed)           0.000     7.390    reg_unit/A[2]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.831    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/C
                         clock pessimism              0.273    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.077    15.145    reg_unit/A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.615     5.123    HexA/CLK
    SLICE_X62Y81         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.118    HexA/counter_reg_n_0_[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.792 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    HexA/counter_reg[0]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    HexA/counter_reg[4]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    HexA/counter_reg[8]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  HexA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    HexA/counter_reg[12]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.357 r  HexA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.357    HexA/counter_reg[16]_i_1_n_7
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.833    HexA/CLK
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)        0.062    15.130    HexA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  7.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.457    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/A_reg[7]/Q
                         net (fo=10, routed)          0.121     1.720    reg_unit/Q[3]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  reg_unit/A[6]_i_1/O
                         net (fo=1, routed)           0.000     1.765    reg_unit/A[6]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.858     1.971    reg_unit/CLK
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.120     1.590    reg_unit/A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.017%)  route 0.146ns (43.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  reg_unit/A_reg[3]/Q
                         net (fo=11, routed)          0.146     1.743    reg_unit/A[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  reg_unit/A[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    reg_unit/A[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.091     1.547    reg_unit/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.111%)  route 0.158ns (45.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  reg_unit/A_reg[0]/Q
                         net (fo=11, routed)          0.158     1.755    u_control/Q[0]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  u_control/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    reg_unit/D[0]
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.092     1.548    reg_unit/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.844%)  route 0.159ns (43.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    reg_unit/CLK
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  reg_unit/A_reg[5]/Q
                         net (fo=11, routed)          0.159     1.779    reg_unit/A[5]
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  reg_unit/A[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    reg_unit/A[4]_i_1_n_0
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.856     1.970    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C
                         clock pessimism             -0.501     1.469    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.091     1.560    reg_unit/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    HexA/CLK
    SLICE_X62Y83         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.719    HexA/counter_reg_n_0_[10]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    HexA/counter_reg[8]_i_1_n_5
    SLICE_X62Y83         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.856     1.970    HexA/CLK
    SLICE_X62Y83         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.105     1.561    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.457    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.720    HexA/counter_reg_n_0_[14]
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    HexA/counter_reg[12]_i_1_n_5
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.857     1.971    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.105     1.562    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.587     1.455    HexA/CLK
    SLICE_X62Y82         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.718    HexA/counter_reg_n_0_[6]
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    HexA/counter_reg[4]_i_1_n_5
    SLICE_X62Y82         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    HexA/CLK
    SLICE_X62Y82         FDRE                                         r  HexA/counter_reg[6]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.105     1.560    HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.457    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/A_reg[7]/Q
                         net (fo=10, routed)          0.190     1.789    reg_unit/Q[3]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  reg_unit/A[7]_i_2/O
                         net (fo=1, routed)           0.000     1.834    reg_unit/A[7]_i_2_n_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.858     1.971    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.091     1.548    reg_unit/A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  reg_unit/A_reg[2]/Q
                         net (fo=12, routed)          0.210     1.830    u_control/Q[2]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  u_control/A[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    reg_unit/D[1]
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.121     1.577    reg_unit/A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 reg_unit/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.456    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  reg_unit/A_reg[2]/Q
                         net (fo=12, routed)          0.210     1.830    reg_unit/Q[2]
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  reg_unit/A[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    reg_unit/A[2]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.120     1.576    reg_unit/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   HexA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   HexA/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 5.478ns (44.485%)  route 6.836ns (55.515%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          3.084     4.540    HexA/Reset_Load_Clear_IBUF
    SLICE_X61Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.664 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.678     5.342    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.466 f  reg_unit/hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.740     6.206    reg_unit/hex_segA_OBUF[4]_inst_i_5_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.330 f  reg_unit/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.452     6.782    reg_unit/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  reg_unit/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.883     8.789    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    12.315 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.315    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.246ns  (logic 5.702ns (46.558%)  route 6.545ns (53.442%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.861     4.317    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.150     4.467 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     5.279    reg_unit/hex_gridA_OBUF[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.328     5.607 f  reg_unit/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.434     6.040    reg_unit/hex_segA_OBUF[2]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.164 f  reg_unit/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.780     6.944    reg_unit/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.068 r  reg_unit/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     8.727    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    12.246 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.246    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.065ns  (logic 5.676ns (47.045%)  route 6.389ns (52.955%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          3.084     4.540    HexA/Reset_Load_Clear_IBUF
    SLICE_X61Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.664 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.274     4.938    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.120     5.058 f  reg_unit/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983     6.041    reg_unit/hex_segA_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.327     6.368 f  reg_unit/hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.378     6.746    reg_unit/hex_segA_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.870 r  reg_unit/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.540    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    12.065 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.065    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.061ns  (logic 5.716ns (47.390%)  route 6.345ns (52.610%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          3.084     4.540    HexA/Reset_Load_Clear_IBUF
    SLICE_X61Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.664 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.678     5.342    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.152     5.494 f  reg_unit/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.661     6.155    reg_unit/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     6.487 f  reg_unit/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.263     6.750    reg_unit/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.874 r  reg_unit/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660     8.534    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527    12.061 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.061    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 5.467ns (48.534%)  route 5.797ns (51.466%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          3.084     4.540    HexA/Reset_Load_Clear_IBUF
    SLICE_X61Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.664 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.274     4.938    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.062 f  reg_unit/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.595     5.657    reg_unit/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.781 f  reg_unit/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.151     5.932    reg_unit/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.056 r  reg_unit/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.694     7.750    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    11.265 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.265    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.129ns  (logic 5.328ns (47.872%)  route 5.801ns (52.128%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.861     4.317    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.150     4.467 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.940     7.408    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721    11.129 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.129    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.652ns  (logic 5.091ns (47.794%)  route 5.561ns (52.206%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.698     4.154    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.863     7.141    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510    10.652 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.652    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.961ns  (logic 5.098ns (51.184%)  route 4.862ns (48.816%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.941     4.397    reg_unit/Reset_Load_Clear_IBUF
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.521 r  reg_unit/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.921     6.443    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518     9.961 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.961    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 5.337ns (54.951%)  route 4.375ns (45.049%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.698     4.154    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.150     4.304 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     5.982    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.730     9.712 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.712    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 5.102ns (53.559%)  route 4.424ns (46.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          2.899     4.355    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.479 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     6.004    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.521     9.526 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.526    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_control/shift_counter_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_control/shift_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.223ns (56.419%)  route 0.172ns (43.581%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[3]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/shift_counter_reg[3]/Q
                         net (fo=5, routed)           0.117     0.295    u_control/shift_counter[3]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  u_control/shift_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.056     0.395    u_control/shift_counter_reg[3]_i_1_n_0
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/shift_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.223ns (51.674%)  route 0.209ns (48.326%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[0]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.209     0.387    u_control/shift_counter[0]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.432 r  u_control/shift_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    u_control/shift_counter__0[1]
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/shift_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.221ns (40.232%)  route 0.328ns (59.768%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[0]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.209     0.387    u_control/shift_counter[0]
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.043     0.430 r  u_control/shift_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     0.549    u_control/shift_counter_reg[2]_i_1_n_0
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/shift_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.220ns (37.402%)  route 0.368ns (62.598%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[0]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  u_control/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.255     0.433    u_control/shift_counter[0]
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.042     0.475 r  u_control/shift_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.114     0.588    u_control/shift_counter__0[0]
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.272ns (40.295%)  route 0.403ns (59.705%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[0]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  u_control/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.209     0.387    u_control/shift_counter[0]
    SLICE_X60Y90         LUT4 (Prop_lut4_I0_O)        0.045     0.432 f  u_control/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.194     0.626    u_control/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.049     0.675 r  u_control/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.675    u_control/next_state__0[2]
    SLICE_X60Y89         LDCE                                         r  u_control/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.268ns (35.522%)  route 0.486ns (64.478%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[3]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  u_control/shift_counter_reg[3]/Q
                         net (fo=5, routed)           0.172     0.350    u_control/shift_counter[3]
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  u_control/FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.089     0.484    u_control/FSM_sequential_next_state_reg[0]_i_2_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.529 r  u_control/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.226     0.754    u_control/next_state__0[0]
    SLICE_X60Y89         LDCE                                         r  u_control/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/shift_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.332ns (32.143%)  route 0.701ns (67.857%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         LDCE                         0.000     0.000 r  u_control/shift_counter_reg[0]/G
    SLICE_X60Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.209     0.387    u_control/shift_counter[0]
    SLICE_X60Y90         LUT5 (Prop_lut5_I4_O)        0.043     0.430 f  u_control/FSM_sequential_next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.322     0.751    u_control/FSM_sequential_next_state_reg[1]_i_2_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.111     0.862 r  u_control/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     1.033    u_control/next_state__0[1]
    SLICE_X60Y89         LDCE                                         r  u_control/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.498ns (51.501%)  route 1.410ns (48.499%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          1.085     1.309    reg_unit/Reset_Load_Clear_IBUF
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  reg_unit/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.680    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.228     2.908 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.908    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.492ns (51.045%)  route 1.431ns (48.955%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          1.151     1.375    HexA/Reset_Load_Clear_IBUF
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.420 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.700    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.222     2.923 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.923    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.480ns (50.377%)  route 1.458ns (49.623%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          1.109     1.334    reg_unit/Reset_Load_Clear_IBUF
    SLICE_X62Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.379 r  reg_unit/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.349     1.728    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.211     2.939 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 4.478ns (48.336%)  route 4.786ns (51.664%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.621     5.129    HexA/CLK
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.033     6.618    HexA/p_0_in[1]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.742 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.678     7.420    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.124     7.544 f  reg_unit/hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.740     8.284    reg_unit/hex_segA_OBUF[4]_inst_i_5_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  reg_unit/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.452     8.860    reg_unit/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.984 r  reg_unit/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.883    10.867    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    14.392 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.392    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.667ns (51.044%)  route 4.476ns (48.956%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     5.127    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.792     6.375    HexA/p_0_in[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.116     6.491 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     7.302    reg_unit/hex_gridA_OBUF[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.328     7.630 f  reg_unit/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.434     8.064    reg_unit/hex_segA_OBUF[2]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.188 f  reg_unit/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.780     8.968    reg_unit/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  reg_unit/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659    10.751    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    14.270 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.270    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.675ns (51.869%)  route 4.338ns (48.131%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.621     5.129    HexA/CLK
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.033     6.618    HexA/p_0_in[1]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.742 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.274     7.016    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.120     7.136 f  reg_unit/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983     8.119    reg_unit/hex_segA_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.327     8.446 f  reg_unit/hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.378     8.824    reg_unit/hex_segA_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.948 r  reg_unit/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.618    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    14.143 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.143    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.715ns (52.334%)  route 4.295ns (47.666%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.621     5.129    HexA/CLK
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.033     6.618    HexA/p_0_in[1]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.742 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.678     7.420    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.152     7.572 f  reg_unit/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.661     8.233    reg_unit/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     8.565 f  reg_unit/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.263     8.828    reg_unit/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.952 r  reg_unit/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660    10.611    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527    14.139 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.139    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 4.346ns (48.636%)  route 4.589ns (51.364%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[3]/Q
                         net (fo=11, routed)          1.138     6.720    reg_unit/A[3]
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.844 f  reg_unit/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.430     7.273    reg_unit/hex_segA_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.397 f  reg_unit/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.101     8.498    reg_unit/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.622 r  reg_unit/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.921    10.543    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    14.061 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.061    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 4.568ns (53.878%)  route 3.910ns (46.122%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.126    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/A_reg[3]/Q
                         net (fo=11, routed)          1.138     6.720    reg_unit/A[3]
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.872 f  reg_unit/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.743     7.615    reg_unit/hex_segA_OBUF[0]_inst_i_5_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.941 f  reg_unit/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.322     8.263    reg_unit/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.124     8.387 r  reg_unit/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.707    10.094    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510    13.604 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.604    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 4.467ns (54.382%)  route 3.747ns (45.618%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.621     5.129    HexA/CLK
    SLICE_X62Y85         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.033     6.618    HexA/p_0_in[1]
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.742 f  HexA/hex_segA_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.274     7.016    reg_unit/hex_segA_OBUF[1]_inst_i_4_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.124     7.140 f  reg_unit/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.595     7.735    reg_unit/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.859 f  reg_unit/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.151     8.010    reg_unit/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  reg_unit/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.694     9.828    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    13.342 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.342    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.293ns (53.491%)  route 3.733ns (46.509%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     5.127    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          0.792     6.375    HexA/p_0_in[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.116     6.491 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.940     9.432    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721    13.153 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.153    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.090ns (51.238%)  route 3.893ns (48.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     5.127    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          1.030     6.612    HexA/p_0_in[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.736 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.863     9.600    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510    13.110 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.110    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.332ns (61.543%)  route 2.707ns (38.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     5.127    HexA/CLK
    SLICE_X62Y84         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  HexA/counter_reg[15]/Q
                         net (fo=19, routed)          1.030     6.612    HexA/p_0_in[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.146     6.758 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.436    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.730    12.166 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.166    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/shift_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.918%)  route 0.187ns (50.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.187     1.787    u_control/current_state[0]
    SLICE_X60Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  u_control/shift_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_control/shift_counter__0[1]
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/do_add_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.531%)  route 0.262ns (58.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.262     1.862    u_control/current_state[1]
    SLICE_X61Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.907 r  u_control/do_add_reg_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_control/do_add_reg_i_1_n_0
    SLICE_X61Y89         LDCE                                         r  u_control/do_add_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.184ns (40.921%)  route 0.266ns (59.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.266     1.866    u_control/current_state[0]
    SLICE_X60Y89         LUT5 (Prop_lut5_I1_O)        0.043     1.909 r  u_control/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    u_control/next_state__0[2]
    SLICE_X60Y89         LDCE                                         r  u_control/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/shift_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.227ns (48.386%)  route 0.242ns (51.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.128     1.587 f  u_control/FSM_sequential_current_state_reg[2]/Q
                         net (fo=15, routed)          0.186     1.774    u_control/current_state[2]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.099     1.873 r  u_control/shift_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.056     1.929    u_control/shift_counter_reg[3]_i_1_n_0
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/shift_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.188ns (38.028%)  route 0.306ns (61.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.187     1.787    u_control/current_state[0]
    SLICE_X60Y90         LUT5 (Prop_lut5_I4_O)        0.047     1.834 r  u_control/shift_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     1.954    u_control/shift_counter_reg[2]_i_1_n_0
    SLICE_X60Y90         LDCE                                         r  u_control/shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/do_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.266     1.866    u_control/current_state[0]
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.911 r  u_control/do_reset_reg_i_1/O
                         net (fo=1, routed)           0.056     1.967    u_control/do_reset_reg_i_1_n_0
    SLICE_X61Y89         LDCE                                         r  u_control/do_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.102     1.702    u_control/current_state[0]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  u_control/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.226     1.973    u_control/next_state__0[0]
    SLICE_X60Y89         LDCE                                         r  u_control/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/clear_A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.186ns (34.912%)  route 0.347ns (65.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.347     1.947    u_control/current_state[0]
    SLICE_X61Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.992 r  u_control/clear_A_reg_i_1/O
                         net (fo=1, routed)           0.000     1.992    u_control/clear_A_reg_i_1_n_0
    SLICE_X61Y89         LDCE                                         r  u_control/clear_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/do_shift_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.190ns (33.252%)  route 0.381ns (66.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.262     1.862    u_control/current_state[1]
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.049     1.911 r  u_control/do_shift_reg_i_1/O
                         net (fo=1, routed)           0.120     2.031    u_control/do_shift_reg_i_1_n_0
    SLICE_X61Y89         LDCE                                         r  u_control/do_shift_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/do_sub_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.187ns (30.235%)  route 0.431ns (69.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.459    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_control/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.268     1.868    u_control/current_state[0]
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.046     1.914 r  u_control/do_sub_reg_i_1/O
                         net (fo=1, routed)           0.164     2.078    u_control/do_sub_reg_i_1_n_0
    SLICE_X59Y89         LDCE                                         r  u_control/do_sub_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 2.215ns (34.774%)  route 4.154ns (65.226%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.054     3.521    reg_unit/SW_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.645 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     4.248    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.372 r  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.814     5.186    reg_unit/A[4]_i_3_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.152     5.338 r  reg_unit/A[5]_i_2/O
                         net (fo=1, routed)           0.684     6.021    reg_unit/A[5]_i_2_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.348     6.369 r  reg_unit/A[5]_i_1/O
                         net (fo=1, routed)           0.000     6.369    reg_unit/A[5]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.832    reg_unit/CLK
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            reg_unit/A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.821ns  (logic 2.097ns (36.031%)  route 3.724ns (63.969%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  SW_IBUF[5]_inst/O
                         net (fo=3, routed)           2.437     3.927    u_control/SW_IBUF[5]
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.153     4.080 r  u_control/A[5]_i_3/O
                         net (fo=2, routed)           0.824     4.904    reg_unit/A_reg[5]_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.331     5.235 r  reg_unit/A[7]_i_4/O
                         net (fo=2, routed)           0.462     5.697    reg_unit/A_reg[6]_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.821 r  reg_unit/A[7]_i_2/O
                         net (fo=1, routed)           0.000     5.821    reg_unit/A[7]_i_2_n_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504     4.833    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/A_reg[7]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            reg_unit/X_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 2.097ns (36.333%)  route 3.675ns (63.667%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  SW_IBUF[5]_inst/O
                         net (fo=3, routed)           2.437     3.927    u_control/SW_IBUF[5]
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.153     4.080 f  u_control/A[5]_i_3/O
                         net (fo=2, routed)           0.824     4.904    reg_unit/A_reg[5]_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.331     5.235 f  reg_unit/A[7]_i_4/O
                         net (fo=2, routed)           0.414     5.649    u_control/X_reg
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.773 r  u_control/X_i_1/O
                         net (fo=1, routed)           0.000     5.773    reg_unit/X_reg_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504     4.833    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.963ns (35.609%)  route 3.550ns (64.391%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.054     3.521    reg_unit/SW_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.645 f  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     4.248    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.372 f  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.446     4.818    reg_unit/A[4]_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.942 r  reg_unit/A[6]_i_2/O
                         net (fo=1, routed)           0.447     5.388    reg_unit/A[6]_i_2_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.512 r  reg_unit/A[6]_i_1/O
                         net (fo=1, routed)           0.000     5.512    reg_unit/A[6]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504     4.833    reg_unit/CLK
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 1.839ns (36.670%)  route 3.176ns (63.330%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.054     3.521    reg_unit/SW_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.645 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.457     4.102    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.226 r  reg_unit/A[3]_i_2/O
                         net (fo=1, routed)           0.665     4.891    reg_unit/A[3]_i_2_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124     5.015 r  reg_unit/A[3]_i_1/O
                         net (fo=1, routed)           0.000     5.015    reg_unit/A[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.831    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 1.839ns (37.394%)  route 3.079ns (62.606%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.054     3.521    reg_unit/SW_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.645 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.603     4.248    reg_unit/A[2]_i_2_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.372 r  reg_unit/A[4]_i_3/O
                         net (fo=3, routed)           0.422     4.794    reg_unit/A[4]_i_3_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.918 r  reg_unit/A[4]_i_1/O
                         net (fo=1, routed)           0.000     4.918    reg_unit/A[4]_i_1_n_0
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.832    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 1.978ns (42.110%)  route 2.719ns (57.890%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.267     3.734    u_control/SW_IBUF[1]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.156     3.890 r  u_control/A[1]_i_2/O
                         net (fo=1, routed)           0.452     4.342    u_control/A[1]_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I4_O)        0.355     4.697 r  u_control/A[1]_i_1/O
                         net (fo=1, routed)           0.000     4.697    reg_unit/D[1]
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.831    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.715ns (36.782%)  route 2.947ns (63.218%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.054     3.521    reg_unit/SW_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.645 r  reg_unit/A[2]_i_2/O
                         net (fo=4, routed)           0.893     4.538    reg_unit/A[2]_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.662 r  reg_unit/A[2]_i_1/O
                         net (fo=1, routed)           0.000     4.662    reg_unit/A[2]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.831    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[2]/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.456ns (32.219%)  route 3.064ns (67.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=32, routed)          3.064     4.521    button_sync[1]/Reset_Load_Clear_IBUF
    SLICE_X61Y90         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.506     4.835    button_sync[1]/CLK
    SLICE_X61Y90         FDRE                                         r  button_sync[1]/q_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            reg_unit/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.591ns (36.341%)  route 2.787ns (63.659%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.267     3.734    u_control/SW_IBUF[1]
    SLICE_X60Y84         LUT3 (Prop_lut3_I0_O)        0.124     3.858 r  u_control/B[1]_i_1/O
                         net (fo=1, routed)           0.520     4.378    reg_unit/B_reg[7]_2[1]
    SLICE_X60Y85         FDRE                                         r  reg_unit/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.832    reg_unit/CLK
    SLICE_X60Y85         FDRE                                         r  reg_unit/B_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_control/do_add_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/X_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.276ns (67.688%)  route 0.132ns (32.312%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_add_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_add_reg/Q
                         net (fo=4, routed)           0.132     0.363    u_control/do_add
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.408 r  u_control/X_i_1/O
                         net (fo=1, routed)           0.000     0.408    reg_unit/X_reg_0
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.858     1.971    reg_unit/CLK
    SLICE_X61Y87         FDRE                                         r  reg_unit/X_reg/C

Slack:                    inf
  Source:                 u_control/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.223ns (51.481%)  route 0.210ns (48.519%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         LDCE                         0.000     0.000 r  u_control/FSM_sequential_next_state_reg[1]/G
    SLICE_X60Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.210     0.388    u_control/next_state[1]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.433 r  u_control/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    u_control/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.974    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 u_control/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.223ns (51.010%)  route 0.214ns (48.990%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         LDCE                         0.000     0.000 r  u_control/FSM_sequential_next_state_reg[0]/G
    SLICE_X60Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.214     0.392    u_control/next_state[0]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.437 r  u_control/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.437    u_control/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.974    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 u_control/FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_control/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.224ns (49.855%)  route 0.225ns (50.145%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         LDCE                         0.000     0.000 r  u_control/FSM_sequential_next_state_reg[2]/G
    SLICE_X60Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_control/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.225     0.403    u_control/next_state[2]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.046     0.449 r  u_control/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.449    u_control/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.974    u_control/CLK
    SLICE_X61Y90         FDRE                                         r  u_control/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 u_control/do_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.534%)  route 0.300ns (56.466%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_reset_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_reset_reg/Q
                         net (fo=18, routed)          0.300     0.531    reg_unit/do_reset
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.856     1.970    reg_unit/CLK
    SLICE_X61Y86         FDRE                                         r  reg_unit/A_reg[4]/C

Slack:                    inf
  Source:                 u_control/do_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.534%)  route 0.300ns (56.466%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_reset_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_reset_reg/Q
                         net (fo=18, routed)          0.300     0.531    reg_unit/do_reset
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.856     1.970    reg_unit/CLK
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/C

Slack:                    inf
  Source:                 u_control/do_shift_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.276ns (49.435%)  route 0.282ns (50.565%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_shift_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_shift_reg/Q
                         net (fo=11, routed)          0.282     0.513    reg_unit/do_shift
    SLICE_X60Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.558 r  reg_unit/A[5]_i_1/O
                         net (fo=1, routed)           0.000     0.558    reg_unit/A[5]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.856     1.970    reg_unit/CLK
    SLICE_X60Y86         FDRE                                         r  reg_unit/A_reg[5]/C

Slack:                    inf
  Source:                 u_control/do_shift_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.276ns (48.043%)  route 0.298ns (51.957%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_shift_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_shift_reg/Q
                         net (fo=11, routed)          0.298     0.529    reg_unit/do_shift
    SLICE_X60Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.574 r  reg_unit/A[6]_i_1/O
                         net (fo=1, routed)           0.000     0.574    reg_unit/A[6]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.858     1.971    reg_unit/CLK
    SLICE_X60Y87         FDRE                                         r  reg_unit/A_reg[6]/C

Slack:                    inf
  Source:                 u_control/do_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.173%)  route 0.359ns (60.827%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_reset_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_reset_reg/Q
                         net (fo=18, routed)          0.359     0.590    reg_unit/do_reset
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X61Y84         FDRE                                         r  reg_unit/A_reg[0]/C

Slack:                    inf
  Source:                 u_control/do_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_unit/A_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.173%)  route 0.359ns (60.827%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         LDCE                         0.000     0.000 r  u_control/do_reset_reg/G
    SLICE_X61Y89         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  u_control/do_reset_reg/Q
                         net (fo=18, routed)          0.359     0.590    reg_unit/do_reset
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.855     1.969    reg_unit/CLK
    SLICE_X60Y84         FDRE                                         r  reg_unit/A_reg[1]/C





