{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658813823547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813823547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:03 2022 " "Processing started: Tue Jul 26 11:07:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813823547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813823547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Freq_div_4096 -c Freq_div_4096 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813823547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658813824055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658813824055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-df " "Found design unit 1: nand_3-df" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835713 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-df " "Found design unit 1: nand_2-df" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835716 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-struc " "Found design unit 1: D_latch-struc" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835720 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flipflop-struc " "Found design unit 1: D_flipflop-struc" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835725 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_flipflop-struc " "Found design unit 1: JK_flipflop-struc" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835730 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div_4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div_4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_div_4096-struc " "Found design unit 1: Freq_div_4096-struc" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_div_4096 " "Found entity 1: Freq_div_4096" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Bench-tb " "Found design unit 1: Test_Bench-tb" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_Bench " "Found entity 1: Test_Bench" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658813835732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813835732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Freq_div_4096 " "Elaborating entity \"Freq_div_4096\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658813835796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m1\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m2\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m3\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m4\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m5\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m6\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835799 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m7\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835801 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m8\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835801 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m9\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835801 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m10\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835801 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m11 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m11\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835801 "|Freq_div_4096"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flipflop JK_flipflop:CNTR1 " "Elaborating entity \"JK_flipflop\" for hierarchy \"JK_flipflop:CNTR1\"" {  } { { "Freq_div_4096.vhd" "CNTR1" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813835803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop JK_flipflop:CNTR1\|D_flipflop:JK_flipflop " "Elaborating entity \"D_flipflop\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\"" {  } { { "../JK_flipflop/JK_flipflop.vhd" "JK_flipflop" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813835806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 D_flipflop.vhd(12) " "Verilog HDL or VHDL warning at D_flipflop.vhd(12): object \"s1\" assigned a value but never read" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658813835806 "|Freq_div_4096|JK_flipflop:CNTR1|D_flipflop:JK_flipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0 " "Elaborating entity \"D_latch\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\"" {  } { { "../D_flipflop/D_flipflop.vhd" "D0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813835808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0 " "Elaborating entity \"nand_2\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0\"" {  } { { "../D_LATCH/D_latch.vhd" "nand0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813835810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_3 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3 " "Elaborating entity \"nand_3\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3\"" {  } { { "../D_LATCH/D_latch.vhd" "nand3" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813835815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658813836615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658813837116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658813837116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658813837188 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658813837188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658813837188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658813837188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813837218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:07:17 2022 " "Processing ended: Tue Jul 26 11:07:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813837218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813837218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813837218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658813837218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1658813838942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813838943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:18 2022 " "Processing started: Tue Jul 26 11:07:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813838943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658813838943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658813838943 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658813839180 ""}
{ "Info" "0" "" "Project  = Freq_div_4096" {  } {  } 0 0 "Project  = Freq_div_4096" 0 0 "Fitter" 0 0 1658813839182 ""}
{ "Info" "0" "" "Revision = Freq_div_4096" {  } {  } 0 0 "Revision = Freq_div_4096" 0 0 "Fitter" 0 0 1658813839182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1658813839284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1658813839285 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Freq_div_4096 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Freq_div_4096" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1658813839490 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1658813839529 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1658813839529 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658813839668 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1658813839678 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658813839834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658813839834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658813839834 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658813839834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658813839836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658813839836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658813839836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658813839836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658813839836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658813839836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658813839839 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1658813839998 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1658813840179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Freq_div_4096.sdc " "Synopsys Design Constraints File file not found: 'Freq_div_4096.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658813840180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658813840181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840184 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840184 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840184 ""} { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840184 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""} { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""} { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""} { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840185 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""} { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""} { "Warning" "WSTA_SCC_NODE" "CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""} { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""} { "Warning" "WSTA_SCC_NODE" "CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""} { "Warning" "WSTA_SCC_NODE" "CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840186 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840187 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datad " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datad " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813840187 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658813840187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658813840189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1658813840191 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658813840191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658813840516 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658813840516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658813840516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658813840521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1658813840522 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658813840522 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1658813840523 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1658813840523 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658813840523 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658813840525 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1658813840525 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658813840525 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658813840532 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1658813840537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1658813840951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658813841026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1658813841048 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1658813841738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658813841738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1658813842017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1658813842529 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1658813842529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1658813843054 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1658813843054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658813843058 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1658813843265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658813843278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658813843438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658813843438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658813843703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658813844315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/output_files/Freq_div_4096.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/output_files/Freq_div_4096.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1658813844541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5488 " "Peak virtual memory: 5488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813844885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:07:24 2022 " "Processing ended: Tue Jul 26 11:07:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813844885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813844885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813844885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658813844885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1658813846235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813846236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:26 2022 " "Processing started: Tue Jul 26 11:07:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813846236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1658813846236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1658813846236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1658813846806 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1658813847085 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1658813847116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813847339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:07:27 2022 " "Processing ended: Tue Jul 26 11:07:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813847339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813847339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813847339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1658813847339 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1658813847985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1658813848660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813848661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:28 2022 " "Processing started: Tue Jul 26 11:07:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813848661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1658813848661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Freq_div_4096 -c Freq_div_4096 " "Command: quartus_sta Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1658813848661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1658813848873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1658813849144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1658813849144 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1658813849229 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1658813849229 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1658813849422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Freq_div_4096.sdc " "Synopsys Design Constraints File file not found: 'Freq_div_4096.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1658813849445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813849445 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " "create_clock -period 1.000 -name JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1658813849447 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658813849447 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""} { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR2\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""} { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR3\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849449 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR4\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR5\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR6\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR7\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR8\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR9\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""} { "Warning" "WSTA_SCC_NODE" "CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR11\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849450 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR10\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849451 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datad " "Node \"CNTR12\|JK_flipflop\|D1\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""} { "Warning" "WSTA_SCC_NODE" "CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datad " "Node \"CNTR12\|JK_flipflop\|D0\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658813849451 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658813849451 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1658813849453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658813849454 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1658813849455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1658813849472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658813849526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658813849526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.764 " "Worst-case setup slack is -2.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764              -2.764 clk  " "   -2.764              -2.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485              -1.485 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.485              -1.485 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -1.310 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.310              -1.310 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.238 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.238              -1.238 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161              -1.161 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.161              -1.161 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067              -1.067 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.067              -1.067 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -0.969 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.969              -0.969 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -0.931 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.931              -0.931 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -0.857 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.857              -0.857 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -0.843 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.843              -0.843 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812              -0.812 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.812              -0.812 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813849530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.034               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.186               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.242               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.257               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.261               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.277               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.342               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.389               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.555               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.556               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 clk  " "    1.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813849539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813849545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813849549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.458               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.460               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.461               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.469               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.471               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.473               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.473               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.475               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.478               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.479               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813849553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813849553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658813849682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1658813849713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1658813850070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658813850102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658813850120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658813850120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.433 " "Worst-case setup slack is -2.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433              -2.433 clk  " "   -2.433              -2.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308              -1.308 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.308              -1.308 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -1.136 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.136              -1.136 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -1.032 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -1.032              -1.032 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994              -0.994 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.994              -0.994 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -0.890 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.890              -0.890 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785              -0.785 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.785              -0.785 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -0.759 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.759              -0.759 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -0.701 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.701              -0.701 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -0.699 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.699              -0.699 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.665              -0.665 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.025               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.168               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.206               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.219               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.232               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.236               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.310               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.351               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.501               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.501               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 clk  " "    0.985               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813850145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813850150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.463               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.465               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.465               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.486               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.486               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.490               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.491               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.493               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.494               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.495               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850154 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658813850317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1658813850423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1658813850427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1658813850427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.121 " "Worst-case setup slack is -1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -1.121 clk  " "   -1.121              -1.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647              -0.647 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.647              -0.647 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -0.526 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.526              -0.526 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.502 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.502              -0.502 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -0.434 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.434              -0.434 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -0.390 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.390              -0.390 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.304 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.304              -0.304 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -0.267 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.267              -0.267 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.255 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.255              -0.255 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -0.238 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.238              -0.238 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "   -0.144              -0.144 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.020               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.100               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.130               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.137               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.138               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.151               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.178               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.203               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.294               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.297               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813850452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658813850461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clk  " "   -3.000              -3.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.464               0.000 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.464               0.000 JK_flipflop:CNTR3\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.466               0.000 JK_flipflop:CNTR9\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.467               0.000 JK_flipflop:CNTR5\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.470               0.000 JK_flipflop:CNTR7\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.471               0.000 JK_flipflop:CNTR4\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.472               0.000 JK_flipflop:CNTR10\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.473               0.000 JK_flipflop:CNTR2\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.474               0.000 JK_flipflop:CNTR6\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1  " "    0.474               0.000 JK_flipflop:CNTR8\|D_flipflop:JK_flipflop\|D_latch:D1\|nand_3:nand3\|F~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1658813850468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1658813850468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658813851120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658813851120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813851222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:07:31 2022 " "Processing ended: Tue Jul 26 11:07:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813851222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813851222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813851222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1658813851222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1658813852557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813852558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:32 2022 " "Processing started: Tue Jul 26 11:07:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813852558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1658813852558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1658813852558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1658813853172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Freq_div_4096.vho C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/ simulation " "Generated file Freq_div_4096.vho in folder \"C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1658813853258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813853304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:07:33 2022 " "Processing ended: Tue Jul 26 11:07:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813853304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813853304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813853304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1658813853304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1658813854602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658813854602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:07:34 2022 " "Processing started: Tue Jul 26 11:07:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658813854602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1658813854602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Freq_div_4096 Freq_div_4096 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Freq_div_4096 Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1658813854602 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Freq_div_4096 Freq_div_4096 " "Quartus(args): --block_on_gui Freq_div_4096 Freq_div_4096" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1658813854602 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1658813854865 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1658813855012 ""}
{ "Warning" "0" "" "Warning: File Freq_div_4096_run_msim_gate_vhdl.do already exists - backing up current file as Freq_div_4096_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Freq_div_4096_run_msim_gate_vhdl.do already exists - backing up current file as Freq_div_4096_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1658813855143 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/Freq_div_4096_run_msim_gate_vhdl.do" {  } { { "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/Freq_div_4096_run_msim_gate_vhdl.do" "0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/Freq_div_4096_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/simulation/modelsim/Freq_div_4096_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1658813855157 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1658813925393 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Freq_div_4096_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Freq_div_4096_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1658813925394 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{Freq_div_4096.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Freq_div_4096.vho\}" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 11:07:46 on Jul 26,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 11:07:46 on Jul 26,2022" 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Freq_div_4096.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Freq_div_4096.vho " 0 0 "Shell" 0 0 1658813925395 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity hard_block" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" 0 0 "Shell" 0 0 1658813925396 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity Freq_div_4096" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity Freq_div_4096" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of Freq_div_4096" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of Freq_div_4096" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 11:07:47 on Jul 26,2022, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 11:07:47 on Jul 26,2022, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd\}" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 11:07:47 on Jul 26,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 11:07:47 on Jul 26,2022" 0 0 "Shell" 0 0 1658813925397 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd " 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity Test_Bench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity Test_Bench" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture tb of Test_Bench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture tb of Test_Bench" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1658813925398 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading entity Freq_div_4096" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading entity Freq_div_4096" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 11:07:47 on Jul 26,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 11:07:47 on Jul 26,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\"  Test_Bench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\"  Test_Bench" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"\"+acc\"\" Test_Bench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"\"+acc\"\" Test_Bench " 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 11:07:47 on Jul 26,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 11:07:47 on Jul 26,2022" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1658813925399 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.test_bench(tb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.test_bench(tb)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.freq_div_4096(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.freq_div_4096(structure)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block(structure)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1658813925400 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: HP  Hostname: LAPTOP-K8S5A5CM  ProcessID: 34212" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: HP  Hostname: LAPTOP-K8S5A5CM  ProcessID: 34212" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftm86qr1\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftm86qr1\"." 0 0 "Shell" 0 0 1658813925401 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftm86qr1" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftm86qr1" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1658813925401 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1658813925402 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1658813925402 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 11:08:43 on Jul 26,2022, Elapsed time: 0:00:56" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 11:08:43 on Jul 26,2022, Elapsed time: 0:00:56" 0 0 "Shell" 0 0 1658813925402 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 2" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 2" 0 0 "Shell" 0 0 1658813925402 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1658813925518 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096_nativelink_simulation.rpt" {  } { { "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096_nativelink_simulation.rpt" "0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1658813925518 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1658813925520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658813925521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:08:45 2022 " "Processing ended: Tue Jul 26 11:08:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658813925521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658813925521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658813925521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1658813925521 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1658813928114 ""}
