

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [userdma.cpp:100]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len = alloca i32 1"   --->   Operation 7 'alloca' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 8 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness"   --->   Operation 9 'read' 'endianness_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln100"   --->   Operation 10 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count_1"   --->   Operation 11 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count"   --->   Operation 12 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i62 %sext_ln100_read"   --->   Operation 13 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_5, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %count_read, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln100 = store i5 0, i5 %i" [userdma.cpp:100]   --->   Operation 17 'store' 'store_ln100' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [userdma.cpp:100]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %i_1" [userdma.cpp:100]   --->   Operation 20 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln100 = icmp_slt  i32 %zext_ln100, i32 %count_1_read" [userdma.cpp:100]   --->   Operation 21 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln100 = add i5 %i_1, i5 1" [userdma.cpp:100]   --->   Operation 22 'add' 'add_ln100' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %do.cond.loopexit.exitStub, void %for.body.split_ifconv" [userdma.cpp:100]   --->   Operation 23 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %zext_ln100, i32 %sub_read" [userdma.cpp:108]   --->   Operation 24 'icmp' 'icmp_ln108_1' <Predicate = (icmp_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln100 = store i5 %add_ln100, i5 %i" [userdma.cpp:100]   --->   Operation 25 'store' 'store_ln100' <Predicate = (icmp_ln100)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln100_cast" [userdma.cpp:100]   --->   Operation 26 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%temp = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [userdma.cpp:103]   --->   Operation 27 'read' 'temp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 24, i32 31" [userdma.cpp:104]   --->   Operation 28 'partselect' 'tmp1' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 16, i32 23" [userdma.cpp:104]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 8, i32 15" [userdma.cpp:104]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %temp" [userdma.cpp:104]   --->   Operation 31 'trunc' 'trunc_ln104' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load = load i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len" [userdma.cpp:114]   --->   Operation 32 'load' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [userdma.cpp:101]   --->   Operation 33 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [userdma.cpp:100]   --->   Operation 34 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_val_data_filed = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln104, i8 %tmp_1, i8 %tmp_s, i8 %tmp1" [userdma.cpp:104]   --->   Operation 35 'bitconcatenate' 'out_val_data_filed' <Predicate = (endianness_read)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%out_val_data_filed_1 = select i1 %endianness_read, i32 %out_val_data_filed, i32 %temp" [userdma.cpp:81]   --->   Operation 36 'select' 'out_val_data_filed_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_slt  i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load, i32 17" [userdma.cpp:108]   --->   Operation 37 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%out_val_last = and i1 %icmp_ln108, i1 %icmp_ln108_1" [userdma.cpp:108]   --->   Operation 38 'and' 'out_val_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %out_val_last, i32 %out_val_data_filed_1" [userdma.cpp:113]   --->   Operation 39 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.56ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %outbuf, i33 %p_0" [userdma.cpp:113]   --->   Operation 40 'write' 'write_ln113' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load, i32 4294967295" [userdma.cpp:114]   --->   Operation 41 'add' 'add_ln114' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln114 = store i32 %add_ln114, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len" [userdma.cpp:114]   --->   Operation 42 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body" [userdma.cpp:100]   --->   Operation 43 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ endianness]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                          (alloca        ) [ 0100]
paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len      (alloca        ) [ 0111]
sub_read                                                                   (read          ) [ 0000]
endianness_read                                                            (read          ) [ 0111]
sext_ln100_read                                                            (read          ) [ 0000]
count_1_read                                                               (read          ) [ 0000]
count_read                                                                 (read          ) [ 0000]
sext_ln100_cast                                                            (sext          ) [ 0110]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
store_ln0                                                                  (store         ) [ 0000]
store_ln100                                                                (store         ) [ 0000]
br_ln0                                                                     (br            ) [ 0000]
i_1                                                                        (load          ) [ 0000]
zext_ln100                                                                 (zext          ) [ 0000]
icmp_ln100                                                                 (icmp          ) [ 0110]
add_ln100                                                                  (add           ) [ 0000]
br_ln100                                                                   (br            ) [ 0000]
icmp_ln108_1                                                               (icmp          ) [ 0111]
store_ln100                                                                (store         ) [ 0000]
gmem1_addr                                                                 (getelementptr ) [ 0000]
temp                                                                       (read          ) [ 0101]
tmp1                                                                       (partselect    ) [ 0101]
tmp_s                                                                      (partselect    ) [ 0101]
tmp_1                                                                      (partselect    ) [ 0101]
trunc_ln104                                                                (trunc         ) [ 0101]
paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load (load          ) [ 0000]
specpipeline_ln101                                                         (specpipeline  ) [ 0000]
specloopname_ln100                                                         (specloopname  ) [ 0000]
out_val_data_filed                                                         (bitconcatenate) [ 0000]
out_val_data_filed_1                                                       (select        ) [ 0000]
icmp_ln108                                                                 (icmp          ) [ 0000]
out_val_last                                                               (and           ) [ 0000]
p_0                                                                        (bitconcatenate) [ 0000]
write_ln113                                                                (write         ) [ 0000]
add_ln114                                                                  (add           ) [ 0000]
store_ln114                                                                (store         ) [ 0000]
br_ln100                                                                   (br            ) [ 0000]
ret_ln0                                                                    (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="count">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln100">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="endianness">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endianness"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sub_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="endianness_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="endianness_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln100_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="62" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln100_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="count_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="count_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="temp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln113_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="33" slack="0"/>
<pin id="124" dir="0" index="2" bw="33" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln100_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="62" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln100_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln100_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln100_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln100_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln108_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln100_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem1_addr_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="62" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln104_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="out_val_data_filed_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="1"/>
<pin id="218" dir="0" index="2" bw="8" slack="1"/>
<pin id="219" dir="0" index="3" bw="8" slack="1"/>
<pin id="220" dir="0" index="4" bw="8" slack="1"/>
<pin id="221" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_val_data_filed/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="out_val_data_filed_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_val_data_filed_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln108_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="out_val_last_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="2"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_val_last/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_0_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="33" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln114_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln114_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="267" class="1005" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len "/>
</bind>
</comp>

<comp id="274" class="1005" name="endianness_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="endianness_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="sext_ln100_cast_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_cast "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln100_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln108_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln108_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_s_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="trunc_ln104_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="98" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="110" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="104" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="142" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="145" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="155" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="172" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="116" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="116" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="116" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="116" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="228"><net_src comp="215" pin="5"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="212" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="223" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="253"><net_src comp="212" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="78" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="270"><net_src comp="82" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="277"><net_src comp="92" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="282"><net_src comp="128" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="287"><net_src comp="149" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="161" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="296"><net_src comp="116" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="301"><net_src comp="178" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="306"><net_src comp="188" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="311"><net_src comp="198" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="316"><net_src comp="208" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="215" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {3 }
 - Input state : 
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : count | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : count_1 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : gmem1 | {2 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : sext_ln100 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : endianness | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 : sub | {1 }
  - Chain level:
	State 1
		store_ln100 : 1
		i_1 : 1
		zext_ln100 : 2
		icmp_ln100 : 3
		add_ln100 : 2
		br_ln100 : 4
		icmp_ln108_1 : 3
		store_ln100 : 3
	State 2
		temp : 1
		tmp1 : 1
		tmp_s : 1
		tmp_1 : 1
		trunc_ln104 : 1
	State 3
		out_val_data_filed_1 : 1
		icmp_ln108 : 1
		out_val_last : 2
		p_0 : 2
		write_ln113 : 3
		add_ln114 : 1
		store_ln114 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln100_fu_149      |    0    |    39   |
|   icmp   |     icmp_ln108_1_fu_161     |    0    |    39   |
|          |      icmp_ln108_fu_229      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln100_fu_155      |    0    |    13   |
|          |       add_ln114_fu_249      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  | out_val_data_filed_1_fu_223 |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    and   |     out_val_last_fu_235     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |     sub_read_read_fu_86     |    0    |    0    |
|          |  endianness_read_read_fu_92 |    0    |    0    |
|   read   |  sext_ln100_read_read_fu_98 |    0    |    0    |
|          |   count_1_read_read_fu_104  |    0    |    0    |
|          |    count_read_read_fu_110   |    0    |    0    |
|          |       temp_read_fu_116      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln113_write_fu_121  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln100_cast_fu_128   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln100_fu_145      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp1_fu_178         |    0    |    0    |
|partselect|         tmp_s_fu_188        |    0    |    0    |
|          |         tmp_1_fu_198        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln104_fu_208     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|  out_val_data_filed_fu_215  |    0    |    0    |
|          |          p_0_fu_240         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   203   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------+--------+
|                                                                             |   FF   |
+-----------------------------------------------------------------------------+--------+
|                           endianness_read_reg_274                           |    1   |
|                                  i_reg_260                                  |    5   |
|                              icmp_ln100_reg_284                             |    1   |
|                             icmp_ln108_1_reg_288                            |    1   |
|paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_reg_267|   32   |
|                           sext_ln100_cast_reg_279                           |   64   |
|                                 temp_reg_293                                |   32   |
|                                 tmp1_reg_298                                |    8   |
|                                tmp_1_reg_308                                |    8   |
|                                tmp_s_reg_303                                |    8   |
|                             trunc_ln104_reg_313                             |    8   |
+-----------------------------------------------------------------------------+--------+
|                                    Total                                    |   168  |
+-----------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   203  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   168  |    -   |
+-----------+--------+--------+
|   Total   |   168  |   203  |
+-----------+--------+--------+
