/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set SS__0__MASK, 0x04
.set SS__0__PC, CYREG_IO_PC_PRT15_PC2
.set SS__0__PORT, 15
.set SS__0__SHIFT, 2
.set SS__AG, CYREG_PRT15_AG
.set SS__AMUX, CYREG_PRT15_AMUX
.set SS__BIE, CYREG_PRT15_BIE
.set SS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS__BYP, CYREG_PRT15_BYP
.set SS__CTL, CYREG_PRT15_CTL
.set SS__DM0, CYREG_PRT15_DM0
.set SS__DM1, CYREG_PRT15_DM1
.set SS__DM2, CYREG_PRT15_DM2
.set SS__DR, CYREG_PRT15_DR
.set SS__INP_DIS, CYREG_PRT15_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT15_LCD_EN
.set SS__MASK, 0x04
.set SS__PORT, 15
.set SS__PRT, CYREG_PRT15_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS__PS, CYREG_PRT15_PS
.set SS__SHIFT, 2
.set SS__SLW, CYREG_PRT15_SLW
.set SS_1__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SS_1__0__MASK, 0x08
.set SS_1__0__PC, CYREG_PRT3_PC3
.set SS_1__0__PORT, 3
.set SS_1__0__SHIFT, 3
.set SS_1__AG, CYREG_PRT3_AG
.set SS_1__AMUX, CYREG_PRT3_AMUX
.set SS_1__BIE, CYREG_PRT3_BIE
.set SS_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS_1__BYP, CYREG_PRT3_BYP
.set SS_1__CTL, CYREG_PRT3_CTL
.set SS_1__DM0, CYREG_PRT3_DM0
.set SS_1__DM1, CYREG_PRT3_DM1
.set SS_1__DM2, CYREG_PRT3_DM2
.set SS_1__DR, CYREG_PRT3_DR
.set SS_1__INP_DIS, CYREG_PRT3_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT3_LCD_EN
.set SS_1__MASK, 0x08
.set SS_1__PORT, 3
.set SS_1__PRT, CYREG_PRT3_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS_1__PS, CYREG_PRT3_PS
.set SS_1__SHIFT, 3
.set SS_1__SLW, CYREG_PRT3_SLW

/* miso */
.set miso__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set miso__0__MASK, 0x20
.set miso__0__PC, CYREG_IO_PC_PRT15_PC5
.set miso__0__PORT, 15
.set miso__0__SHIFT, 5
.set miso__AG, CYREG_PRT15_AG
.set miso__AMUX, CYREG_PRT15_AMUX
.set miso__BIE, CYREG_PRT15_BIE
.set miso__BIT_MASK, CYREG_PRT15_BIT_MASK
.set miso__BYP, CYREG_PRT15_BYP
.set miso__CTL, CYREG_PRT15_CTL
.set miso__DM0, CYREG_PRT15_DM0
.set miso__DM1, CYREG_PRT15_DM1
.set miso__DM2, CYREG_PRT15_DM2
.set miso__DR, CYREG_PRT15_DR
.set miso__INP_DIS, CYREG_PRT15_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set miso__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT15_LCD_EN
.set miso__MASK, 0x20
.set miso__PORT, 15
.set miso__PRT, CYREG_PRT15_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set miso__PS, CYREG_PRT15_PS
.set miso__SHIFT, 5
.set miso__SLW, CYREG_PRT15_SLW
.set miso_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set miso_1__0__MASK, 0x01
.set miso_1__0__PC, CYREG_PRT3_PC0
.set miso_1__0__PORT, 3
.set miso_1__0__SHIFT, 0
.set miso_1__AG, CYREG_PRT3_AG
.set miso_1__AMUX, CYREG_PRT3_AMUX
.set miso_1__BIE, CYREG_PRT3_BIE
.set miso_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set miso_1__BYP, CYREG_PRT3_BYP
.set miso_1__CTL, CYREG_PRT3_CTL
.set miso_1__DM0, CYREG_PRT3_DM0
.set miso_1__DM1, CYREG_PRT3_DM1
.set miso_1__DM2, CYREG_PRT3_DM2
.set miso_1__DR, CYREG_PRT3_DR
.set miso_1__INP_DIS, CYREG_PRT3_INP_DIS
.set miso_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set miso_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set miso_1__LCD_EN, CYREG_PRT3_LCD_EN
.set miso_1__MASK, 0x01
.set miso_1__PORT, 3
.set miso_1__PRT, CYREG_PRT3_PRT
.set miso_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set miso_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set miso_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set miso_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set miso_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set miso_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set miso_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set miso_1__PS, CYREG_PRT3_PS
.set miso_1__SHIFT, 0
.set miso_1__SLW, CYREG_PRT3_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set mosi__0__MASK, 0x20
.set mosi__0__PC, CYREG_PRT0_PC5
.set mosi__0__PORT, 0
.set mosi__0__SHIFT, 5
.set mosi__AG, CYREG_PRT0_AG
.set mosi__AMUX, CYREG_PRT0_AMUX
.set mosi__BIE, CYREG_PRT0_BIE
.set mosi__BIT_MASK, CYREG_PRT0_BIT_MASK
.set mosi__BYP, CYREG_PRT0_BYP
.set mosi__CTL, CYREG_PRT0_CTL
.set mosi__DM0, CYREG_PRT0_DM0
.set mosi__DM1, CYREG_PRT0_DM1
.set mosi__DM2, CYREG_PRT0_DM2
.set mosi__DR, CYREG_PRT0_DR
.set mosi__INP_DIS, CYREG_PRT0_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT0_LCD_EN
.set mosi__MASK, 0x20
.set mosi__PORT, 0
.set mosi__PRT, CYREG_PRT0_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set mosi__PS, CYREG_PRT0_PS
.set mosi__SHIFT, 5
.set mosi__SLW, CYREG_PRT0_SLW
.set mosi_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set mosi_1__0__MASK, 0x02
.set mosi_1__0__PC, CYREG_PRT3_PC1
.set mosi_1__0__PORT, 3
.set mosi_1__0__SHIFT, 1
.set mosi_1__AG, CYREG_PRT3_AG
.set mosi_1__AMUX, CYREG_PRT3_AMUX
.set mosi_1__BIE, CYREG_PRT3_BIE
.set mosi_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mosi_1__BYP, CYREG_PRT3_BYP
.set mosi_1__CTL, CYREG_PRT3_CTL
.set mosi_1__DM0, CYREG_PRT3_DM0
.set mosi_1__DM1, CYREG_PRT3_DM1
.set mosi_1__DM2, CYREG_PRT3_DM2
.set mosi_1__DR, CYREG_PRT3_DR
.set mosi_1__INP_DIS, CYREG_PRT3_INP_DIS
.set mosi_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mosi_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mosi_1__LCD_EN, CYREG_PRT3_LCD_EN
.set mosi_1__MASK, 0x02
.set mosi_1__PORT, 3
.set mosi_1__PRT, CYREG_PRT3_PRT
.set mosi_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mosi_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mosi_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mosi_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mosi_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mosi_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mosi_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mosi_1__PS, CYREG_PRT3_PS
.set mosi_1__SHIFT, 1
.set mosi_1__SLW, CYREG_PRT3_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set sclk__0__MASK, 0x40
.set sclk__0__PC, CYREG_PRT0_PC6
.set sclk__0__PORT, 0
.set sclk__0__SHIFT, 6
.set sclk__AG, CYREG_PRT0_AG
.set sclk__AMUX, CYREG_PRT0_AMUX
.set sclk__BIE, CYREG_PRT0_BIE
.set sclk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set sclk__BYP, CYREG_PRT0_BYP
.set sclk__CTL, CYREG_PRT0_CTL
.set sclk__DM0, CYREG_PRT0_DM0
.set sclk__DM1, CYREG_PRT0_DM1
.set sclk__DM2, CYREG_PRT0_DM2
.set sclk__DR, CYREG_PRT0_DR
.set sclk__INP_DIS, CYREG_PRT0_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT0_LCD_EN
.set sclk__MASK, 0x40
.set sclk__PORT, 0
.set sclk__PRT, CYREG_PRT0_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set sclk__PS, CYREG_PRT0_PS
.set sclk__SHIFT, 6
.set sclk__SLW, CYREG_PRT0_SLW
.set sclk_1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set sclk_1__0__MASK, 0x04
.set sclk_1__0__PC, CYREG_PRT3_PC2
.set sclk_1__0__PORT, 3
.set sclk_1__0__SHIFT, 2
.set sclk_1__AG, CYREG_PRT3_AG
.set sclk_1__AMUX, CYREG_PRT3_AMUX
.set sclk_1__BIE, CYREG_PRT3_BIE
.set sclk_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set sclk_1__BYP, CYREG_PRT3_BYP
.set sclk_1__CTL, CYREG_PRT3_CTL
.set sclk_1__DM0, CYREG_PRT3_DM0
.set sclk_1__DM1, CYREG_PRT3_DM1
.set sclk_1__DM2, CYREG_PRT3_DM2
.set sclk_1__DR, CYREG_PRT3_DR
.set sclk_1__INP_DIS, CYREG_PRT3_INP_DIS
.set sclk_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set sclk_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set sclk_1__LCD_EN, CYREG_PRT3_LCD_EN
.set sclk_1__MASK, 0x04
.set sclk_1__PORT, 3
.set sclk_1__PRT, CYREG_PRT3_PRT
.set sclk_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set sclk_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set sclk_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set sclk_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set sclk_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set sclk_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set sclk_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set sclk_1__PS, CYREG_PRT3_PS
.set sclk_1__SHIFT, 2
.set sclk_1__SLW, CYREG_PRT3_SLW

/* PGA_1 */
.set PGA_1_SC__BST, CYREG_SC1_BST
.set PGA_1_SC__CLK, CYREG_SC1_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x02
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x02
.set PGA_1_SC__CR0, CYREG_SC1_CR0
.set PGA_1_SC__CR1, CYREG_SC1_CR1
.set PGA_1_SC__CR2, CYREG_SC1_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x02
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x02
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x02
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x02
.set PGA_1_SC__SW0, CYREG_SC1_SW0
.set PGA_1_SC__SW10, CYREG_SC1_SW10
.set PGA_1_SC__SW2, CYREG_SC1_SW2
.set PGA_1_SC__SW3, CYREG_SC1_SW3
.set PGA_1_SC__SW4, CYREG_SC1_SW4
.set PGA_1_SC__SW6, CYREG_SC1_SW6
.set PGA_1_SC__SW7, CYREG_SC1_SW7
.set PGA_1_SC__SW8, CYREG_SC1_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x02

/* Pin_LE */
.set Pin_LE__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_LE__0__MASK, 0x80
.set Pin_LE__0__PC, CYREG_PRT0_PC7
.set Pin_LE__0__PORT, 0
.set Pin_LE__0__SHIFT, 7
.set Pin_LE__AG, CYREG_PRT0_AG
.set Pin_LE__AMUX, CYREG_PRT0_AMUX
.set Pin_LE__BIE, CYREG_PRT0_BIE
.set Pin_LE__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_LE__BYP, CYREG_PRT0_BYP
.set Pin_LE__CTL, CYREG_PRT0_CTL
.set Pin_LE__DM0, CYREG_PRT0_DM0
.set Pin_LE__DM1, CYREG_PRT0_DM1
.set Pin_LE__DM2, CYREG_PRT0_DM2
.set Pin_LE__DR, CYREG_PRT0_DR
.set Pin_LE__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_LE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_LE__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_LE__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_LE__MASK, 0x80
.set Pin_LE__PORT, 0
.set Pin_LE__PRT, CYREG_PRT0_PRT
.set Pin_LE__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_LE__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_LE__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_LE__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_LE__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_LE__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_LE__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_LE__PS, CYREG_PRT0_PS
.set Pin_LE__SHIFT, 7
.set Pin_LE__SLW, CYREG_PRT0_SLW

/* Pin_OE */
.set Pin_OE__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pin_OE__0__MASK, 0x08
.set Pin_OE__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pin_OE__0__PORT, 15
.set Pin_OE__0__SHIFT, 3
.set Pin_OE__AG, CYREG_PRT15_AG
.set Pin_OE__AMUX, CYREG_PRT15_AMUX
.set Pin_OE__BIE, CYREG_PRT15_BIE
.set Pin_OE__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_OE__BYP, CYREG_PRT15_BYP
.set Pin_OE__CTL, CYREG_PRT15_CTL
.set Pin_OE__DM0, CYREG_PRT15_DM0
.set Pin_OE__DM1, CYREG_PRT15_DM1
.set Pin_OE__DM2, CYREG_PRT15_DM2
.set Pin_OE__DR, CYREG_PRT15_DR
.set Pin_OE__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_OE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_OE__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_OE__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_OE__MASK, 0x08
.set Pin_OE__PORT, 15
.set Pin_OE__PRT, CYREG_PRT15_PRT
.set Pin_OE__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_OE__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_OE__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_OE__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_OE__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_OE__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_OE__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_OE__PS, CYREG_PRT15_PS
.set Pin_OE__SHIFT, 3
.set Pin_OE__SLW, CYREG_PRT15_SLW

/* UART_1 */
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* pga_in */
.set pga_in__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set pga_in__0__MASK, 0x40
.set pga_in__0__PC, CYREG_PRT1_PC6
.set pga_in__0__PORT, 1
.set pga_in__0__SHIFT, 6
.set pga_in__AG, CYREG_PRT1_AG
.set pga_in__AMUX, CYREG_PRT1_AMUX
.set pga_in__BIE, CYREG_PRT1_BIE
.set pga_in__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pga_in__BYP, CYREG_PRT1_BYP
.set pga_in__CTL, CYREG_PRT1_CTL
.set pga_in__DM0, CYREG_PRT1_DM0
.set pga_in__DM1, CYREG_PRT1_DM1
.set pga_in__DM2, CYREG_PRT1_DM2
.set pga_in__DR, CYREG_PRT1_DR
.set pga_in__INP_DIS, CYREG_PRT1_INP_DIS
.set pga_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pga_in__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pga_in__LCD_EN, CYREG_PRT1_LCD_EN
.set pga_in__MASK, 0x40
.set pga_in__PORT, 1
.set pga_in__PRT, CYREG_PRT1_PRT
.set pga_in__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pga_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pga_in__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pga_in__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pga_in__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pga_in__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pga_in__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pga_in__PS, CYREG_PRT1_PS
.set pga_in__SHIFT, 6
.set pga_in__SLW, CYREG_PRT1_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* DVDAC_1 */
.set DVDAC_1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DVDAC_1_DMA__DRQ_NUMBER, 0
.set DVDAC_1_DMA__NUMBEROF_TDS, 0
.set DVDAC_1_DMA__PRIORITY, 2
.set DVDAC_1_DMA__TERMIN_EN, 0
.set DVDAC_1_DMA__TERMIN_SEL, 0
.set DVDAC_1_DMA__TERMOUT0_EN, 0
.set DVDAC_1_DMA__TERMOUT0_SEL, 0
.set DVDAC_1_DMA__TERMOUT1_EN, 0
.set DVDAC_1_DMA__TERMOUT1_SEL, 0
.set DVDAC_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set DVDAC_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set DVDAC_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set DVDAC_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DVDAC_1_IntClock__INDEX, 0x02
.set DVDAC_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DVDAC_1_IntClock__PM_ACT_MSK, 0x04
.set DVDAC_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DVDAC_1_IntClock__PM_STBY_MSK, 0x04
.set DVDAC_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set DVDAC_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set DVDAC_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set DVDAC_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DVDAC_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set DVDAC_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DVDAC_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set DVDAC_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set DVDAC_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set DVDAC_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set DVDAC_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set DVDAC_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set DVDAC_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set DVDAC_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set DVDAC_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set DVDAC_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set DVDAC_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set DVDAC_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set DVDAC_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set DVDAC_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set DVDAC_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set DVDAC_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* Pin_Led */
.set Pin_Led__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_Led__0__MASK, 0x02
.set Pin_Led__0__PC, CYREG_PRT2_PC1
.set Pin_Led__0__PORT, 2
.set Pin_Led__0__SHIFT, 1
.set Pin_Led__AG, CYREG_PRT2_AG
.set Pin_Led__AMUX, CYREG_PRT2_AMUX
.set Pin_Led__BIE, CYREG_PRT2_BIE
.set Pin_Led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Led__BYP, CYREG_PRT2_BYP
.set Pin_Led__CTL, CYREG_PRT2_CTL
.set Pin_Led__DM0, CYREG_PRT2_DM0
.set Pin_Led__DM1, CYREG_PRT2_DM1
.set Pin_Led__DM2, CYREG_PRT2_DM2
.set Pin_Led__DR, CYREG_PRT2_DR
.set Pin_Led__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Led__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Led__MASK, 0x02
.set Pin_Led__PORT, 2
.set Pin_Led__PRT, CYREG_PRT2_PRT
.set Pin_Led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Led__PS, CYREG_PRT2_PS
.set Pin_Led__SHIFT, 1
.set Pin_Led__SLW, CYREG_PRT2_SLW

/* Pin_dac */
.set Pin_dac__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_dac__0__MASK, 0x01
.set Pin_dac__0__PC, CYREG_PRT0_PC0
.set Pin_dac__0__PORT, 0
.set Pin_dac__0__SHIFT, 0
.set Pin_dac__AG, CYREG_PRT0_AG
.set Pin_dac__AMUX, CYREG_PRT0_AMUX
.set Pin_dac__BIE, CYREG_PRT0_BIE
.set Pin_dac__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_dac__BYP, CYREG_PRT0_BYP
.set Pin_dac__CTL, CYREG_PRT0_CTL
.set Pin_dac__DM0, CYREG_PRT0_DM0
.set Pin_dac__DM1, CYREG_PRT0_DM1
.set Pin_dac__DM2, CYREG_PRT0_DM2
.set Pin_dac__DR, CYREG_PRT0_DR
.set Pin_dac__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_dac__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_dac__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_dac__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_dac__MASK, 0x01
.set Pin_dac__PORT, 0
.set Pin_dac__PRT, CYREG_PRT0_PRT
.set Pin_dac__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_dac__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_dac__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_dac__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_dac__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_dac__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_dac__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_dac__PS, CYREG_PRT0_PS
.set Pin_dac__SHIFT, 0
.set Pin_dac__SLW, CYREG_PRT0_SLW

/* SPI_adc */
.set SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPI_adc_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPI_adc_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPI_adc_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPI_adc_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPI_adc_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPI_adc_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPI_adc_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPI_adc_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPI_adc_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPI_adc_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPI_adc_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPI_adc_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI_adc_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI_adc_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPI_adc_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPI_adc_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPI_adc_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI_adc_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI_adc_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPI_adc_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPI_adc_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPI_adc_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPI_adc_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPI_adc_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_adc_BSPIM_RxStsReg__4__POS, 4
.set SPI_adc_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_adc_BSPIM_RxStsReg__5__POS, 5
.set SPI_adc_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_adc_BSPIM_RxStsReg__6__POS, 6
.set SPI_adc_BSPIM_RxStsReg__MASK, 0x70
.set SPI_adc_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPI_adc_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPI_adc_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPI_adc_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPI_adc_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPI_adc_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB07_A0
.set SPI_adc_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB07_A1
.set SPI_adc_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPI_adc_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB07_D0
.set SPI_adc_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB07_D1
.set SPI_adc_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPI_adc_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPI_adc_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB07_F0
.set SPI_adc_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB07_F1
.set SPI_adc_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_adc_BSPIM_TxStsReg__0__POS, 0
.set SPI_adc_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_adc_BSPIM_TxStsReg__1__POS, 1
.set SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPI_adc_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPI_adc_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_adc_BSPIM_TxStsReg__2__POS, 2
.set SPI_adc_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_adc_BSPIM_TxStsReg__3__POS, 3
.set SPI_adc_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_adc_BSPIM_TxStsReg__4__POS, 4
.set SPI_adc_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_adc_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPI_adc_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPI_adc_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST

/* SPI_led */
.set SPI_led_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_led_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_led_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_led_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_led_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_led_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_led_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_led_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_led_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_led_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_led_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SPI_led_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_led_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set SPI_led_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_led_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_led_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPI_led_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set SPI_led_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_led_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_led_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_led_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set SPI_led_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPI_led_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPI_led_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_led_BSPIM_RxStsReg__4__POS, 4
.set SPI_led_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_led_BSPIM_RxStsReg__5__POS, 5
.set SPI_led_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_led_BSPIM_RxStsReg__6__POS, 6
.set SPI_led_BSPIM_RxStsReg__MASK, 0x70
.set SPI_led_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPI_led_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPI_led_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set SPI_led_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set SPI_led_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set SPI_led_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB05_A0
.set SPI_led_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB05_A1
.set SPI_led_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set SPI_led_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB05_D0
.set SPI_led_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB05_D1
.set SPI_led_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_led_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set SPI_led_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB05_F0
.set SPI_led_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB05_F1
.set SPI_led_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_led_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_led_BSPIM_TxStsReg__0__POS, 0
.set SPI_led_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_led_BSPIM_TxStsReg__1__POS, 1
.set SPI_led_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPI_led_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPI_led_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_led_BSPIM_TxStsReg__2__POS, 2
.set SPI_led_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_led_BSPIM_TxStsReg__3__POS, 3
.set SPI_led_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_led_BSPIM_TxStsReg__4__POS, 4
.set SPI_led_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_led_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPI_led_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPI_led_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* Uart_Rx */
.set Uart_Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Uart_Rx__0__MASK, 0x40
.set Uart_Rx__0__PC, CYREG_PRT12_PC6
.set Uart_Rx__0__PORT, 12
.set Uart_Rx__0__SHIFT, 6
.set Uart_Rx__AG, CYREG_PRT12_AG
.set Uart_Rx__BIE, CYREG_PRT12_BIE
.set Uart_Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Uart_Rx__BYP, CYREG_PRT12_BYP
.set Uart_Rx__DM0, CYREG_PRT12_DM0
.set Uart_Rx__DM1, CYREG_PRT12_DM1
.set Uart_Rx__DM2, CYREG_PRT12_DM2
.set Uart_Rx__DR, CYREG_PRT12_DR
.set Uart_Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Uart_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Uart_Rx__MASK, 0x40
.set Uart_Rx__PORT, 12
.set Uart_Rx__PRT, CYREG_PRT12_PRT
.set Uart_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Uart_Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Uart_Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Uart_Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Uart_Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Uart_Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Uart_Rx__PS, CYREG_PRT12_PS
.set Uart_Rx__SHIFT, 6
.set Uart_Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Uart_Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Uart_Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Uart_Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Uart_Rx__SLW, CYREG_PRT12_SLW

/* Uart_Tx */
.set Uart_Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Uart_Tx__0__MASK, 0x80
.set Uart_Tx__0__PC, CYREG_PRT12_PC7
.set Uart_Tx__0__PORT, 12
.set Uart_Tx__0__SHIFT, 7
.set Uart_Tx__AG, CYREG_PRT12_AG
.set Uart_Tx__BIE, CYREG_PRT12_BIE
.set Uart_Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Uart_Tx__BYP, CYREG_PRT12_BYP
.set Uart_Tx__DM0, CYREG_PRT12_DM0
.set Uart_Tx__DM1, CYREG_PRT12_DM1
.set Uart_Tx__DM2, CYREG_PRT12_DM2
.set Uart_Tx__DR, CYREG_PRT12_DR
.set Uart_Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Uart_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Uart_Tx__MASK, 0x80
.set Uart_Tx__PORT, 12
.set Uart_Tx__PRT, CYREG_PRT12_PRT
.set Uart_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Uart_Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Uart_Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Uart_Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Uart_Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Uart_Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Uart_Tx__PS, CYREG_PRT12_PS
.set Uart_Tx__SHIFT, 7
.set Uart_Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Uart_Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Uart_Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Uart_Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Uart_Tx__SLW, CYREG_PRT12_SLW

/* pga_out */
.set pga_out__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set pga_out__0__MASK, 0x80
.set pga_out__0__PC, CYREG_PRT1_PC7
.set pga_out__0__PORT, 1
.set pga_out__0__SHIFT, 7
.set pga_out__AG, CYREG_PRT1_AG
.set pga_out__AMUX, CYREG_PRT1_AMUX
.set pga_out__BIE, CYREG_PRT1_BIE
.set pga_out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pga_out__BYP, CYREG_PRT1_BYP
.set pga_out__CTL, CYREG_PRT1_CTL
.set pga_out__DM0, CYREG_PRT1_DM0
.set pga_out__DM1, CYREG_PRT1_DM1
.set pga_out__DM2, CYREG_PRT1_DM2
.set pga_out__DR, CYREG_PRT1_DR
.set pga_out__INP_DIS, CYREG_PRT1_INP_DIS
.set pga_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pga_out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pga_out__LCD_EN, CYREG_PRT1_LCD_EN
.set pga_out__MASK, 0x80
.set pga_out__PORT, 1
.set pga_out__PRT, CYREG_PRT1_PRT
.set pga_out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pga_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pga_out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pga_out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pga_out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pga_out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pga_out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pga_out__PS, CYREG_PRT1_PS
.set pga_out__SHIFT, 7
.set pga_out__SLW, CYREG_PRT1_SLW

/* pga_ref */
.set pga_ref__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set pga_ref__0__MASK, 0x20
.set pga_ref__0__PC, CYREG_PRT1_PC5
.set pga_ref__0__PORT, 1
.set pga_ref__0__SHIFT, 5
.set pga_ref__AG, CYREG_PRT1_AG
.set pga_ref__AMUX, CYREG_PRT1_AMUX
.set pga_ref__BIE, CYREG_PRT1_BIE
.set pga_ref__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pga_ref__BYP, CYREG_PRT1_BYP
.set pga_ref__CTL, CYREG_PRT1_CTL
.set pga_ref__DM0, CYREG_PRT1_DM0
.set pga_ref__DM1, CYREG_PRT1_DM1
.set pga_ref__DM2, CYREG_PRT1_DM2
.set pga_ref__DR, CYREG_PRT1_DR
.set pga_ref__INP_DIS, CYREG_PRT1_INP_DIS
.set pga_ref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pga_ref__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pga_ref__LCD_EN, CYREG_PRT1_LCD_EN
.set pga_ref__MASK, 0x20
.set pga_ref__PORT, 1
.set pga_ref__PRT, CYREG_PRT1_PRT
.set pga_ref__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pga_ref__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pga_ref__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pga_ref__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pga_ref__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pga_ref__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pga_ref__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pga_ref__PS, CYREG_PRT1_PS
.set pga_ref__SHIFT, 5
.set pga_ref__SLW, CYREG_PRT1_SLW

/* Pin_Button */
.set Pin_Button__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_Button__0__MASK, 0x04
.set Pin_Button__0__PC, CYREG_PRT2_PC2
.set Pin_Button__0__PORT, 2
.set Pin_Button__0__SHIFT, 2
.set Pin_Button__AG, CYREG_PRT2_AG
.set Pin_Button__AMUX, CYREG_PRT2_AMUX
.set Pin_Button__BIE, CYREG_PRT2_BIE
.set Pin_Button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Button__BYP, CYREG_PRT2_BYP
.set Pin_Button__CTL, CYREG_PRT2_CTL
.set Pin_Button__DM0, CYREG_PRT2_DM0
.set Pin_Button__DM1, CYREG_PRT2_DM1
.set Pin_Button__DM2, CYREG_PRT2_DM2
.set Pin_Button__DR, CYREG_PRT2_DR
.set Pin_Button__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Button__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Button__MASK, 0x04
.set Pin_Button__PORT, 2
.set Pin_Button__PRT, CYREG_PRT2_PRT
.set Pin_Button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Button__PS, CYREG_PRT2_PS
.set Pin_Button__SHIFT, 2
.set Pin_Button__SLW, CYREG_PRT2_SLW

/* Pin_buttUp */
.set Pin_buttUp__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_buttUp__0__MASK, 0x40
.set Pin_buttUp__0__PC, CYREG_PRT2_PC6
.set Pin_buttUp__0__PORT, 2
.set Pin_buttUp__0__SHIFT, 6
.set Pin_buttUp__AG, CYREG_PRT2_AG
.set Pin_buttUp__AMUX, CYREG_PRT2_AMUX
.set Pin_buttUp__BIE, CYREG_PRT2_BIE
.set Pin_buttUp__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_buttUp__BYP, CYREG_PRT2_BYP
.set Pin_buttUp__CTL, CYREG_PRT2_CTL
.set Pin_buttUp__DM0, CYREG_PRT2_DM0
.set Pin_buttUp__DM1, CYREG_PRT2_DM1
.set Pin_buttUp__DM2, CYREG_PRT2_DM2
.set Pin_buttUp__DR, CYREG_PRT2_DR
.set Pin_buttUp__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_buttUp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_buttUp__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_buttUp__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_buttUp__MASK, 0x40
.set Pin_buttUp__PORT, 2
.set Pin_buttUp__PRT, CYREG_PRT2_PRT
.set Pin_buttUp__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_buttUp__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_buttUp__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_buttUp__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_buttUp__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_buttUp__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_buttUp__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_buttUp__PS, CYREG_PRT2_PS
.set Pin_buttUp__SHIFT, 6
.set Pin_buttUp__SLW, CYREG_PRT2_SLW

/* Pin_debug1 */
.set Pin_debug1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_debug1__0__MASK, 0x80
.set Pin_debug1__0__PC, CYREG_PRT2_PC7
.set Pin_debug1__0__PORT, 2
.set Pin_debug1__0__SHIFT, 7
.set Pin_debug1__AG, CYREG_PRT2_AG
.set Pin_debug1__AMUX, CYREG_PRT2_AMUX
.set Pin_debug1__BIE, CYREG_PRT2_BIE
.set Pin_debug1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_debug1__BYP, CYREG_PRT2_BYP
.set Pin_debug1__CTL, CYREG_PRT2_CTL
.set Pin_debug1__DM0, CYREG_PRT2_DM0
.set Pin_debug1__DM1, CYREG_PRT2_DM1
.set Pin_debug1__DM2, CYREG_PRT2_DM2
.set Pin_debug1__DR, CYREG_PRT2_DR
.set Pin_debug1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_debug1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_debug1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_debug1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_debug1__MASK, 0x80
.set Pin_debug1__PORT, 2
.set Pin_debug1__PRT, CYREG_PRT2_PRT
.set Pin_debug1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_debug1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_debug1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_debug1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_debug1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_debug1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_debug1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_debug1__PS, CYREG_PRT2_PS
.set Pin_debug1__SHIFT, 7
.set Pin_debug1__SLW, CYREG_PRT2_SLW

/* Pin_adc_eoc */
.set Pin_adc_eoc__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_adc_eoc__0__MASK, 0x02
.set Pin_adc_eoc__0__PC, CYREG_PRT0_PC1
.set Pin_adc_eoc__0__PORT, 0
.set Pin_adc_eoc__0__SHIFT, 1
.set Pin_adc_eoc__AG, CYREG_PRT0_AG
.set Pin_adc_eoc__AMUX, CYREG_PRT0_AMUX
.set Pin_adc_eoc__BIE, CYREG_PRT0_BIE
.set Pin_adc_eoc__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_adc_eoc__BYP, CYREG_PRT0_BYP
.set Pin_adc_eoc__CTL, CYREG_PRT0_CTL
.set Pin_adc_eoc__DM0, CYREG_PRT0_DM0
.set Pin_adc_eoc__DM1, CYREG_PRT0_DM1
.set Pin_adc_eoc__DM2, CYREG_PRT0_DM2
.set Pin_adc_eoc__DR, CYREG_PRT0_DR
.set Pin_adc_eoc__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_adc_eoc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_adc_eoc__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_adc_eoc__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_adc_eoc__MASK, 0x02
.set Pin_adc_eoc__PORT, 0
.set Pin_adc_eoc__PRT, CYREG_PRT0_PRT
.set Pin_adc_eoc__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_adc_eoc__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_adc_eoc__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_adc_eoc__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_adc_eoc__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_adc_eoc__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_adc_eoc__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_adc_eoc__PS, CYREG_PRT0_PS
.set Pin_adc_eoc__SHIFT, 1
.set Pin_adc_eoc__SLW, CYREG_PRT0_SLW

/* isr_adc_eoc */
.set isr_adc_eoc__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_adc_eoc__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_adc_eoc__INTC_MASK, 0x04
.set isr_adc_eoc__INTC_NUMBER, 2
.set isr_adc_eoc__INTC_PRIOR_NUM, 7
.set isr_adc_eoc__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_adc_eoc__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_adc_eoc__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Pin_buttDown */
.set Pin_buttDown__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_buttDown__0__MASK, 0x20
.set Pin_buttDown__0__PC, CYREG_PRT2_PC5
.set Pin_buttDown__0__PORT, 2
.set Pin_buttDown__0__SHIFT, 5
.set Pin_buttDown__AG, CYREG_PRT2_AG
.set Pin_buttDown__AMUX, CYREG_PRT2_AMUX
.set Pin_buttDown__BIE, CYREG_PRT2_BIE
.set Pin_buttDown__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_buttDown__BYP, CYREG_PRT2_BYP
.set Pin_buttDown__CTL, CYREG_PRT2_CTL
.set Pin_buttDown__DM0, CYREG_PRT2_DM0
.set Pin_buttDown__DM1, CYREG_PRT2_DM1
.set Pin_buttDown__DM2, CYREG_PRT2_DM2
.set Pin_buttDown__DR, CYREG_PRT2_DR
.set Pin_buttDown__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_buttDown__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_buttDown__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_buttDown__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_buttDown__MASK, 0x20
.set Pin_buttDown__PORT, 2
.set Pin_buttDown__PRT, CYREG_PRT2_PRT
.set Pin_buttDown__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_buttDown__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_buttDown__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_buttDown__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_buttDown__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_buttDown__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_buttDown__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_buttDown__PS, CYREG_PRT2_PS
.set Pin_buttDown__SHIFT, 5
.set Pin_buttDown__SLW, CYREG_PRT2_SLW

/* Clock_debounce */
.set Clock_debounce__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_debounce__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_debounce__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_debounce__CFG2_SRC_SEL_MASK, 0x07
.set Clock_debounce__INDEX, 0x04
.set Clock_debounce__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_debounce__PM_ACT_MSK, 0x10
.set Clock_debounce__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_debounce__PM_STBY_MSK, 0x10

/* isr_Pin_buttUp */
.set isr_Pin_buttUp__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Pin_buttUp__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Pin_buttUp__INTC_MASK, 0x02
.set isr_Pin_buttUp__INTC_NUMBER, 1
.set isr_Pin_buttUp__INTC_PRIOR_NUM, 7
.set isr_Pin_buttUp__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Pin_buttUp__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Pin_buttUp__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Pin_buttDown */
.set isr_Pin_buttDown__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Pin_buttDown__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Pin_buttDown__INTC_MASK, 0x01
.set isr_Pin_buttDown__INTC_NUMBER, 0
.set isr_Pin_buttDown__INTC_PRIOR_NUM, 7
.set isr_Pin_buttDown__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_Pin_buttDown__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Pin_buttDown__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set autoVrefComparator_0__CLK, CYREG_CMP2_CLK
.set autoVrefComparator_0__CMP_MASK, 0x04
.set autoVrefComparator_0__CMP_NUMBER, 2
.set autoVrefComparator_0__CR, CYREG_CMP2_CR
.set autoVrefComparator_0__LUT__CR, CYREG_LUT2_CR
.set autoVrefComparator_0__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator_0__LUT__MSK_MASK, 0x04
.set autoVrefComparator_0__LUT__MSK_SHIFT, 2
.set autoVrefComparator_0__LUT__MX, CYREG_LUT2_MX
.set autoVrefComparator_0__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator_0__LUT__SR_MASK, 0x04
.set autoVrefComparator_0__LUT__SR_SHIFT, 2
.set autoVrefComparator_0__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator_0__PM_ACT_MSK, 0x04
.set autoVrefComparator_0__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator_0__PM_STBY_MSK, 0x04
.set autoVrefComparator_0__SW0, CYREG_CMP2_SW0
.set autoVrefComparator_0__SW2, CYREG_CMP2_SW2
.set autoVrefComparator_0__SW3, CYREG_CMP2_SW3
.set autoVrefComparator_0__SW4, CYREG_CMP2_SW4
.set autoVrefComparator_0__SW6, CYREG_CMP2_SW6
.set autoVrefComparator_0__TR0, CYREG_CMP2_TR0
.set autoVrefComparator_0__TR1, CYREG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set autoVrefComparator_0__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set autoVrefComparator_0__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set autoVrefComparator_0__WRK, CYREG_CMP_WRK
.set autoVrefComparator_0__WRK_MASK, 0x04
.set autoVrefComparator_0__WRK_SHIFT, 2
.set BCLK__BUS_CLK__HZ, 78000000
.set BCLK__BUS_CLK__KHZ, 78000
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
