# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4part6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Miguel\ Tirado/Desktop/CPE\ 64\ labs/lab\ 4/lab\ 4\ part\ 6 {C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:27 on May 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6" C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6.v 
# -- Compiling module lab4part6
# 
# Top level modules:
# 	lab4part6
# End time: 18:19:27 on May 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Miguel\ Tirado/Desktop/CPE\ 64\ labs/lab\ 4/lab\ 4\ part\ 6 {C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:27 on May 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6" C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6_tb.v 
# -- Compiling module lab4part6_tb
# 
# Top level modules:
# 	lab4part6_tb
# End time: 18:19:27 on May 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lab4part6_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lab4part6_tb 
# Start time: 18:19:27 on May 09,2018
# Loading work.lab4part6_tb
# Loading work.lab4part6
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6_tb.v(22)
#    Time: 500 ps  Iteration: 0  Instance: /lab4part6_tb
# Break in Module lab4part6_tb at C:/Users/Miguel Tirado/Desktop/CPE 64 labs/lab 4/lab 4 part 6/lab4part6_tb.v line 22
# End time: 18:21:00 on May 09,2018, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
