

================================================================
== Vivado HLS Report for 'processImage'
================================================================
* Date:           Thu Dec 12 17:25:17 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1311240|  1311240|  1311240|  1311240|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  1310724|  1310724|        10|          5|          1|  262144|    yes   |
        |- Loop 2  |      513|      513|         1|          -|          -|     513|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	13  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i6* %outStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)"   --->   Operation 14 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %outStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 15 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str127, i32 0, i32 0, [1 x i8]* @p_str128, [1 x i8]* @p_str129, [1 x i8]* @p_str130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str131, [1 x i8]* @p_str132)"   --->   Operation 16 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %outStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str121, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str125, [1 x i8]* @p_str126)"   --->   Operation 17 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [1 x i8]* @p_str120)"   --->   Operation 18 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)"   --->   Operation 19 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [1 x i8]* @p_str108)"   --->   Operation 20 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i6* %inStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"   --->   Operation 21 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %inStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)"   --->   Operation 22 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str85, i32 0, i32 0, [1 x i8]* @p_str86, [1 x i8]* @p_str87, [1 x i8]* @p_str88, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str89, [1 x i8]* @p_str90)"   --->   Operation 23 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %inStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str79, i32 0, i32 0, [1 x i8]* @p_str80, [1 x i8]* @p_str81, [1 x i8]* @p_str82, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str83, [1 x i8]* @p_str84)"   --->   Operation 24 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 25 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str67, i32 0, i32 0, [1 x i8]* @p_str68, [1 x i8]* @p_str69, [1 x i8]* @p_str70, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str71, [1 x i8]* @p_str72)"   --->   Operation 26 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str61, i32 0, i32 0, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str65, [1 x i8]* @p_str66)"   --->   Operation 27 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !105"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !109"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !113"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !117"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !121"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !125"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !129"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !133"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !137"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !141"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !145"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !149"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !153"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !157"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !161"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %operation), !map !167"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @processImage_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%operation_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %operation)"   --->   Operation 45 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%lineBuff_val_0 = alloca [512 x i8], align 1" [final/core_base.cpp:13]   --->   Operation 46 'alloca' 'lineBuff_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%lineBuff_val_1 = alloca [512 x i8], align 1" [final/core_base.cpp:13]   --->   Operation 47 'alloca' 'lineBuff_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%lineBuff_val_2 = alloca [512 x i8], align 1" [final/core_base.cpp:13]   --->   Operation 48 'alloca' 'lineBuff_val_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->final/core_base.cpp:13]   --->   Operation 49 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->final/core_base.cpp:13]   --->   Operation 50 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 0" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 51 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 52 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i8]* %kernel, i64 0, i64 2" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 53 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i8]* %kernel, i64 0, i64 3" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 54 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i8]* %kernel, i64 0, i64 4" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 55 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i8]* %kernel, i64 0, i64 5" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 56 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i8]* %kernel, i64 0, i64 6" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 57 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i8]* %kernel, i64 0, i64 7" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 58 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i8]* %kernel, i64 0, i64 8" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 59 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.47ns)   --->   "%sel_tmp2 = icmp eq i32 %operation_read, 0" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 60 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.47ns)   --->   "%sel_tmp5 = icmp eq i32 %operation_read, 1" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 61 'icmp' 'sel_tmp5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.47ns)   --->   "%sel_tmp8 = icmp eq i32 %operation_read, 2" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 62 'icmp' 'sel_tmp8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.76ns)   --->   "br label %1" [final/core_base.cpp:30]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i6 [ undef, %0 ], [ %tmp_dest_V, %._crit_edge3 ]"   --->   Operation 64 'phi' 'tmp_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i5 [ undef, %0 ], [ %tmp_id_V, %._crit_edge3 ]"   --->   Operation 65 'phi' 'tmp_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i2 [ undef, %0 ], [ %tmp_user_V, %._crit_edge3 ]"   --->   Operation 66 'phi' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i1 [ undef, %0 ], [ %tmp_strb_V, %._crit_edge3 ]"   --->   Operation 67 'phi' 'tmp_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i1 [ undef, %0 ], [ %tmp_keep_V, %._crit_edge3 ]"   --->   Operation 68 'phi' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%idxCol_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge3 ]"   --->   Operation 69 'phi' 'idxCol_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge3 ]"   --->   Operation 70 'phi' 'idxRow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pixConvolved_assign = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge3 ]" [final/core_base.cpp:51]   --->   Operation 71 'phi' 'pixConvolved_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge3 ]" [final/core_base.cpp:30]   --->   Operation 72 'phi' 'countWait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.43ns)   --->   "%exitcond2 = icmp eq i19 %countWait, -262143" [final/core_base.cpp:30]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"   --->   Operation 74 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %_ifconv" [final/core_base.cpp:30]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i = zext i32 %idxCol_assign to i64" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 76 'zext' 'tmp_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 77 'getelementptr' 'lineBuff_val_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 78 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 79 'getelementptr' 'lineBuff_val_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 80 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 81 'load' 'kernel_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 82 'load' 'kernel_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 83 [1/1] (2.43ns)   --->   "%tmp_3 = icmp ugt i19 %countWait, 513" [final/core_base.cpp:61]   --->   Operation 83 'icmp' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %._crit_edge3" [final/core_base.cpp:61]   --->   Operation 84 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "%empty_28 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [final/core_base.cpp:34]   --->   Operation 85 'read' 'empty_28' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 0" [final/core_base.cpp:34]   --->   Operation 86 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 1" [final/core_base.cpp:34]   --->   Operation 87 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 2" [final/core_base.cpp:34]   --->   Operation 88 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 3" [final/core_base.cpp:34]   --->   Operation 89 'extractvalue' 'tmp_user_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 5" [final/core_base.cpp:34]   --->   Operation 90 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 6" [final/core_base.cpp:34]   --->   Operation 91 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 92 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 93 'getelementptr' 'lineBuff_val_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 94 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 95 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->final/core_base.cpp:76->final/core_base.cpp:38]   --->   Operation 96 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:883->final/core_base.cpp:77->final/core_base.cpp:38]   --->   Operation 97 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 98 'load' 'kernel_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 99 'load' 'kernel_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 100 'load' 'kernel_load_2' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 101 'load' 'kernel_load_3' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7_0_i = zext i32 %pixConvolved_assign to i64" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 102 'zext' 'tmp_7_0_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_7_0_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 103 'getelementptr' 'lineBuff_val_0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 104 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%pixConvolved = add nsw i32 1, %pixConvolved_assign" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 105 'add' 'pixConvolved' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7_0_1_i = zext i32 %pixConvolved to i64" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 106 'zext' 'tmp_7_0_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_7_0_1_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 107 'getelementptr' 'lineBuff_val_0_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 108 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 109 'load' 'kernel_load_2' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_7_0_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 110 'getelementptr' 'lineBuff_val_1_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 111 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 112 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 112 'load' 'kernel_load_3' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_7_0_1_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 113 'getelementptr' 'lineBuff_val_1_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 114 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 115 'load' 'kernel_load_4' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 116 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 116 'load' 'kernel_load_5' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_7_0_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 117 'getelementptr' 'lineBuff_val_2_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 118 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_7_0_1_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 119 'getelementptr' 'lineBuff_val_2_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 120 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 7.42>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 121 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%val_0_i = zext i8 %lineBuff_val_0_load to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 122 'zext' 'val_0_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1_0_i = sext i8 %kernel_load to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 123 'sext' 'tmp_1_0_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (4.17ns)   --->   "%window_val_0_0 = mul i16 %tmp_1_0_i, %val_0_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 124 'mul' 'window_val_0_0' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 125 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%val_0_1_i = zext i8 %lineBuff_val_0_load_1 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 126 'zext' 'val_0_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1_0_1_i = sext i8 %kernel_load_1 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 127 'sext' 'tmp_1_0_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (4.17ns)   --->   "%window_val_0_1 = mul i16 %tmp_1_0_1_i, %val_0_1_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 128 'mul' 'window_val_0_1' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (2.55ns)   --->   "%col_assign_0_2_i = add nsw i32 2, %pixConvolved_assign" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 129 'add' 'col_assign_0_2_i' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_7_0_2_i = zext i32 %col_assign_0_2_i to i64" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 130 'zext' 'tmp_7_0_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_7_0_2_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 131 'getelementptr' 'lineBuff_val_0_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 132 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 133 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 133 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 134 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 135 'load' 'kernel_load_4' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_7_0_2_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 136 'getelementptr' 'lineBuff_val_1_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 137 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 138 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 138 'load' 'kernel_load_5' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 139 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 140 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 140 'load' 'kernel_load_6' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 141 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 141 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 142 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 142 'load' 'kernel_load_7' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_7_0_2_i" [D:/Year3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 143 'getelementptr' 'lineBuff_val_2_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 144 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i16 %window_val_0_0 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 145 'trunc' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i16 %window_val_0_1 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 146 'trunc' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [final/core_base.cpp:30]   --->   Operation 147 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 148 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%val_0_2_i = zext i8 %lineBuff_val_0_load_2 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 149 'zext' 'val_0_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1_0_2_i = sext i8 %kernel_load_2 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 150 'sext' 'tmp_1_0_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (4.17ns)   --->   "%window_val_0_2 = mul i16 %tmp_1_0_2_i, %val_0_2_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 151 'mul' 'window_val_0_2' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%val_1_i = zext i8 %lineBuff_val_1_load_1 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 152 'zext' 'val_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_1_1_i = sext i8 %kernel_load_3 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 153 'sext' 'tmp_1_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (4.17ns)   --->   "%window_val_1_0 = mul i16 %tmp_1_1_i, %val_1_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 154 'mul' 'window_val_1_0' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 155 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 156 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 156 'load' 'kernel_load_6' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 157 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 157 'load' 'kernel_load_7' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 158 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 159 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 159 'load' 'kernel_load_8' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [final/core_base.cpp:45]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_1, 0" [final/core_base.cpp:45]   --->   Operation 161 'icmp' 'icmp' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxCol_assign, i32 1, i32 31)" [final/core_base.cpp:45]   --->   Operation 162 'partselect' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (2.47ns)   --->   "%icmp4 = icmp sgt i31 %tmp_5, 0" [final/core_base.cpp:45]   --->   Operation 163 'icmp' 'icmp4' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp4" [final/core_base.cpp:45]   --->   Operation 164 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (2.07ns)   --->   "%tmp4 = add i16 %window_val_0_0, %window_val_0_1" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 165 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i16 %window_val_0_2 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 166 'trunc' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i16 %window_val_1_0 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 167 'trunc' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp1 = select i1 %or_cond, i32 %pixConvolved, i32 %pixConvolved_assign" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 168 'select' 'sel_tmp1' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.97ns)   --->   "%sel_tmp3 = and i1 %or_cond, %sel_tmp2" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 169 'and' 'sel_tmp3' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.69ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i32 %pixConvolved, i32 %sel_tmp1" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 170 'select' 'sel_tmp4' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %idxCol_assign, 511" [final/core_base.cpp:51]   --->   Operation 171 'icmp' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %idxCol_assign" [final/core_base.cpp:52]   --->   Operation 172 'add' 'idxCol' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.69ns)   --->   "%idxCol_1 = select i1 %tmp_2, i32 %idxCol, i32 0" [final/core_base.cpp:51]   --->   Operation 173 'select' 'idxCol_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [final/core_base.cpp:65]   --->   Operation 174 'specregionend' 'empty_29' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (2.16ns)   --->   "%phitmp = add i19 %countWait, 1" [final/core_base.cpp:30]   --->   Operation 175 'add' 'phitmp' <Predicate = (!exitcond2)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br label %1" [final/core_base.cpp:30]   --->   Operation 176 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.39>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%val_25_i = zext i8 %lineBuff_val_2_load_1 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 177 'zext' 'val_25_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_1_2_i = sext i8 %kernel_load_6 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 178 'sext' 'tmp_1_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (4.17ns)   --->   "%window_val_2_0 = mul i16 %tmp_1_2_i, %val_25_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 179 'mul' 'window_val_2_0' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%val_25_1_i = zext i8 %lineBuff_val_2_load_2 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 180 'zext' 'val_25_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1_2_1_i = sext i8 %kernel_load_7 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 181 'sext' 'tmp_1_2_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (4.17ns)   --->   "%window_val_2_1 = mul i16 %tmp_1_2_1_i, %val_25_1_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 182 'mul' 'window_val_2_1' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 183 'load' 'kernel_load_8' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 184 [1/1] (2.07ns)   --->   "%tmp1 = add i16 %window_val_2_1, %window_val_2_0" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 184 'add' 'tmp1' <Predicate = (!exitcond2 & sel_tmp3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (1.55ns)   --->   "%tmp_29_0_1_i_i = icmp ult i8 %tmp_10, %tmp_9" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 185 'icmp' 'tmp_29_0_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal = select i1 %tmp_29_0_1_i_i, i8 %tmp_10, i8 %tmp_9" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 186 'select' 'valInWindow_0_minVal' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (1.55ns)   --->   "%tmp_29_0_2_i_i = icmp ult i8 %tmp_11, %valInWindow_0_minVal" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 187 'icmp' 'tmp_29_0_2_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_1 = select i1 %tmp_29_0_2_i_i, i8 %tmp_11, i8 %valInWindow_0_minVal" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 188 'select' 'valInWindow_0_minVal_1' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (1.55ns)   --->   "%tmp_29_1_i_i = icmp ult i8 %tmp_12, %valInWindow_0_minVal_1" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 189 'icmp' 'tmp_29_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_2 = select i1 %tmp_29_1_i_i, i8 %tmp_12, i8 %valInWindow_0_minVal_1" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 190 'select' 'valInWindow_0_minVal_2' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i16 %window_val_2_0 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 191 'trunc' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %window_val_2_1 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 192 'trunc' 'tmp_16' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.55ns)   --->   "%tmp_35_0_1_i_i = icmp ugt i8 %tmp_10, %tmp_9" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 193 'icmp' 'tmp_35_0_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal = select i1 %tmp_35_0_1_i_i, i8 %tmp_10, i8 %tmp_9" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 194 'select' 'valInWindow_0_maxVal' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (1.55ns)   --->   "%tmp_35_0_2_i_i = icmp ugt i8 %tmp_11, %valInWindow_0_maxVal" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 195 'icmp' 'tmp_35_0_2_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_1 = select i1 %tmp_35_0_2_i_i, i8 %tmp_11, i8 %valInWindow_0_maxVal" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 196 'select' 'valInWindow_0_maxVal_1' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.55ns)   --->   "%tmp_35_1_i_i = icmp ugt i8 %tmp_12, %valInWindow_0_maxVal_1" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 197 'icmp' 'tmp_35_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_2 = select i1 %tmp_35_1_i_i, i8 %tmp_12, i8 %valInWindow_0_maxVal_1" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 198 'select' 'valInWindow_0_maxVal_2' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.07>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%val_1_1_i = zext i8 %lineBuff_val_1_load_2 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 199 'zext' 'val_1_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1_1_1_i = sext i8 %kernel_load_4 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 200 'sext' 'tmp_1_1_1_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (4.17ns)   --->   "%window_val_1_1 = mul i16 %tmp_1_1_1_i, %val_1_1_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 201 'mul' 'window_val_1_1' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%val_1_2_i = zext i8 %lineBuff_val_1_load_3 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 202 'zext' 'val_1_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1_1_2_i = sext i8 %kernel_load_5 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 203 'sext' 'tmp_1_1_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (4.17ns)   --->   "%window_val_1_2 = mul i16 %tmp_1_1_2_i, %val_1_2_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 204 'mul' 'window_val_1_2' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %window_val_1_1, %window_val_1_2" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 205 'add' 'tmp2' <Predicate = (!exitcond2 & sel_tmp3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp3 = add i16 %tmp1, %tmp2" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 206 'add' 'tmp3' <Predicate = (!exitcond2 & sel_tmp3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i16 %window_val_1_1 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 207 'trunc' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (1.55ns)   --->   "%tmp_29_1_1_i_i = icmp ult i8 %tmp_13, %valInWindow_0_minVal_2" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 208 'icmp' 'tmp_29_1_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_3 = select i1 %tmp_29_1_1_i_i, i8 %tmp_13, i8 %valInWindow_0_minVal_2" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 209 'select' 'valInWindow_0_minVal_3' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i16 %window_val_1_2 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 210 'trunc' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (1.55ns)   --->   "%tmp_35_1_1_i_i = icmp ugt i8 %tmp_13, %valInWindow_0_maxVal_2" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 211 'icmp' 'tmp_35_1_1_i_i' <Predicate = (!exitcond2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_3 = select i1 %tmp_35_1_1_i_i, i8 %tmp_13, i8 %valInWindow_0_maxVal_2" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 212 'select' 'valInWindow_0_maxVal_3' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.97ns)   --->   "%sel_tmp6 = and i1 %or_cond, %sel_tmp5" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 213 'and' 'sel_tmp6' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%sel_tmp7 = select i1 %sel_tmp6, i32 %pixConvolved, i32 %sel_tmp4" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 214 'select' 'sel_tmp7' <Predicate = (!exitcond2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.97ns)   --->   "%sel_tmp9 = and i1 %or_cond, %sel_tmp8" [final/core_base.cpp:96->final/core_base.cpp:46]   --->   Operation 215 'and' 'sel_tmp9' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %sel_tmp9, i32 %pixConvolved, i32 %sel_tmp7" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 216 'select' 'pixConvolved_1' <Predicate = (!exitcond2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_2, i32 %pixConvolved_1, i32 0" [final/core_base.cpp:51]   --->   Operation 217 'select' 'pixConvolved_2' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.39>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%val_25_2_i = zext i8 %lineBuff_val_2_load_3 to i16" [final/core_base.cpp:86->final/core_base.cpp:41]   --->   Operation 218 'zext' 'val_25_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_1_2_2_i = sext i8 %kernel_load_8 to i16" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 219 'sext' 'tmp_1_2_2_i' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (4.17ns)   --->   "%window_val_2_2 = mul i16 %tmp_1_2_2_i, %val_25_2_i" [final/core_base.cpp:87->final/core_base.cpp:41]   --->   Operation 220 'mul' 'window_val_2_2' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %window_val_2_2, %window_val_0_2" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 221 'add' 'tmp5' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp6 = add i16 %window_val_1_0, %tmp5" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 222 'add' 'tmp6' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/1] (1.55ns)   --->   "%tmp_29_1_2_i_i = icmp ult i8 %tmp_14, %valInWindow_0_minVal_3" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 223 'icmp' 'tmp_29_1_2_i_i' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_4 = select i1 %tmp_29_1_2_i_i, i8 %tmp_14, i8 %valInWindow_0_minVal_3" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 224 'select' 'valInWindow_0_minVal_4' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (1.55ns)   --->   "%tmp_29_2_i_i = icmp ult i8 %tmp_15, %valInWindow_0_minVal_4" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 225 'icmp' 'tmp_29_2_i_i' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_5 = select i1 %tmp_29_2_i_i, i8 %tmp_15, i8 %valInWindow_0_minVal_4" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 226 'select' 'valInWindow_0_minVal_5' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (1.55ns)   --->   "%tmp_29_2_1_i_i = icmp ult i8 %tmp_16, %valInWindow_0_minVal_5" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 227 'icmp' 'tmp_29_2_1_i_i' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal_6 = select i1 %tmp_29_2_1_i_i, i8 %tmp_16, i8 %valInWindow_0_minVal_5" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 228 'select' 'valInWindow_0_minVal_6' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i16 %window_val_2_2 to i8" [final/core_base.cpp:134->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 229 'trunc' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (1.55ns)   --->   "%tmp_35_1_2_i_i = icmp ugt i8 %tmp_14, %valInWindow_0_maxVal_3" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 230 'icmp' 'tmp_35_1_2_i_i' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_4 = select i1 %tmp_35_1_2_i_i, i8 %tmp_14, i8 %valInWindow_0_maxVal_3" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 231 'select' 'valInWindow_0_maxVal_4' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (1.55ns)   --->   "%tmp_35_2_i_i = icmp ugt i8 %tmp_15, %valInWindow_0_maxVal_4" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 232 'icmp' 'tmp_35_2_i_i' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_5 = select i1 %tmp_35_2_i_i, i8 %tmp_15, i8 %valInWindow_0_maxVal_4" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 233 'select' 'valInWindow_0_maxVal_5' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (1.55ns)   --->   "%tmp_35_2_1_i_i = icmp ugt i8 %tmp_16, %valInWindow_0_maxVal_5" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 234 'icmp' 'tmp_35_2_1_i_i' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal_6 = select i1 %tmp_35_2_1_i_i, i8 %tmp_16, i8 %valInWindow_0_maxVal_5" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 235 'select' 'valInWindow_0_maxVal_6' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.79>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %tmp4, %tmp6" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 236 'add' 'tmp7' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%valOutput = add i16 %tmp3, %tmp7" [final/core_base.cpp:158->final/core_base.cpp:98->final/core_base.cpp:46]   --->   Operation 237 'add' 'valOutput' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_tr_i = sext i16 %valOutput to i17" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 238 'sext' 'tmp_tr_i' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 239 'bitselect' 'tmp_6' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (2.07ns)   --->   "%p_neg_i = sub i17 0, %tmp_tr_i" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 240 'sub' 'p_neg_i' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg_i, i32 3, i32 16)" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 241 'partselect' 'tmp_4' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i14 %tmp_4 to i15" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 242 'zext' 'tmp_2_i_cast' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_4_i = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %valOutput, i32 3, i32 15)" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 243 'partselect' 'tmp_4_i' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (1.81ns)   --->   "%tmp_6_i = sub i15 0, %tmp_2_i_cast" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 244 'sub' 'tmp_6_i' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [final/core_base.cpp:55]   --->   Operation 245 'add' 'idxRow_2' <Predicate = (!exitcond2 & !tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.69ns)   --->   "%idxRow_1 = select i1 %tmp_2, i32 %idxRow, i32 %idxRow_2" [final/core_base.cpp:51]   --->   Operation 246 'select' 'idxRow_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.13>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final/core_base.cpp:31]   --->   Operation 247 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5_i = sext i13 %tmp_4_i to i14" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 248 'sext' 'tmp_5_i' <Predicate = (!exitcond2 & !tmp_6 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_7_i_cast = zext i14 %tmp_5_i to i15" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 249 'zext' 'tmp_7_i_cast' <Predicate = (!exitcond2 & !tmp_6 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.75ns)   --->   "%valOutput_1 = select i1 %tmp_6, i15 %tmp_6_i, i15 %tmp_7_i_cast" [final/core_base.cpp:99->final/core_base.cpp:46]   --->   Operation 250 'select' 'valOutput_1' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_7 = trunc i15 %valOutput_1 to i8" [final/core_base.cpp:118->final/core_base.cpp:62]   --->   Operation 251 'trunc' 'tmp_7' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput_1, i32 14)" [final/core_base.cpp:100->final/core_base.cpp:46]   --->   Operation 252 'bitselect' 'tmp_8' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_i = select i1 %tmp_8, i8 0, i8 %tmp_7" [final/core_base.cpp:118->final/core_base.cpp:62]   --->   Operation 253 'select' 'p_i' <Predicate = (!exitcond2 & sel_tmp3 & !sel_tmp6 & !sel_tmp9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (1.55ns)   --->   "%tmp_29_2_2_i_i = icmp ult i8 %tmp_17, %valInWindow_0_minVal_6" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 254 'icmp' 'tmp_29_2_2_i_i' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%valInWindow_0_minVal_7 = select i1 %tmp_29_2_2_i_i, i8 %tmp_17, i8 %valInWindow_0_minVal_6" [final/core_base.cpp:135->final/core_base.cpp:103->final/core_base.cpp:46]   --->   Operation 255 'select' 'valInWindow_0_minVal_7' <Predicate = (!exitcond2 & sel_tmp6 & !sel_tmp9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (1.55ns)   --->   "%tmp_35_2_2_i_i = icmp ugt i8 %tmp_17, %valInWindow_0_maxVal_6" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 256 'icmp' 'tmp_35_2_2_i_i' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%valInWindow_0_maxVal_7 = select i1 %tmp_35_2_2_i_i, i8 %tmp_17, i8 %valInWindow_0_maxVal_6" [final/core_base.cpp:147->final/core_base.cpp:106->final/core_base.cpp:46]   --->   Operation 257 'select' 'valInWindow_0_maxVal_7' <Predicate = (!exitcond2 & sel_tmp9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %sel_tmp3, i8 %p_i, i8 0" [final/core_base.cpp:118->final/core_base.cpp:62]   --->   Operation 258 'select' 'sel_tmp' <Predicate = (!exitcond2 & !sel_tmp6 & !sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp10 = select i1 %sel_tmp6, i8 %valInWindow_0_minVal_7, i8 %sel_tmp" [final/core_base.cpp:118->final/core_base.cpp:62]   --->   Operation 259 'select' 'sel_tmp10' <Predicate = (!exitcond2 & !sel_tmp9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %sel_tmp9, i8 %valInWindow_0_maxVal_7, i8 %sel_tmp10" [final/core_base.cpp:118->final/core_base.cpp:62]   --->   Operation 260 'select' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 false, i5 %tmp_id_V, i6 %tmp_dest_V)" [final/core_base.cpp:126->final/core_base.cpp:62]   --->   Operation 261 'write' <Predicate = (tmp_3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [final/core_base.cpp:64]   --->   Operation 262 'br' <Predicate = (tmp_3)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 1.76>
ST_12 : Operation 263 [1/1] (1.76ns)   --->   "br label %.preheader" [final/core_base.cpp:68]   --->   Operation 263 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 3> <Delay = 3.63>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 264 'phi' 'countWait_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %countWait_1, -511" [final/core_base.cpp:68]   --->   Operation 265 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)"   --->   Operation 266 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (1.73ns)   --->   "%countWait_2 = add i10 %countWait_1, 1" [final/core_base.cpp:68]   --->   Operation 267 'add' 'countWait_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [final/core_base.cpp:68]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 true, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [final/core_base.cpp:126->final/core_base.cpp:69]   --->   Operation 269 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader" [final/core_base.cpp:68]   --->   Operation 270 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "ret void" [final/core_base.cpp:71]   --->   Operation 271 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specinterface    ) [ 00000000000000]
empty_14               (specinterface    ) [ 00000000000000]
empty_15               (specinterface    ) [ 00000000000000]
empty_16               (specinterface    ) [ 00000000000000]
empty_17               (specinterface    ) [ 00000000000000]
empty_18               (specinterface    ) [ 00000000000000]
empty_19               (specinterface    ) [ 00000000000000]
empty_20               (specinterface    ) [ 00000000000000]
empty_21               (specinterface    ) [ 00000000000000]
empty_22               (specinterface    ) [ 00000000000000]
empty_23               (specinterface    ) [ 00000000000000]
empty_24               (specinterface    ) [ 00000000000000]
empty_25               (specinterface    ) [ 00000000000000]
empty_26               (specinterface    ) [ 00000000000000]
StgValue_28            (specbitsmap      ) [ 00000000000000]
StgValue_29            (specbitsmap      ) [ 00000000000000]
StgValue_30            (specbitsmap      ) [ 00000000000000]
StgValue_31            (specbitsmap      ) [ 00000000000000]
StgValue_32            (specbitsmap      ) [ 00000000000000]
StgValue_33            (specbitsmap      ) [ 00000000000000]
StgValue_34            (specbitsmap      ) [ 00000000000000]
StgValue_35            (specbitsmap      ) [ 00000000000000]
StgValue_36            (specbitsmap      ) [ 00000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000]
StgValue_44            (spectopmodule    ) [ 00000000000000]
operation_read         (read             ) [ 00000000000000]
lineBuff_val_0         (alloca           ) [ 00111111111100]
lineBuff_val_1         (alloca           ) [ 00111111111100]
lineBuff_val_2         (alloca           ) [ 00111111111100]
rbegin_i               (specregionbegin  ) [ 00000000000000]
rend_i                 (specregionend    ) [ 00000000000000]
kernel_addr            (getelementptr    ) [ 00111111111100]
kernel_addr_1          (getelementptr    ) [ 00111111111100]
kernel_addr_2          (getelementptr    ) [ 00111111111100]
kernel_addr_3          (getelementptr    ) [ 00111111111100]
kernel_addr_4          (getelementptr    ) [ 00111111111100]
kernel_addr_5          (getelementptr    ) [ 00111111111100]
kernel_addr_6          (getelementptr    ) [ 00111111111100]
kernel_addr_7          (getelementptr    ) [ 00111111111100]
kernel_addr_8          (getelementptr    ) [ 00111111111100]
sel_tmp2               (icmp             ) [ 00111111111100]
sel_tmp5               (icmp             ) [ 00111111111100]
sel_tmp8               (icmp             ) [ 00111111111100]
StgValue_63            (br               ) [ 01111111111100]
tmp_dest_V_1           (phi              ) [ 00111111111111]
tmp_id_V_1             (phi              ) [ 00111111111111]
tmp_user_V_1           (phi              ) [ 00111111111111]
tmp_strb_V_1           (phi              ) [ 00111111111111]
tmp_keep_V_1           (phi              ) [ 00111111111111]
idxCol_assign          (phi              ) [ 00111111111100]
idxRow                 (phi              ) [ 00111111111100]
pixConvolved_assign    (phi              ) [ 00111110011100]
countWait              (phi              ) [ 00111111111100]
exitcond2              (icmp             ) [ 00111111111100]
empty_27               (speclooptripcount) [ 00000000000000]
StgValue_75            (br               ) [ 00000000000000]
tmp_i                  (zext             ) [ 00010000000000]
lineBuff_val_1_addr    (getelementptr    ) [ 00010000000000]
lineBuff_val_2_addr    (getelementptr    ) [ 00010000000000]
tmp_3                  (icmp             ) [ 00111111111100]
StgValue_84            (br               ) [ 00000000000000]
empty_28               (read             ) [ 00000000000000]
tmp_data_V_1           (extractvalue     ) [ 00000000000000]
tmp_keep_V             (extractvalue     ) [ 01111111111100]
tmp_strb_V             (extractvalue     ) [ 01111111111100]
tmp_user_V             (extractvalue     ) [ 01111111111100]
tmp_id_V               (extractvalue     ) [ 01111111111100]
tmp_dest_V             (extractvalue     ) [ 01111111111100]
lineBuff_val_1_load    (load             ) [ 00000000000000]
lineBuff_val_0_addr    (getelementptr    ) [ 00000000000000]
StgValue_94            (store            ) [ 00000000000000]
lineBuff_val_2_load    (load             ) [ 00000000000000]
StgValue_96            (store            ) [ 00000000000000]
StgValue_97            (store            ) [ 00000000000000]
kernel_load            (load             ) [ 00001100000000]
kernel_load_1          (load             ) [ 00001100000000]
tmp_7_0_i              (zext             ) [ 00000000000000]
lineBuff_val_0_addr_1  (getelementptr    ) [ 00000100000000]
pixConvolved           (add              ) [ 00110111100000]
tmp_7_0_1_i            (zext             ) [ 00000000000000]
lineBuff_val_0_addr_2  (getelementptr    ) [ 00000100000000]
kernel_load_2          (load             ) [ 00000110000000]
lineBuff_val_1_addr_1  (getelementptr    ) [ 00000100000000]
kernel_load_3          (load             ) [ 00000110000000]
lineBuff_val_1_addr_2  (getelementptr    ) [ 00000100000000]
lineBuff_val_2_addr_1  (getelementptr    ) [ 00000100000000]
lineBuff_val_2_addr_2  (getelementptr    ) [ 00000100000000]
lineBuff_val_0_load    (load             ) [ 00000000000000]
val_0_i                (zext             ) [ 00000000000000]
tmp_1_0_i              (sext             ) [ 00000000000000]
window_val_0_0         (mul              ) [ 00000010000000]
lineBuff_val_0_load_1  (load             ) [ 00000000000000]
val_0_1_i              (zext             ) [ 00000000000000]
tmp_1_0_1_i            (sext             ) [ 00000000000000]
window_val_0_1         (mul              ) [ 00000010000000]
col_assign_0_2_i       (add              ) [ 00000000000000]
tmp_7_0_2_i            (zext             ) [ 00000000000000]
lineBuff_val_0_addr_3  (getelementptr    ) [ 00000010000000]
lineBuff_val_1_load_1  (load             ) [ 00000010000000]
lineBuff_val_1_load_2  (load             ) [ 00110011100000]
kernel_load_4          (load             ) [ 00110011100000]
lineBuff_val_1_addr_3  (getelementptr    ) [ 00000010000000]
kernel_load_5          (load             ) [ 00110011100000]
lineBuff_val_2_load_1  (load             ) [ 00100011000000]
lineBuff_val_2_load_2  (load             ) [ 00100011000000]
lineBuff_val_2_addr_3  (getelementptr    ) [ 00000010000000]
tmp_9                  (trunc            ) [ 00100011000000]
tmp_10                 (trunc            ) [ 00100011000000]
tmp                    (specregionbegin  ) [ 00000000000000]
lineBuff_val_0_load_2  (load             ) [ 00000000000000]
val_0_2_i              (zext             ) [ 00000000000000]
tmp_1_0_2_i            (sext             ) [ 00000000000000]
window_val_0_2         (mul              ) [ 00111001110000]
val_1_i                (zext             ) [ 00000000000000]
tmp_1_1_i              (sext             ) [ 00000000000000]
window_val_1_0         (mul              ) [ 00111001110000]
lineBuff_val_1_load_3  (load             ) [ 00110001100000]
kernel_load_6          (load             ) [ 00100001000000]
kernel_load_7          (load             ) [ 00100001000000]
lineBuff_val_2_load_3  (load             ) [ 00111001110000]
tmp_1                  (partselect       ) [ 00000000000000]
icmp                   (icmp             ) [ 00000000000000]
tmp_5                  (partselect       ) [ 00000000000000]
icmp4                  (icmp             ) [ 00000000000000]
or_cond                (and              ) [ 00110001100000]
tmp4                   (add              ) [ 00111101111000]
tmp_11                 (trunc            ) [ 00100001000000]
tmp_12                 (trunc            ) [ 00100001000000]
sel_tmp1               (select           ) [ 00000000000000]
sel_tmp3               (and              ) [ 00111111111100]
sel_tmp4               (select           ) [ 00110001100000]
tmp_2                  (icmp             ) [ 00111101111000]
idxCol                 (add              ) [ 00000000000000]
idxCol_1               (select           ) [ 01111111111100]
empty_29               (specregionend    ) [ 00000000000000]
phitmp                 (add              ) [ 01111111111100]
StgValue_176           (br               ) [ 01111111111100]
val_25_i               (zext             ) [ 00000000000000]
tmp_1_2_i              (sext             ) [ 00000000000000]
window_val_2_0         (mul              ) [ 00000000000000]
val_25_1_i             (zext             ) [ 00000000000000]
tmp_1_2_1_i            (sext             ) [ 00000000000000]
window_val_2_1         (mul              ) [ 00000000000000]
kernel_load_8          (load             ) [ 00011000110000]
tmp1                   (add              ) [ 00010000100000]
tmp_29_0_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal   (select           ) [ 00000000000000]
tmp_29_0_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal_1 (select           ) [ 00000000000000]
tmp_29_1_i_i           (icmp             ) [ 00000000000000]
valInWindow_0_minVal_2 (select           ) [ 00010000100000]
tmp_15                 (trunc            ) [ 00011000110000]
tmp_16                 (trunc            ) [ 00011000110000]
tmp_35_0_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal   (select           ) [ 00000000000000]
tmp_35_0_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_1 (select           ) [ 00000000000000]
tmp_35_1_i_i           (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_2 (select           ) [ 00010000100000]
val_1_1_i              (zext             ) [ 00000000000000]
tmp_1_1_1_i            (sext             ) [ 00000000000000]
window_val_1_1         (mul              ) [ 00000000000000]
val_1_2_i              (zext             ) [ 00000000000000]
tmp_1_1_2_i            (sext             ) [ 00000000000000]
window_val_1_2         (mul              ) [ 00000000000000]
tmp2                   (add              ) [ 00000000000000]
tmp3                   (add              ) [ 00001100011000]
tmp_13                 (trunc            ) [ 00000000000000]
tmp_29_1_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal_3 (select           ) [ 00001000010000]
tmp_14                 (trunc            ) [ 00001000010000]
tmp_35_1_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_3 (select           ) [ 00001000010000]
sel_tmp6               (and              ) [ 00001110011100]
sel_tmp7               (select           ) [ 00000000000000]
sel_tmp9               (and              ) [ 00001110011100]
pixConvolved_1         (select           ) [ 00000000000000]
pixConvolved_2         (select           ) [ 01111110011100]
val_25_2_i             (zext             ) [ 00000000000000]
tmp_1_2_2_i            (sext             ) [ 00000000000000]
window_val_2_2         (mul              ) [ 00000000000000]
tmp5                   (add              ) [ 00000000000000]
tmp6                   (add              ) [ 00000100001000]
tmp_29_1_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal_4 (select           ) [ 00000000000000]
tmp_29_2_i_i           (icmp             ) [ 00000000000000]
valInWindow_0_minVal_5 (select           ) [ 00000000000000]
tmp_29_2_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal_6 (select           ) [ 00000110001100]
tmp_17                 (trunc            ) [ 00000110001100]
tmp_35_1_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_4 (select           ) [ 00000000000000]
tmp_35_2_i_i           (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_5 (select           ) [ 00000000000000]
tmp_35_2_1_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_6 (select           ) [ 00000110001100]
tmp7                   (add              ) [ 00000000000000]
valOutput              (add              ) [ 00000000000000]
tmp_tr_i               (sext             ) [ 00000000000000]
tmp_6                  (bitselect        ) [ 00000010000100]
p_neg_i                (sub              ) [ 00000000000000]
tmp_4                  (partselect       ) [ 00000000000000]
tmp_2_i_cast           (zext             ) [ 00000000000000]
tmp_4_i                (partselect       ) [ 00000010000100]
tmp_6_i                (sub              ) [ 00000010000100]
idxRow_2               (add              ) [ 00000000000000]
idxRow_1               (select           ) [ 01111110000100]
StgValue_247           (specpipeline     ) [ 00000000000000]
tmp_5_i                (sext             ) [ 00000000000000]
tmp_7_i_cast           (zext             ) [ 00000000000000]
valOutput_1            (select           ) [ 00000000000000]
tmp_7                  (trunc            ) [ 00000000000000]
tmp_8                  (bitselect        ) [ 00000000000000]
p_i                    (select           ) [ 00000000000000]
tmp_29_2_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_minVal_7 (select           ) [ 00000000000000]
tmp_35_2_2_i_i         (icmp             ) [ 00000000000000]
valInWindow_0_maxVal_7 (select           ) [ 00000000000000]
sel_tmp                (select           ) [ 00000000000000]
sel_tmp10              (select           ) [ 00000000000000]
tmp_data_V             (select           ) [ 00000000000000]
StgValue_261           (write            ) [ 00000000000000]
StgValue_262           (br               ) [ 00000000000000]
StgValue_263           (br               ) [ 00000000000011]
countWait_1            (phi              ) [ 00000000000001]
exitcond               (icmp             ) [ 00000000000001]
empty_30               (speclooptripcount) [ 00000000000000]
countWait_2            (add              ) [ 00000000000011]
StgValue_268           (br               ) [ 00000000000000]
StgValue_269           (write            ) [ 00000000000000]
StgValue_270           (br               ) [ 00000000000011]
StgValue_271           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="operation">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1004" name="lineBuff_val_0_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lineBuff_val_1_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lineBuff_val_2_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="operation_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_28_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="1" slack="0"/>
<pin id="337" dir="0" index="4" bw="2" slack="0"/>
<pin id="338" dir="0" index="5" bw="1" slack="0"/>
<pin id="339" dir="0" index="6" bw="5" slack="0"/>
<pin id="340" dir="0" index="7" bw="6" slack="0"/>
<pin id="341" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="1" slack="0"/>
<pin id="355" dir="0" index="4" bw="2" slack="0"/>
<pin id="356" dir="0" index="5" bw="1" slack="0"/>
<pin id="357" dir="0" index="6" bw="5" slack="0"/>
<pin id="358" dir="0" index="7" bw="6" slack="0"/>
<pin id="359" dir="0" index="8" bw="8" slack="0"/>
<pin id="360" dir="0" index="9" bw="1" slack="2"/>
<pin id="361" dir="0" index="10" bw="1" slack="2"/>
<pin id="362" dir="0" index="11" bw="2" slack="2"/>
<pin id="363" dir="0" index="12" bw="1" slack="0"/>
<pin id="364" dir="0" index="13" bw="5" slack="2"/>
<pin id="365" dir="0" index="14" bw="6" slack="2"/>
<pin id="366" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_261/11 StgValue_269/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="kernel_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="kernel_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="kernel_addr_2_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_addr_3_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="kernel_addr_4_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="kernel_addr_5_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="kernel_addr_6_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="kernel_addr_7_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kernel_addr_8_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="lineBuff_val_1_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="0" slack="0"/>
<pin id="528" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="529" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="530" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
<pin id="531" dir="1" index="7" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/2 StgValue_96/3 lineBuff_val_1_load_1/4 lineBuff_val_1_load_2/4 lineBuff_val_1_load_3/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="lineBuff_val_2_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="0" slack="0"/>
<pin id="546" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="547" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="548" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
<pin id="549" dir="1" index="7" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/2 StgValue_97/3 lineBuff_val_2_load_1/4 lineBuff_val_2_load_2/4 lineBuff_val_2_load_3/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="1"/>
<pin id="479" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="480" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="481" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="8" slack="1"/>
<pin id="482" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/2 kernel_load_2/3 kernel_load_3/3 kernel_load_4/4 kernel_load_5/4 kernel_load_6/5 kernel_load_7/5 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lineBuff_val_0_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="1"/>
<pin id="487" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="0" slack="0"/>
<pin id="510" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="511" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="512" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="8" slack="0"/>
<pin id="513" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_94/3 lineBuff_val_0_load/4 lineBuff_val_0_load_1/4 lineBuff_val_0_load_2/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="lineBuff_val_0_addr_1_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lineBuff_val_0_addr_2_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_2/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="lineBuff_val_1_addr_1_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="lineBuff_val_1_addr_2_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_2/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lineBuff_val_2_addr_1_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="lineBuff_val_2_addr_2_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_2/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="lineBuff_val_0_addr_3_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_3/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="lineBuff_val_1_addr_3_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_3/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lineBuff_val_2_addr_3_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_3/5 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_dest_V_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="1"/>
<pin id="574" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_dest_V_1_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="6" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_id_V_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="1"/>
<pin id="587" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_id_V_1_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="5" slack="1"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_user_V_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="1"/>
<pin id="600" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_user_V_1_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="2" slack="1"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_strb_V_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_strb_V_1_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="1" slack="1"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_keep_V_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_keep_V_1_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="1" slack="1"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="idxCol_assign_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_assign (phireg) "/>
</bind>
</comp>

<comp id="641" class="1004" name="idxCol_assign_phi_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="32" slack="1"/>
<pin id="645" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxCol_assign/2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="idxRow_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="653" class="1004" name="idxRow_phi_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="656" dir="0" index="2" bw="32" slack="1"/>
<pin id="657" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="658" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="pixConvolved_assign_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_assign (phireg) "/>
</bind>
</comp>

<comp id="665" class="1004" name="pixConvolved_assign_phi_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="32" slack="1"/>
<pin id="669" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="670" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved_assign/2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="countWait_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="19" slack="1"/>
<pin id="675" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="677" class="1004" name="countWait_phi_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="2" bw="19" slack="1"/>
<pin id="681" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="682" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="countWait_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="1"/>
<pin id="687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="689" class="1004" name="countWait_1_phi_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="692" dir="0" index="2" bw="1" slack="1"/>
<pin id="693" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="694" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/13 "/>
</bind>
</comp>

<comp id="696" class="1005" name="reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="2"/>
<pin id="698" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="2"/>
<pin id="702" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_5 "/>
</bind>
</comp>

<comp id="704" class="1005" name="reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_2 kernel_load_6 kernel_load_8 "/>
</bind>
</comp>

<comp id="708" class="1005" name="reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_3 kernel_load_7 "/>
</bind>
</comp>

<comp id="712" class="1005" name="reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_1 lineBuff_val_1_load_3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sel_tmp2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sel_tmp5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sel_tmp8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="3" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="exitcond2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="19" slack="0"/>
<pin id="737" dir="0" index="1" bw="19" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="19" slack="0"/>
<pin id="749" dir="0" index="1" bw="11" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_data_V_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="24" slack="0"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_keep_V_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="24" slack="0"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_strb_V_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="24" slack="0"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_user_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="24" slack="0"/>
<pin id="768" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_id_V_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="24" slack="0"/>
<pin id="772" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_dest_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="24" slack="0"/>
<pin id="776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_7_0_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_i/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="pixConvolved_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="2"/>
<pin id="788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_7_0_1_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_1_i/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="val_0_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_i/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_1_0_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="2"/>
<pin id="804" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_0_i/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="window_val_0_0_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_0/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="val_0_1_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_1_i/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_1_0_1_i_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="2"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_0_1_i/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="window_val_0_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_1/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="col_assign_0_2_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="3"/>
<pin id="829" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_0_2_i/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_7_0_2_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_2_i/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_9_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_10_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="val_0_2_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_2_i/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_1_0_2_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="2"/>
<pin id="853" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_0_2_i/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="window_val_0_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_2/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="val_1_i_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_i/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_1_1_i_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="2"/>
<pin id="867" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_1_i/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="window_val_1_0_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_0/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="31" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="4"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="0" index="3" bw="6" slack="0"/>
<pin id="880" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_5_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="31" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="4"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="31" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="or_cond_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp4_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="0" index="1" bw="16" slack="1"/>
<pin id="916" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_11_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_12_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sel_tmp1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="2"/>
<pin id="928" dir="0" index="2" bw="32" slack="4"/>
<pin id="929" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sel_tmp3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="5"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sel_tmp4_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="2"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="4"/>
<pin id="946" dir="0" index="1" bw="10" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="idxCol_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="4"/>
<pin id="953" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="idxCol_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="phitmp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="19" slack="4"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="val_25_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="2"/>
<pin id="972" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_25_i/7 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_1_2_i_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="1"/>
<pin id="975" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_2_i/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="window_val_2_0_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_0/7 "/>
</bind>
</comp>

<comp id="983" class="1004" name="val_25_1_i_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="2"/>
<pin id="985" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_25_1_i/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_1_2_1_i_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="1"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_2_1_i/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="window_val_2_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="0"/>
<pin id="993" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_1/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_29_0_1_i_i_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="2"/>
<pin id="1004" dir="0" index="1" bw="8" slack="2"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_0_1_i_i/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="valInWindow_0_minVal_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="2"/>
<pin id="1009" dir="0" index="2" bw="8" slack="2"/>
<pin id="1010" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_29_0_2_i_i_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="1"/>
<pin id="1014" dir="0" index="1" bw="8" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_0_2_i_i/7 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="valInWindow_0_minVal_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="1"/>
<pin id="1020" dir="0" index="2" bw="8" slack="0"/>
<pin id="1021" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1/7 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_29_1_i_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="1"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_1_i_i/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="valInWindow_0_minVal_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="1"/>
<pin id="1032" dir="0" index="2" bw="8" slack="0"/>
<pin id="1033" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_2/7 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_15_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_16_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="0"/>
<pin id="1042" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_35_0_1_i_i_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="2"/>
<pin id="1046" dir="0" index="1" bw="8" slack="2"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_0_1_i_i/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="valInWindow_0_maxVal_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="2"/>
<pin id="1051" dir="0" index="2" bw="8" slack="2"/>
<pin id="1052" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_35_0_2_i_i_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="1"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_0_2_i_i/7 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="valInWindow_0_maxVal_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="8" slack="1"/>
<pin id="1062" dir="0" index="2" bw="8" slack="0"/>
<pin id="1063" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_35_1_i_i_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_1_i_i/7 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="valInWindow_0_maxVal_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="1"/>
<pin id="1074" dir="0" index="2" bw="8" slack="0"/>
<pin id="1075" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_2/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="val_1_1_i_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="3"/>
<pin id="1080" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_1_i/8 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_1_1_1_i_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="3"/>
<pin id="1083" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_1_1_i/8 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="window_val_1_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_1/8 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="val_1_2_i_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="2"/>
<pin id="1093" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_2_i/8 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_1_1_2_i_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="3"/>
<pin id="1097" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_1_2_i/8 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="window_val_1_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="0"/>
<pin id="1102" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_2/8 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="0"/>
<pin id="1107" dir="0" index="1" bw="16" slack="0"/>
<pin id="1108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="1"/>
<pin id="1113" dir="0" index="1" bw="16" slack="0"/>
<pin id="1114" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_13_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="0"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_29_1_1_i_i_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="0"/>
<pin id="1122" dir="0" index="1" bw="8" slack="1"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_1_1_i_i/8 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="valInWindow_0_minVal_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="8" slack="0"/>
<pin id="1128" dir="0" index="2" bw="8" slack="1"/>
<pin id="1129" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_3/8 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_14_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="0"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_35_1_1_i_i_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="1"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_1_1_i_i/8 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="valInWindow_0_maxVal_3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="8" slack="0"/>
<pin id="1144" dir="0" index="2" bw="8" slack="1"/>
<pin id="1145" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_3/8 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sel_tmp6_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="2"/>
<pin id="1150" dir="0" index="1" bw="1" slack="7"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/8 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sel_tmp7_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="32" slack="4"/>
<pin id="1155" dir="0" index="2" bw="32" slack="2"/>
<pin id="1156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/8 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sel_tmp9_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="2"/>
<pin id="1160" dir="0" index="1" bw="1" slack="7"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/8 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="pixConvolved_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="4"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_1/8 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="pixConvolved_2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="2"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="0" index="2" bw="1" slack="0"/>
<pin id="1173" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/8 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="val_25_2_i_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="3"/>
<pin id="1178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_25_2_i/9 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_1_2_2_i_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="2"/>
<pin id="1181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_2_2_i/9 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="window_val_2_2_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_2/9 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp5_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="0"/>
<pin id="1191" dir="0" index="1" bw="16" slack="3"/>
<pin id="1192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp6_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="3"/>
<pin id="1196" dir="0" index="1" bw="16" slack="0"/>
<pin id="1197" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_29_1_2_i_i_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="1"/>
<pin id="1201" dir="0" index="1" bw="8" slack="1"/>
<pin id="1202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_1_2_i_i/9 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="valInWindow_0_minVal_4_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="1"/>
<pin id="1206" dir="0" index="2" bw="8" slack="1"/>
<pin id="1207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_4/9 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_29_2_i_i_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="2"/>
<pin id="1211" dir="0" index="1" bw="8" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_2_i_i/9 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="valInWindow_0_minVal_5_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="8" slack="2"/>
<pin id="1217" dir="0" index="2" bw="8" slack="0"/>
<pin id="1218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_5/9 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_29_2_1_i_i_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="2"/>
<pin id="1223" dir="0" index="1" bw="8" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_2_1_i_i/9 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="valInWindow_0_minVal_6_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="2"/>
<pin id="1229" dir="0" index="2" bw="8" slack="0"/>
<pin id="1230" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_6/9 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_17_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="16" slack="0"/>
<pin id="1235" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="tmp_35_1_2_i_i_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="0" index="1" bw="8" slack="1"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_1_2_i_i/9 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="valInWindow_0_maxVal_4_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="8" slack="1"/>
<pin id="1244" dir="0" index="2" bw="8" slack="1"/>
<pin id="1245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_4/9 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_35_2_i_i_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="2"/>
<pin id="1249" dir="0" index="1" bw="8" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_2_i_i/9 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="valInWindow_0_maxVal_5_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="2"/>
<pin id="1255" dir="0" index="2" bw="8" slack="0"/>
<pin id="1256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_5/9 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_35_2_1_i_i_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="2"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_2_1_i_i/9 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="valInWindow_0_maxVal_6_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="8" slack="2"/>
<pin id="1267" dir="0" index="2" bw="8" slack="0"/>
<pin id="1268" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_6/9 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="4"/>
<pin id="1273" dir="0" index="1" bw="16" slack="1"/>
<pin id="1274" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/10 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="valOutput_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="2"/>
<pin id="1277" dir="0" index="1" bw="16" slack="0"/>
<pin id="1278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="valOutput/10 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_tr_i_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="0"/>
<pin id="1282" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_tr_i/10 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_6_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="16" slack="0"/>
<pin id="1287" dir="0" index="2" bw="5" slack="0"/>
<pin id="1288" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="p_neg_i_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="0"/>
<pin id="1294" dir="0" index="1" bw="16" slack="0"/>
<pin id="1295" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i/10 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_4_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="14" slack="0"/>
<pin id="1300" dir="0" index="1" bw="17" slack="0"/>
<pin id="1301" dir="0" index="2" bw="3" slack="0"/>
<pin id="1302" dir="0" index="3" bw="6" slack="0"/>
<pin id="1303" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_2_i_cast_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="14" slack="0"/>
<pin id="1310" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast/10 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_4_i_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="13" slack="0"/>
<pin id="1314" dir="0" index="1" bw="16" slack="0"/>
<pin id="1315" dir="0" index="2" bw="3" slack="0"/>
<pin id="1316" dir="0" index="3" bw="5" slack="0"/>
<pin id="1317" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/10 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_6_i_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="14" slack="0"/>
<pin id="1325" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/10 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="idxRow_2_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1330" dir="0" index="1" bw="32" slack="8"/>
<pin id="1331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/10 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="idxRow_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="4"/>
<pin id="1336" dir="0" index="1" bw="32" slack="8"/>
<pin id="1337" dir="0" index="2" bw="32" slack="0"/>
<pin id="1338" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/10 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_5_i_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="13" slack="1"/>
<pin id="1343" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_i/11 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="tmp_7_i_cast_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="13" slack="0"/>
<pin id="1346" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_cast/11 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="valOutput_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="0" index="1" bw="15" slack="1"/>
<pin id="1351" dir="0" index="2" bw="14" slack="0"/>
<pin id="1352" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutput_1/11 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_7_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="15" slack="0"/>
<pin id="1356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_8_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="15" slack="0"/>
<pin id="1361" dir="0" index="2" bw="5" slack="0"/>
<pin id="1362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="p_i_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="0"/>
<pin id="1368" dir="0" index="1" bw="1" slack="0"/>
<pin id="1369" dir="0" index="2" bw="8" slack="0"/>
<pin id="1370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="tmp_29_2_2_i_i_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="2"/>
<pin id="1376" dir="0" index="1" bw="8" slack="2"/>
<pin id="1377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_2_2_i_i/11 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="valInWindow_0_minVal_7_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="0"/>
<pin id="1380" dir="0" index="1" bw="8" slack="2"/>
<pin id="1381" dir="0" index="2" bw="8" slack="2"/>
<pin id="1382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_7/11 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_35_2_2_i_i_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="2"/>
<pin id="1386" dir="0" index="1" bw="8" slack="2"/>
<pin id="1387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_2_2_i_i/11 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="valInWindow_0_maxVal_7_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="8" slack="2"/>
<pin id="1391" dir="0" index="2" bw="8" slack="2"/>
<pin id="1392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_7/11 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sel_tmp_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="5"/>
<pin id="1396" dir="0" index="1" bw="8" slack="0"/>
<pin id="1397" dir="0" index="2" bw="1" slack="0"/>
<pin id="1398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/11 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="sel_tmp10_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="3"/>
<pin id="1403" dir="0" index="1" bw="8" slack="0"/>
<pin id="1404" dir="0" index="2" bw="8" slack="0"/>
<pin id="1405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/11 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_data_V_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="3"/>
<pin id="1410" dir="0" index="1" bw="8" slack="0"/>
<pin id="1411" dir="0" index="2" bw="8" slack="0"/>
<pin id="1412" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/11 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="exitcond_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="0"/>
<pin id="1418" dir="0" index="1" bw="10" slack="0"/>
<pin id="1419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="countWait_2_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="0"/>
<pin id="1424" dir="0" index="1" bw="1" slack="0"/>
<pin id="1425" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/13 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="kernel_addr_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="4" slack="1"/>
<pin id="1430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1433" class="1005" name="kernel_addr_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="4" slack="1"/>
<pin id="1435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="kernel_addr_2_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="2"/>
<pin id="1440" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="kernel_addr_3_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="4" slack="2"/>
<pin id="1445" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="kernel_addr_4_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="4" slack="3"/>
<pin id="1450" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="kernel_addr_5_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="3"/>
<pin id="1455" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="kernel_addr_6_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="4" slack="4"/>
<pin id="1460" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="kernel_addr_7_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="4" slack="4"/>
<pin id="1465" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="kernel_addr_8_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="4" slack="5"/>
<pin id="1470" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="sel_tmp2_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="5"/>
<pin id="1475" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="sel_tmp5_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="7"/>
<pin id="1480" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="sel_tmp8_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="7"/>
<pin id="1485" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="exitcond2_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_i_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="64" slack="1"/>
<pin id="1494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1497" class="1005" name="lineBuff_val_1_addr_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="9" slack="1"/>
<pin id="1499" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="1502" class="1005" name="lineBuff_val_2_addr_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="9" slack="1"/>
<pin id="1504" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp_3_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="9"/>
<pin id="1509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_keep_V_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_strb_V_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_user_V_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="2" slack="1"/>
<pin id="1525" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_id_V_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="5" slack="1"/>
<pin id="1531" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1535" class="1005" name="tmp_dest_V_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="6" slack="1"/>
<pin id="1537" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1541" class="1005" name="lineBuff_val_0_addr_1_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="9" slack="1"/>
<pin id="1543" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="pixConvolved_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="2"/>
<pin id="1548" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pixConvolved "/>
</bind>
</comp>

<comp id="1554" class="1005" name="lineBuff_val_0_addr_2_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="9" slack="1"/>
<pin id="1556" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_2 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="lineBuff_val_1_addr_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="9" slack="1"/>
<pin id="1561" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="lineBuff_val_1_addr_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="9" slack="1"/>
<pin id="1566" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_2 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="lineBuff_val_2_addr_1_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="9" slack="1"/>
<pin id="1571" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="lineBuff_val_2_addr_2_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="9" slack="1"/>
<pin id="1576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_2 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="window_val_0_0_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="16" slack="1"/>
<pin id="1581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_0 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="window_val_0_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="16" slack="1"/>
<pin id="1586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_1 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="lineBuff_val_0_addr_3_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="9" slack="1"/>
<pin id="1591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="lineBuff_val_1_load_2_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="3"/>
<pin id="1596" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_2 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="lineBuff_val_1_addr_3_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="9" slack="1"/>
<pin id="1601" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="lineBuff_val_2_load_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="2"/>
<pin id="1606" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="lineBuff_val_2_load_2_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="2"/>
<pin id="1611" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_2 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="lineBuff_val_2_addr_3_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="9" slack="1"/>
<pin id="1616" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_3 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="tmp_9_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="8" slack="2"/>
<pin id="1621" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="tmp_10_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="8" slack="2"/>
<pin id="1629" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="window_val_0_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="3"/>
<pin id="1637" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="window_val_0_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="window_val_1_0_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="16" slack="3"/>
<pin id="1642" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="window_val_1_0 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="lineBuff_val_2_load_3_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="8" slack="3"/>
<pin id="1647" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_3 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="or_cond_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="2"/>
<pin id="1652" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1656" class="1005" name="tmp4_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="16" slack="4"/>
<pin id="1658" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="tmp_11_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="1"/>
<pin id="1663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_12_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="1"/>
<pin id="1671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="sel_tmp3_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="sel_tmp4_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="2"/>
<pin id="1684" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="tmp_2_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="2"/>
<pin id="1689" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="idxCol_1_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="phitmp_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="19" slack="1"/>
<pin id="1700" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="16" slack="1"/>
<pin id="1705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="valInWindow_0_minVal_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="1"/>
<pin id="1710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_2 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="tmp_15_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="2"/>
<pin id="1716" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="tmp_16_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="8" slack="2"/>
<pin id="1724" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="valInWindow_0_maxVal_2_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="8" slack="1"/>
<pin id="1732" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_2 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="tmp3_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="16" slack="2"/>
<pin id="1738" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="valInWindow_0_minVal_3_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="8" slack="1"/>
<pin id="1743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_3 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="tmp_14_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="8" slack="1"/>
<pin id="1749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="valInWindow_0_maxVal_3_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="8" slack="1"/>
<pin id="1757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_3 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="sel_tmp6_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="1" slack="1"/>
<pin id="1763" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp6 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="sel_tmp9_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="1"/>
<pin id="1768" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="pixConvolved_2_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="32" slack="1"/>
<pin id="1773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="tmp6_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="16" slack="1"/>
<pin id="1778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="valInWindow_0_minVal_6_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="8" slack="2"/>
<pin id="1783" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_6 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="tmp_17_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="8" slack="2"/>
<pin id="1789" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="valInWindow_0_maxVal_6_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="8" slack="2"/>
<pin id="1797" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_6 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="tmp_6_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="1"/>
<pin id="1803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="tmp_4_i_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="13" slack="1"/>
<pin id="1808" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1811" class="1005" name="tmp_6_i_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="15" slack="1"/>
<pin id="1813" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="1816" class="1005" name="idxRow_1_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="1"/>
<pin id="1818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="countWait_2_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="10" slack="0"/>
<pin id="1826" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="317"><net_src comp="218" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="218" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="218" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="216" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="342"><net_src comp="262" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="346"><net_src comp="6" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="347"><net_src comp="8" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="332" pin=6"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="332" pin=7"/></net>

<net id="367"><net_src comp="300" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="368"><net_src comp="14" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="350" pin=4"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="350" pin=5"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="350" pin=6"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="350" pin=7"/></net>

<net id="375"><net_src comp="302" pin="0"/><net_sink comp="350" pin=12"/></net>

<net id="376"><net_src comp="298" pin="0"/><net_sink comp="350" pin=8"/></net>

<net id="377"><net_src comp="312" pin="0"/><net_sink comp="350" pin=12"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="226" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="226" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="226" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="218" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="226" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="228" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="226" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="230" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="226" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="232" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="226" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="234" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="226" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="236" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="226" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="238" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="226" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="240" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="226" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="226" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="488"><net_src comp="226" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="456" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="468" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="502"><net_src comp="226" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="497" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="509"><net_src comp="226" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="520"><net_src comp="226" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="527"><net_src comp="226" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="538"><net_src comp="226" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="545"><net_src comp="226" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="556"><net_src comp="226" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="563"><net_src comp="226" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="558" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="570"><net_src comp="226" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="565" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="575"><net_src comp="244" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="350" pin=14"/></net>

<net id="583"><net_src comp="572" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="577" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="588"><net_src comp="246" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="350" pin=13"/></net>

<net id="596"><net_src comp="585" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="590" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="601"><net_src comp="248" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="350" pin=11"/></net>

<net id="609"><net_src comp="598" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="603" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="614"><net_src comp="250" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="622"><net_src comp="611" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="627"><net_src comp="250" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="350" pin=9"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="629" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="640"><net_src comp="36" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="641" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="652"><net_src comp="36" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="653" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="665" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="676"><net_src comp="252" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="683"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="677" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="688"><net_src comp="304" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="685" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="474" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="474" pin="7"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="474" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="474" pin="7"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="456" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="456" pin="7"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="326" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="36" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="326" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="242" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="326" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="46" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="677" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="254" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="641" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="751"><net_src comp="677" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="260" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="332" pin="8"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="761"><net_src comp="332" pin="8"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="332" pin="8"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="332" pin="8"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="332" pin="8"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="332" pin="8"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="661" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="789"><net_src comp="242" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="661" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="801"><net_src comp="489" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="696" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="798" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="489" pin="7"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="700" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="812" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="46" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="661" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="842"><net_src comp="806" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="820" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="489" pin="7"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="704" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="847" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="712" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="708" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="861" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="881"><net_src comp="266" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="649" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="242" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="268" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="889"><net_src comp="875" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="270" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="897"><net_src comp="266" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="637" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="242" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="268" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="905"><net_src comp="891" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="270" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="885" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="920"><net_src comp="855" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="869" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="907" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="661" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="907" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="925" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="637" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="272" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="242" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="637" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="944" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="36" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="673" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="252" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="976"><net_src comp="704" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="973" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="970" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="989"><net_src comp="708" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="983" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="977" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1011"><net_src comp="1002" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="1006" pin="3"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="1006" pin="3"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1017" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1017" pin="3"/><net_sink comp="1029" pin=2"/></net>

<net id="1039"><net_src comp="977" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="990" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1053"><net_src comp="1044" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1058"><net_src comp="1048" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1048" pin="3"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1059" pin="3"/><net_sink comp="1071" pin=2"/></net>

<net id="1084"><net_src comp="696" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1078" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="712" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="700" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1091" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1085" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="1085" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1130"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1116" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1099" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1116" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1146"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1116" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1157"><net_src comp="1148" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1167"><net_src comp="1158" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="1152" pin="3"/><net_sink comp="1162" pin=2"/></net>

<net id="1174"><net_src comp="1162" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1175"><net_src comp="36" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1182"><net_src comp="704" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1176" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="1189" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1208"><net_src comp="1199" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1213"><net_src comp="1203" pin="3"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="1203" pin="3"/><net_sink comp="1214" pin=2"/></net>

<net id="1225"><net_src comp="1214" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1214" pin="3"/><net_sink comp="1226" pin=2"/></net>

<net id="1236"><net_src comp="1183" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1246"><net_src comp="1237" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1251"><net_src comp="1241" pin="3"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="1247" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1241" pin="3"/><net_sink comp="1252" pin=2"/></net>

<net id="1263"><net_src comp="1252" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="1259" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="1252" pin="3"/><net_sink comp="1264" pin=2"/></net>

<net id="1279"><net_src comp="1271" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1289"><net_src comp="274" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="1275" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1291"><net_src comp="276" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1296"><net_src comp="278" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1280" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1304"><net_src comp="280" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="1292" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1306"><net_src comp="282" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1307"><net_src comp="48" pin="0"/><net_sink comp="1298" pin=3"/></net>

<net id="1311"><net_src comp="1298" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1318"><net_src comp="284" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="1275" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1320"><net_src comp="282" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1321"><net_src comp="276" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1326"><net_src comp="286" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1308" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="242" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="649" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1339"><net_src comp="649" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1340"><net_src comp="1328" pin="2"/><net_sink comp="1334" pin=2"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1353"><net_src comp="1344" pin="1"/><net_sink comp="1348" pin=2"/></net>

<net id="1357"><net_src comp="1348" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1363"><net_src comp="294" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="1348" pin="3"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="296" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1371"><net_src comp="1358" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="298" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="1354" pin="1"/><net_sink comp="1366" pin=2"/></net>

<net id="1383"><net_src comp="1374" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1393"><net_src comp="1384" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1399"><net_src comp="1366" pin="3"/><net_sink comp="1394" pin=1"/></net>

<net id="1400"><net_src comp="298" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1406"><net_src comp="1378" pin="3"/><net_sink comp="1401" pin=1"/></net>

<net id="1407"><net_src comp="1394" pin="3"/><net_sink comp="1401" pin=2"/></net>

<net id="1413"><net_src comp="1388" pin="3"/><net_sink comp="1408" pin=1"/></net>

<net id="1414"><net_src comp="1401" pin="3"/><net_sink comp="1408" pin=2"/></net>

<net id="1415"><net_src comp="1408" pin="3"/><net_sink comp="350" pin=8"/></net>

<net id="1420"><net_src comp="689" pin="4"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="306" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1426"><net_src comp="689" pin="4"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="310" pin="0"/><net_sink comp="1422" pin=1"/></net>

<net id="1431"><net_src comp="378" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1436"><net_src comp="386" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1441"><net_src comp="394" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1446"><net_src comp="402" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1451"><net_src comp="410" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1456"><net_src comp="418" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1461"><net_src comp="426" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1466"><net_src comp="434" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1471"><net_src comp="442" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1476"><net_src comp="717" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1481"><net_src comp="723" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1486"><net_src comp="729" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1491"><net_src comp="735" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="741" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1500"><net_src comp="450" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1505"><net_src comp="462" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1510"><net_src comp="747" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1514"><net_src comp="758" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="350" pin=9"/></net>

<net id="1520"><net_src comp="762" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="1526"><net_src comp="766" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="350" pin=11"/></net>

<net id="1532"><net_src comp="770" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="350" pin=13"/></net>

<net id="1538"><net_src comp="774" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="350" pin=14"/></net>

<net id="1544"><net_src comp="497" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1549"><net_src comp="785" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1552"><net_src comp="1546" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1553"><net_src comp="1546" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1557"><net_src comp="504" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1562"><net_src comp="515" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1567"><net_src comp="522" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1572"><net_src comp="533" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1577"><net_src comp="540" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1582"><net_src comp="806" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1587"><net_src comp="820" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1592"><net_src comp="551" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1597"><net_src comp="456" pin="7"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1602"><net_src comp="558" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1607"><net_src comp="468" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1612"><net_src comp="468" pin="7"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1617"><net_src comp="565" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1622"><net_src comp="839" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1625"><net_src comp="1619" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1626"><net_src comp="1619" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="1630"><net_src comp="843" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1634"><net_src comp="1627" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1638"><net_src comp="855" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1643"><net_src comp="869" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1648"><net_src comp="468" pin="7"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1653"><net_src comp="907" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1659"><net_src comp="913" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1664"><net_src comp="917" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1667"><net_src comp="1661" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1668"><net_src comp="1661" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1672"><net_src comp="921" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1674"><net_src comp="1669" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1675"><net_src comp="1669" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1676"><net_src comp="1669" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1680"><net_src comp="932" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1685"><net_src comp="937" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1690"><net_src comp="944" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1692"><net_src comp="1687" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1696"><net_src comp="956" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1701"><net_src comp="964" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="1706"><net_src comp="996" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1711"><net_src comp="1029" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1713"><net_src comp="1708" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1717"><net_src comp="1036" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1720"><net_src comp="1714" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1721"><net_src comp="1714" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1725"><net_src comp="1040" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1728"><net_src comp="1722" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1729"><net_src comp="1722" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1733"><net_src comp="1071" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1739"><net_src comp="1111" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1744"><net_src comp="1125" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1746"><net_src comp="1741" pin="1"/><net_sink comp="1203" pin=2"/></net>

<net id="1750"><net_src comp="1132" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1753"><net_src comp="1747" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1754"><net_src comp="1747" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1758"><net_src comp="1141" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="1764"><net_src comp="1148" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1769"><net_src comp="1158" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1774"><net_src comp="1169" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="1779"><net_src comp="1194" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1784"><net_src comp="1226" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="1378" pin=2"/></net>

<net id="1790"><net_src comp="1233" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1792"><net_src comp="1787" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1793"><net_src comp="1787" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1794"><net_src comp="1787" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1798"><net_src comp="1264" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="1388" pin=2"/></net>

<net id="1804"><net_src comp="1284" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1809"><net_src comp="1312" pin="4"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1814"><net_src comp="1322" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1819"><net_src comp="1334" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="1827"><net_src comp="1422" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="689" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {11 13 }
	Port: outStream_V_keep_V | {11 13 }
	Port: outStream_V_strb_V | {11 13 }
	Port: outStream_V_user_V | {11 13 }
	Port: outStream_V_last_V | {11 13 }
	Port: outStream_V_id_V | {11 13 }
	Port: outStream_V_dest_V | {11 13 }
 - Input state : 
	Port: processImage : inStream_V_data_V | {3 }
	Port: processImage : inStream_V_keep_V | {3 }
	Port: processImage : inStream_V_strb_V | {3 }
	Port: processImage : inStream_V_user_V | {3 }
	Port: processImage : inStream_V_last_V | {3 }
	Port: processImage : inStream_V_id_V | {3 }
	Port: processImage : inStream_V_dest_V | {3 }
	Port: processImage : kernel | {2 3 4 5 6 7 }
	Port: processImage : operation | {1 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond2 : 1
		StgValue_75 : 2
		tmp_i : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
		tmp_3 : 1
		StgValue_84 : 2
	State 3
		StgValue_94 : 1
		StgValue_96 : 1
		StgValue_97 : 1
	State 4
		lineBuff_val_0_addr_1 : 1
		lineBuff_val_0_load : 2
		tmp_7_0_1_i : 1
		lineBuff_val_0_addr_2 : 2
		lineBuff_val_0_load_1 : 3
		lineBuff_val_1_addr_1 : 1
		lineBuff_val_1_load_1 : 2
		lineBuff_val_1_addr_2 : 2
		lineBuff_val_1_load_2 : 3
		lineBuff_val_2_addr_1 : 1
		lineBuff_val_2_load_1 : 2
		lineBuff_val_2_addr_2 : 2
		lineBuff_val_2_load_2 : 3
	State 5
		val_0_i : 1
		window_val_0_0 : 2
		val_0_1_i : 1
		window_val_0_1 : 2
		tmp_7_0_2_i : 1
		lineBuff_val_0_addr_3 : 2
		lineBuff_val_0_load_2 : 3
		lineBuff_val_1_addr_3 : 2
		lineBuff_val_1_load_3 : 3
		lineBuff_val_2_addr_3 : 2
		lineBuff_val_2_load_3 : 3
		tmp_9 : 3
		tmp_10 : 3
	State 6
		val_0_2_i : 1
		window_val_0_2 : 2
		window_val_1_0 : 1
		icmp : 1
		icmp4 : 1
		or_cond : 2
		tmp_11 : 3
		tmp_12 : 2
		sel_tmp1 : 2
		sel_tmp3 : 2
		sel_tmp4 : 2
		idxCol_1 : 1
		empty_29 : 1
	State 7
		window_val_2_0 : 1
		window_val_2_1 : 1
		tmp1 : 2
		valInWindow_0_minVal : 1
		tmp_29_0_2_i_i : 2
		valInWindow_0_minVal_1 : 3
		tmp_29_1_i_i : 4
		valInWindow_0_minVal_2 : 5
		tmp_15 : 2
		tmp_16 : 2
		valInWindow_0_maxVal : 1
		tmp_35_0_2_i_i : 2
		valInWindow_0_maxVal_1 : 3
		tmp_35_1_i_i : 4
		valInWindow_0_maxVal_2 : 5
	State 8
		window_val_1_1 : 1
		window_val_1_2 : 1
		tmp2 : 2
		tmp3 : 3
		tmp_13 : 2
		tmp_29_1_1_i_i : 3
		valInWindow_0_minVal_3 : 4
		tmp_14 : 2
		tmp_35_1_1_i_i : 3
		valInWindow_0_maxVal_3 : 4
		pixConvolved_1 : 1
		pixConvolved_2 : 2
	State 9
		window_val_2_2 : 1
		tmp5 : 2
		tmp6 : 3
		valInWindow_0_minVal_4 : 1
		tmp_29_2_i_i : 2
		valInWindow_0_minVal_5 : 3
		tmp_29_2_1_i_i : 4
		valInWindow_0_minVal_6 : 5
		tmp_17 : 2
		valInWindow_0_maxVal_4 : 1
		tmp_35_2_i_i : 2
		valInWindow_0_maxVal_5 : 3
		tmp_35_2_1_i_i : 4
		valInWindow_0_maxVal_6 : 5
	State 10
		valOutput : 1
		tmp_tr_i : 2
		tmp_6 : 2
		p_neg_i : 3
		tmp_4 : 4
		tmp_2_i_cast : 5
		tmp_4_i : 2
		tmp_6_i : 6
		idxRow_1 : 1
	State 11
		tmp_7_i_cast : 1
		valOutput_1 : 2
		tmp_7 : 3
		tmp_8 : 3
		p_i : 4
		valInWindow_0_minVal_7 : 1
		valInWindow_0_maxVal_7 : 1
		sel_tmp : 5
		sel_tmp10 : 6
		tmp_data_V : 7
		StgValue_261 : 8
	State 12
	State 13
		exitcond : 1
		countWait_2 : 1
		StgValue_268 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         sel_tmp1_fu_925        |    0    |    0    |    32   |
|          |         sel_tmp4_fu_937        |    0    |    0    |    32   |
|          |         idxCol_1_fu_956        |    0    |    0    |    32   |
|          |  valInWindow_0_minVal_fu_1006  |    0    |    0    |    8    |
|          | valInWindow_0_minVal_1_fu_1017 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_2_fu_1029 |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_fu_1048  |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_1_fu_1059 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_2_fu_1071 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_3_fu_1125 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_3_fu_1141 |    0    |    0    |    8    |
|          |        sel_tmp7_fu_1152        |    0    |    0    |    32   |
|          |     pixConvolved_1_fu_1162     |    0    |    0    |    32   |
|  select  |     pixConvolved_2_fu_1169     |    0    |    0    |    32   |
|          | valInWindow_0_minVal_4_fu_1203 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_5_fu_1214 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_6_fu_1226 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_4_fu_1241 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_5_fu_1252 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_6_fu_1264 |    0    |    0    |    8    |
|          |        idxRow_1_fu_1334        |    0    |    0    |    32   |
|          |       valOutput_1_fu_1348      |    0    |    0    |    15   |
|          |           p_i_fu_1366          |    0    |    0    |    8    |
|          | valInWindow_0_minVal_7_fu_1378 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_7_fu_1388 |    0    |    0    |    8    |
|          |         sel_tmp_fu_1394        |    0    |    0    |    8    |
|          |        sel_tmp10_fu_1401       |    0    |    0    |    8    |
|          |       tmp_data_V_fu_1408       |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |      window_val_0_0_fu_806     |    0    |    0    |    41   |
|          |      window_val_0_1_fu_820     |    0    |    0    |    41   |
|          |      window_val_0_2_fu_855     |    0    |    0    |    41   |
|          |      window_val_1_0_fu_869     |    0    |    0    |    41   |
|    mul   |      window_val_2_0_fu_977     |    0    |    0    |    41   |
|          |      window_val_2_1_fu_990     |    0    |    0    |    41   |
|          |     window_val_1_1_fu_1085     |    0    |    0    |    41   |
|          |     window_val_1_2_fu_1099     |    0    |    0    |    41   |
|          |     window_val_2_2_fu_1183     |    0    |    0    |    41   |
|----------|--------------------------------|---------|---------|---------|
|          |       pixConvolved_fu_785      |    0    |    0    |    39   |
|          |     col_assign_0_2_i_fu_826    |    0    |    0    |    39   |
|          |           tmp4_fu_913          |    0    |    0    |    23   |
|          |          idxCol_fu_950         |    0    |    0    |    39   |
|          |          phitmp_fu_964         |    0    |    0    |    26   |
|          |           tmp1_fu_996          |    0    |    0    |    23   |
|    add   |          tmp2_fu_1105          |    0    |    0    |    16   |
|          |          tmp3_fu_1111          |    0    |    0    |    16   |
|          |          tmp5_fu_1189          |    0    |    0    |    16   |
|          |          tmp6_fu_1194          |    0    |    0    |    16   |
|          |          tmp7_fu_1271          |    0    |    0    |    16   |
|          |        valOutput_fu_1275       |    0    |    0    |    16   |
|          |        idxRow_2_fu_1328        |    0    |    0    |    39   |
|          |       countWait_2_fu_1422      |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|          |         sel_tmp2_fu_717        |    0    |    0    |    18   |
|          |         sel_tmp5_fu_723        |    0    |    0    |    18   |
|          |         sel_tmp8_fu_729        |    0    |    0    |    18   |
|          |        exitcond2_fu_735        |    0    |    0    |    18   |
|          |          tmp_3_fu_747          |    0    |    0    |    18   |
|          |           icmp_fu_885          |    0    |    0    |    18   |
|          |          icmp4_fu_901          |    0    |    0    |    18   |
|          |          tmp_2_fu_944          |    0    |    0    |    18   |
|          |     tmp_29_0_1_i_i_fu_1002     |    0    |    0    |    11   |
|          |     tmp_29_0_2_i_i_fu_1012     |    0    |    0    |    11   |
|          |      tmp_29_1_i_i_fu_1024      |    0    |    0    |    11   |
|          |     tmp_35_0_1_i_i_fu_1044     |    0    |    0    |    11   |
|   icmp   |     tmp_35_0_2_i_i_fu_1054     |    0    |    0    |    11   |
|          |      tmp_35_1_i_i_fu_1066      |    0    |    0    |    11   |
|          |     tmp_29_1_1_i_i_fu_1120     |    0    |    0    |    11   |
|          |     tmp_35_1_1_i_i_fu_1136     |    0    |    0    |    11   |
|          |     tmp_29_1_2_i_i_fu_1199     |    0    |    0    |    11   |
|          |      tmp_29_2_i_i_fu_1209      |    0    |    0    |    11   |
|          |     tmp_29_2_1_i_i_fu_1221     |    0    |    0    |    11   |
|          |     tmp_35_1_2_i_i_fu_1237     |    0    |    0    |    11   |
|          |      tmp_35_2_i_i_fu_1247      |    0    |    0    |    11   |
|          |     tmp_35_2_1_i_i_fu_1259     |    0    |    0    |    11   |
|          |     tmp_29_2_2_i_i_fu_1374     |    0    |    0    |    11   |
|          |     tmp_35_2_2_i_i_fu_1384     |    0    |    0    |    11   |
|          |        exitcond_fu_1416        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         p_neg_i_fu_1292        |    0    |    0    |    23   |
|          |         tmp_6_i_fu_1322        |    0    |    0    |    19   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_cond_fu_907         |    0    |    0    |    2    |
|    and   |         sel_tmp3_fu_932        |    0    |    0    |    2    |
|          |        sel_tmp6_fu_1148        |    0    |    0    |    2    |
|          |        sel_tmp9_fu_1158        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |   operation_read_read_fu_326   |    0    |    0    |    0    |
|          |      empty_28_read_fu_332      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_350        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_i_fu_741          |    0    |    0    |    0    |
|          |        tmp_7_0_i_fu_778        |    0    |    0    |    0    |
|          |       tmp_7_0_1_i_fu_791       |    0    |    0    |    0    |
|          |         val_0_i_fu_798         |    0    |    0    |    0    |
|          |        val_0_1_i_fu_812        |    0    |    0    |    0    |
|          |       tmp_7_0_2_i_fu_832       |    0    |    0    |    0    |
|          |        val_0_2_i_fu_847        |    0    |    0    |    0    |
|   zext   |         val_1_i_fu_861         |    0    |    0    |    0    |
|          |         val_25_i_fu_970        |    0    |    0    |    0    |
|          |        val_25_1_i_fu_983       |    0    |    0    |    0    |
|          |        val_1_1_i_fu_1078       |    0    |    0    |    0    |
|          |        val_1_2_i_fu_1091       |    0    |    0    |    0    |
|          |       val_25_2_i_fu_1176       |    0    |    0    |    0    |
|          |      tmp_2_i_cast_fu_1308      |    0    |    0    |    0    |
|          |      tmp_7_i_cast_fu_1344      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_data_V_1_fu_753      |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_758       |    0    |    0    |    0    |
|extractvalue|        tmp_strb_V_fu_762       |    0    |    0    |    0    |
|          |        tmp_user_V_fu_766       |    0    |    0    |    0    |
|          |         tmp_id_V_fu_770        |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_774       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_1_0_i_fu_802        |    0    |    0    |    0    |
|          |       tmp_1_0_1_i_fu_816       |    0    |    0    |    0    |
|          |       tmp_1_0_2_i_fu_851       |    0    |    0    |    0    |
|          |        tmp_1_1_i_fu_865        |    0    |    0    |    0    |
|          |        tmp_1_2_i_fu_973        |    0    |    0    |    0    |
|   sext   |       tmp_1_2_1_i_fu_986       |    0    |    0    |    0    |
|          |       tmp_1_1_1_i_fu_1081      |    0    |    0    |    0    |
|          |       tmp_1_1_2_i_fu_1095      |    0    |    0    |    0    |
|          |       tmp_1_2_2_i_fu_1179      |    0    |    0    |    0    |
|          |        tmp_tr_i_fu_1280        |    0    |    0    |    0    |
|          |         tmp_5_i_fu_1341        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_839          |    0    |    0    |    0    |
|          |          tmp_10_fu_843         |    0    |    0    |    0    |
|          |          tmp_11_fu_917         |    0    |    0    |    0    |
|          |          tmp_12_fu_921         |    0    |    0    |    0    |
|   trunc  |         tmp_15_fu_1036         |    0    |    0    |    0    |
|          |         tmp_16_fu_1040         |    0    |    0    |    0    |
|          |         tmp_13_fu_1116         |    0    |    0    |    0    |
|          |         tmp_14_fu_1132         |    0    |    0    |    0    |
|          |         tmp_17_fu_1233         |    0    |    0    |    0    |
|          |          tmp_7_fu_1354         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_875          |    0    |    0    |    0    |
|partselect|          tmp_5_fu_891          |    0    |    0    |    0    |
|          |          tmp_4_fu_1298         |    0    |    0    |    0    |
|          |         tmp_4_i_fu_1312        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_6_fu_1284         |    0    |    0    |    0    |
|          |          tmp_8_fu_1358         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   1489  |
|----------|--------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      countWait_1_reg_685      |   10   |
|      countWait_2_reg_1824     |   10   |
|       countWait_reg_673       |   19   |
|       exitcond2_reg_1488      |    1   |
|       idxCol_1_reg_1693       |   32   |
|     idxCol_assign_reg_637     |   32   |
|       idxRow_1_reg_1816       |   32   |
|         idxRow_reg_649        |   32   |
|     kernel_addr_1_reg_1433    |    4   |
|     kernel_addr_2_reg_1438    |    4   |
|     kernel_addr_3_reg_1443    |    4   |
|     kernel_addr_4_reg_1448    |    4   |
|     kernel_addr_5_reg_1453    |    4   |
|     kernel_addr_6_reg_1458    |    4   |
|     kernel_addr_7_reg_1463    |    4   |
|     kernel_addr_8_reg_1468    |    4   |
|      kernel_addr_reg_1428     |    4   |
| lineBuff_val_0_addr_1_reg_1541|    9   |
| lineBuff_val_0_addr_2_reg_1554|    9   |
| lineBuff_val_0_addr_3_reg_1589|    9   |
| lineBuff_val_1_addr_1_reg_1559|    9   |
| lineBuff_val_1_addr_2_reg_1564|    9   |
| lineBuff_val_1_addr_3_reg_1599|    9   |
|  lineBuff_val_1_addr_reg_1497 |    9   |
| lineBuff_val_1_load_2_reg_1594|    8   |
| lineBuff_val_2_addr_1_reg_1569|    9   |
| lineBuff_val_2_addr_2_reg_1574|    9   |
| lineBuff_val_2_addr_3_reg_1614|    9   |
|  lineBuff_val_2_addr_reg_1502 |    9   |
| lineBuff_val_2_load_1_reg_1604|    8   |
| lineBuff_val_2_load_2_reg_1609|    8   |
| lineBuff_val_2_load_3_reg_1645|    8   |
|        or_cond_reg_1650       |    1   |
|        phitmp_reg_1698        |   19   |
|    pixConvolved_2_reg_1771    |   32   |
|  pixConvolved_assign_reg_661  |   32   |
|     pixConvolved_reg_1546     |   32   |
|            reg_696            |    8   |
|            reg_700            |    8   |
|            reg_704            |    8   |
|            reg_708            |    8   |
|            reg_712            |    8   |
|       sel_tmp2_reg_1473       |    1   |
|       sel_tmp3_reg_1677       |    1   |
|       sel_tmp4_reg_1682       |   32   |
|       sel_tmp5_reg_1478       |    1   |
|       sel_tmp6_reg_1761       |    1   |
|       sel_tmp8_reg_1483       |    1   |
|       sel_tmp9_reg_1766       |    1   |
|         tmp1_reg_1703         |   16   |
|         tmp3_reg_1736         |   16   |
|         tmp4_reg_1656         |   16   |
|         tmp6_reg_1776         |   16   |
|        tmp_10_reg_1627        |    8   |
|        tmp_11_reg_1661        |    8   |
|        tmp_12_reg_1669        |    8   |
|        tmp_14_reg_1747        |    8   |
|        tmp_15_reg_1714        |    8   |
|        tmp_16_reg_1722        |    8   |
|        tmp_17_reg_1787        |    8   |
|         tmp_2_reg_1687        |    1   |
|         tmp_3_reg_1507        |    1   |
|        tmp_4_i_reg_1806       |   13   |
|        tmp_6_i_reg_1811       |   15   |
|         tmp_6_reg_1801        |    1   |
|         tmp_9_reg_1619        |    8   |
|      tmp_dest_V_1_reg_572     |    6   |
|      tmp_dest_V_reg_1535      |    6   |
|         tmp_i_reg_1492        |   64   |
|       tmp_id_V_1_reg_585      |    5   |
|       tmp_id_V_reg_1529       |    5   |
|      tmp_keep_V_1_reg_624     |    1   |
|      tmp_keep_V_reg_1511      |    1   |
|      tmp_strb_V_1_reg_611     |    1   |
|      tmp_strb_V_reg_1517      |    1   |
|      tmp_user_V_1_reg_598     |    2   |
|      tmp_user_V_reg_1523      |    2   |
|valInWindow_0_maxVal_2_reg_1730|    8   |
|valInWindow_0_maxVal_3_reg_1755|    8   |
|valInWindow_0_maxVal_6_reg_1795|    8   |
|valInWindow_0_minVal_2_reg_1708|    8   |
|valInWindow_0_minVal_3_reg_1741|    8   |
|valInWindow_0_minVal_6_reg_1781|    8   |
|    window_val_0_0_reg_1579    |   16   |
|    window_val_0_1_reg_1584    |   16   |
|    window_val_0_2_reg_1635    |   16   |
|    window_val_1_0_reg_1640    |   16   |
+-------------------------------+--------+
|             Total             |   894  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_350      |  p8  |   2  |   8  |   16   ||    9    |
|       grp_write_fu_350      |  p9  |   2  |   1  |    2   ||    9    |
|       grp_write_fu_350      |  p10 |   2  |   1  |    2   ||    9    |
|       grp_write_fu_350      |  p11 |   2  |   2  |    4   ||    9    |
|       grp_write_fu_350      |  p12 |   2  |   1  |    2   |
|       grp_write_fu_350      |  p13 |   2  |   5  |   10   ||    9    |
|       grp_write_fu_350      |  p14 |   2  |   6  |   12   ||    9    |
|      grp_access_fu_456      |  p0  |   4  |   9  |   36   ||    21   |
|      grp_access_fu_456      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_468      |  p0  |   4  |   9  |   36   ||    21   |
|      grp_access_fu_468      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_474      |  p0  |   5  |   4  |   20   ||    27   |
|      grp_access_fu_474      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_489      |  p0  |   3  |   9  |   27   ||    15   |
|      grp_access_fu_489      |  p2  |   4  |   0  |    0   ||    21   |
|     tmp_dest_V_1_reg_572    |  p0  |   2  |   6  |   12   ||    9    |
|      tmp_id_V_1_reg_585     |  p0  |   2  |   5  |   10   ||    9    |
|     tmp_user_V_1_reg_598    |  p0  |   2  |   2  |    4   ||    9    |
|     tmp_strb_V_1_reg_611    |  p0  |   2  |   1  |    2   ||    9    |
|     tmp_keep_V_1_reg_624    |  p0  |   2  |   1  |    2   ||    9    |
|    idxCol_assign_reg_637    |  p0  |   2  |  32  |   64   ||    9    |
|        idxRow_reg_649       |  p0  |   2  |  32  |   64   ||    9    |
| pixConvolved_assign_reg_661 |  p0  |   2  |  32  |   64   ||    9    |
|      countWait_reg_673      |  p0  |   2  |  19  |   38   ||    9    |
|           reg_712           |  p0  |   2  |   8  |   16   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   443  ||  44.957 ||   312   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  1489  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   44   |    -   |   312  |
|  Register |    -   |    -   |    -   |   894  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   44   |   894  |  1801  |
+-----------+--------+--------+--------+--------+--------+
