
---------- Begin Simulation Statistics ----------
final_tick                                  785571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14692                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159724                       # Number of bytes of host memory used
host_op_rate                                    14739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.10                       # Real time elapsed on the host
host_tick_rate                               97028917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118946                       # Number of instructions simulated
sim_ops                                        119331                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000786                       # Number of seconds simulated
sim_ticks                                   785571000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22352                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005150                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994850                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1571142                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1563051.000010                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15940                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              8090.999990                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120856                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36545                       # number of memory refs
system.cpu00.num_store_insts                    16259                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62925     62.70%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15962     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        4045500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      4045500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      4045500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     781525500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      4045500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             211                       # Number of branches fetched
system.cpu01.committedInsts                      1071                       # Number of instructions committed
system.cpu01.committedOps                        1078                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.979915                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.020085                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1571072                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             31554.596027                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          112                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                        99                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1539517.403973                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1054                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1054                       # number of integer instructions
system.cpu01.num_int_register_reads              1232                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              734                       # number of times the integer registers were written
system.cpu01.num_load_insts                       239                       # Number of load instructions
system.cpu01.num_mem_refs                         415                       # number of memory refs
system.cpu01.num_store_insts                      176                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  11      1.02%      1.02% # Class of executed instruction
system.cpu01.op_class::IntAlu                     651     60.28%     61.30% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.09%     61.39% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.19%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.57% # Class of executed instruction
system.cpu01.op_class::MemRead                    243     22.50%     84.07% # Class of executed instruction
system.cpu01.op_class::MemWrite                   160     14.81%     98.89% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.89% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.11%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1080                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      158527000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    158527000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    158527000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     627044000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    158527000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             265                       # Number of branches fetched
system.cpu02.committedInsts                      1367                       # Number of instructions committed
system.cpu02.committedOps                        1374                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982920                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017080                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1571142                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             26835.001966                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          140                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       125                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1544306.998034                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1345                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1345                       # number of integer instructions
system.cpu02.num_int_register_reads              1567                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              954                       # number of times the integer registers were written
system.cpu02.num_load_insts                       315                       # Number of load instructions
system.cpu02.num_mem_refs                         523                       # number of memory refs
system.cpu02.num_store_insts                      208                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  11      0.80%      0.80% # Class of executed instruction
system.cpu02.op_class::IntAlu                     839     60.97%     61.77% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.07%     61.85% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.15%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.99% # Class of executed instruction
system.cpu02.op_class::MemRead                    319     23.18%     85.17% # Class of executed instruction
system.cpu02.op_class::MemWrite                   192     13.95%     99.13% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.13% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.87%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1376                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      148747000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    148747000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    148747000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     636824000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    148747000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             262                       # Number of branches fetched
system.cpu03.committedInsts                      1344                       # Number of instructions committed
system.cpu03.committedOps                        1350                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.981953                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.018047                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1571115                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             28354.514685                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       128                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1542760.485315                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1318                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1318                       # number of integer instructions
system.cpu03.num_int_register_reads              1536                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              935                       # number of times the integer registers were written
system.cpu03.num_load_insts                       308                       # Number of load instructions
system.cpu03.num_mem_refs                         512                       # number of memory refs
system.cpu03.num_store_insts                      204                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.74%      0.74% # Class of executed instruction
system.cpu03.op_class::IntAlu                     827     61.17%     61.91% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.07%     61.98% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.15%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.13% # Class of executed instruction
system.cpu03.op_class::MemRead                    312     23.08%     85.21% # Class of executed instruction
system.cpu03.op_class::MemWrite                   188     13.91%     99.11% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.11% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.89%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1352                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      136279000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    136279000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    136279000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     649292000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    136279000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             205                       # Number of branches fetched
system.cpu04.committedInsts                      1032                       # Number of instructions committed
system.cpu04.committedOps                        1039                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.983152                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.016848                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1571102                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             26469.328062                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          106                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                        99                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1544632.671938                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1012                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1012                       # number of integer instructions
system.cpu04.num_int_register_reads              1186                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              703                       # number of times the integer registers were written
system.cpu04.num_load_insts                       230                       # Number of load instructions
system.cpu04.num_mem_refs                         402                       # number of memory refs
system.cpu04.num_store_insts                      172                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  11      1.06%      1.06% # Class of executed instruction
system.cpu04.op_class::IntAlu                     625     60.04%     61.10% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.10%     61.19% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.19%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.38% # Class of executed instruction
system.cpu04.op_class::MemRead                    234     22.48%     83.86% # Class of executed instruction
system.cpu04.op_class::MemWrite                   156     14.99%     98.85% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.85% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.15%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1041                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      126107000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    126107000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    126107000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     659464000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    126107000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             245                       # Number of branches fetched
system.cpu05.committedInsts                      1251                       # Number of instructions committed
system.cpu05.committedOps                        1258                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.982984                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.017016                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1571142                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             26735.001966                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       117                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1544406.998034                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1229                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1229                       # number of integer instructions
system.cpu05.num_int_register_reads              1434                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              867                       # number of times the integer registers were written
system.cpu05.num_load_insts                       287                       # Number of load instructions
system.cpu05.num_mem_refs                         482                       # number of memory refs
system.cpu05.num_store_insts                      195                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  11      0.87%      0.87% # Class of executed instruction
system.cpu05.op_class::IntAlu                     764     60.63%     61.51% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.08%     61.59% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.16%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.75% # Class of executed instruction
system.cpu05.op_class::MemRead                    291     23.10%     84.84% # Class of executed instruction
system.cpu05.op_class::MemWrite                   179     14.21%     99.05% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1260                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      114545500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    114545500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    114545500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     671025500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    114545500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             233                       # Number of branches fetched
system.cpu06.committedInsts                      1184                       # Number of instructions committed
system.cpu06.committedOps                        1191                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.983339                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.016661                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1571009                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             26174.786036                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          121                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       112                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1544834.213964                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1162                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1162                       # number of integer instructions
system.cpu06.num_int_register_reads              1358                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              816                       # number of times the integer registers were written
system.cpu06.num_load_insts                       268                       # Number of load instructions
system.cpu06.num_mem_refs                         456                       # number of memory refs
system.cpu06.num_store_insts                      188                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  11      0.92%      0.92% # Class of executed instruction
system.cpu06.op_class::IntAlu                     723     60.60%     61.53% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.08%     61.61% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.17%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.78% # Class of executed instruction
system.cpu06.op_class::MemRead                    272     22.80%     84.58% # Class of executed instruction
system.cpu06.op_class::MemWrite                   172     14.42%     98.99% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     98.99% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      1.01%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1193                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      103583000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    103583000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    103583000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     681988000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    103583000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             241                       # Number of branches fetched
system.cpu07.committedInsts                      1236                       # Number of instructions committed
system.cpu07.committedOps                        1242                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983700                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016300                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1570927                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             25606.497414                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       116                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1545320.502586                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1214                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1214                       # number of integer instructions
system.cpu07.num_int_register_reads              1416                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              856                       # number of times the integer registers were written
system.cpu07.num_load_insts                       281                       # Number of load instructions
system.cpu07.num_mem_refs                         474                       # number of memory refs
system.cpu07.num_store_insts                      193                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu07.op_class::IntAlu                     757     60.85%     61.66% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.08%     61.74% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.16%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::MemRead                    285     22.91%     84.81% # Class of executed instruction
system.cpu07.op_class::MemWrite                   177     14.23%     99.04% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1244                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       92476500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     92476500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     92476500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     693094500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     92476500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             256                       # Number of branches fetched
system.cpu08.committedInsts                      1316                       # Number of instructions committed
system.cpu08.committedOps                        1322                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983929                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016071                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1570983                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             25247.446661                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          132                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       124                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1545735.553339                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1292                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1292                       # number of integer instructions
system.cpu08.num_int_register_reads              1507                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              916                       # number of times the integer registers were written
system.cpu08.num_load_insts                       303                       # Number of load instructions
system.cpu08.num_mem_refs                         504                       # number of memory refs
system.cpu08.num_store_insts                      201                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu08.op_class::IntAlu                     807     60.95%     61.71% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.78% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.15%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::MemRead                    307     23.19%     85.12% # Class of executed instruction
system.cpu08.op_class::MemWrite                   185     13.97%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1324                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       81759000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     81759000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     81759000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     703812000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     81759000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             278                       # Number of branches fetched
system.cpu09.committedInsts                      1428                       # Number of instructions committed
system.cpu09.committedOps                        1434                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982979                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017021                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1571142                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             26743.001966                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          140                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       138                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1544398.998034                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1398                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1398                       # number of integer instructions
system.cpu09.num_int_register_reads              1628                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              996                       # number of times the integer registers were written
system.cpu09.num_load_insts                       330                       # Number of load instructions
system.cpu09.num_mem_refs                         543                       # number of memory refs
system.cpu09.num_store_insts                      213                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.70%      0.70% # Class of executed instruction
system.cpu09.op_class::IntAlu                     880     61.28%     61.98% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.07%     62.05% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.14%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.19% # Class of executed instruction
system.cpu09.op_class::MemRead                    334     23.26%     85.45% # Class of executed instruction
system.cpu09.op_class::MemWrite                   197     13.72%     99.16% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.16% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.84%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1436                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       67768500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     67768500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     67768500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     717802500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     67768500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             280                       # Number of branches fetched
system.cpu10.committedInsts                      1440                       # Number of instructions committed
system.cpu10.committedOps                        1446                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984236                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015764                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1571067                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             24766.819644                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       137                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1546300.180356                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1412                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1412                       # number of integer instructions
system.cpu10.num_int_register_reads              1644                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1006                       # number of times the integer registers were written
system.cpu10.num_load_insts                       332                       # Number of load instructions
system.cpu10.num_mem_refs                         546                       # number of memory refs
system.cpu10.num_store_insts                      214                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.69%      0.69% # Class of executed instruction
system.cpu10.op_class::IntAlu                     889     61.40%     62.09% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     62.15% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::MemRead                    336     23.20%     85.50% # Class of executed instruction
system.cpu10.op_class::MemWrite                   198     13.67%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.83%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1448                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       57720500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     57720500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     57720500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     727850500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     57720500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             186                       # Number of branches fetched
system.cpu11.committedInsts                       939                       # Number of instructions committed
system.cpu11.committedOps                         945                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983607                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016393                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1571142                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             25756.001967                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        90                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1545385.998033                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 921                       # Number of integer alu accesses
system.cpu11.num_int_insts                        921                       # number of integer instructions
system.cpu11.num_int_register_reads              1080                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              635                       # number of times the integer registers were written
system.cpu11.num_load_insts                       209                       # Number of load instructions
system.cpu11.num_mem_refs                         371                       # number of memory refs
system.cpu11.num_store_insts                      162                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.06%      1.06% # Class of executed instruction
system.cpu11.op_class::IntAlu                     563     59.45%     60.51% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.11%     60.61% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.21%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.82% # Class of executed instruction
system.cpu11.op_class::MemRead                    213     22.49%     83.32% # Class of executed instruction
system.cpu11.op_class::MemWrite                   146     15.42%     98.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      947                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       44411500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     44411500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     44411500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     741159500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     44411500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             238                       # Number of branches fetched
system.cpu12.committedInsts                      1207                       # Number of instructions committed
system.cpu12.committedOps                        1213                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983949                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016051                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1571141                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             25217.985917                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       113                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1545923.014083                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1185                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1185                       # number of integer instructions
system.cpu12.num_int_register_reads              1383                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              834                       # number of times the integer registers were written
system.cpu12.num_load_insts                       273                       # Number of load instructions
system.cpu12.num_mem_refs                         462                       # number of memory refs
system.cpu12.num_store_insts                      189                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu12.op_class::IntAlu                     740     60.91%     61.73% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.08%     61.81% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.16%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.98% # Class of executed instruction
system.cpu12.op_class::MemRead                    277     22.80%     84.77% # Class of executed instruction
system.cpu12.op_class::MemWrite                   173     14.24%     99.01% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1215                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       33687000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     33687000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     33687000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     751884000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     33687000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             273                       # Number of branches fetched
system.cpu13.committedInsts                      1409                       # Number of instructions committed
system.cpu13.committedOps                        1415                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983931                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016069                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1570962                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             25244.109511                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       132                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1545717.890489                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1384                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1384                       # number of integer instructions
system.cpu13.num_int_register_reads              1614                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              985                       # number of times the integer registers were written
system.cpu13.num_load_insts                       327                       # Number of load instructions
system.cpu13.num_mem_refs                         538                       # number of memory refs
system.cpu13.num_store_insts                      211                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.71%      0.71% # Class of executed instruction
system.cpu13.op_class::IntAlu                     866     61.12%     61.82% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.07%     61.89% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.14%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.03% # Class of executed instruction
system.cpu13.op_class::MemRead                    331     23.36%     85.39% # Class of executed instruction
system.cpu13.op_class::MemWrite                   195     13.76%     99.15% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.15% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.85%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1417                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       22442000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     22442000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     22442000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     763129000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     22442000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             245                       # Number of branches fetched
system.cpu14.committedInsts                      1257                       # Number of instructions committed
system.cpu14.committedOps                        1263                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983844                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016156                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1571045                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             25382.434797                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       119                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1545662.565203                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1234                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1234                       # number of integer instructions
system.cpu14.num_int_register_reads              1442                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              872                       # number of times the integer registers were written
system.cpu14.num_load_insts                       289                       # Number of load instructions
system.cpu14.num_mem_refs                         484                       # number of memory refs
system.cpu14.num_store_insts                      195                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu14.op_class::IntAlu                     768     60.71%     61.50% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.58% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.16%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::MemRead                    293     23.16%     84.90% # Class of executed instruction
system.cpu14.op_class::MemWrite                   179     14.15%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1265                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       11356000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     11356000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     11356000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     774215000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     11356000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             326                       # Number of branches fetched
system.cpu15.committedInsts                      1465                       # Number of instructions committed
system.cpu15.committedOps                        1468                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.983265                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.016735                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1571141                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             26292.985232                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          203                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       123                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1544848.014768                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1448                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1448                       # number of integer instructions
system.cpu15.num_int_register_reads              1658                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1026                       # number of times the integer registers were written
system.cpu15.num_load_insts                       280                       # Number of load instructions
system.cpu15.num_mem_refs                         467                       # number of memory refs
system.cpu15.num_store_insts                      187                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  20      1.35%      1.35% # Class of executed instruction
system.cpu15.op_class::IntAlu                     994     66.98%     68.33% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     68.40% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.13%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.53% # Class of executed instruction
system.cpu15.op_class::MemRead                    283     19.07%     87.60% # Class of executed instruction
system.cpu15.op_class::MemWrite                   172     11.59%     99.19% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1484                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     785571000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    526243.46                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               49797.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    31047.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       62.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    84.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       15.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    37.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.94                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     84239362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             84239362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    121470879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           121470879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     37231517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            37231517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          471                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   129.766454                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   102.051246                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   123.940431                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          267     56.69%     56.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          146     31.00%     87.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           37      7.86%     95.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            8      1.70%     97.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            7      1.49%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.21%     98.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.42%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.21%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          471                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 48768                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  66176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  17408                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               29248                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        66176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             66176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        29248                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          29248                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1034                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     36698.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        48768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 62079684.713412284851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     37945750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          457                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  37409022.43                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 15968002.892163788900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  17095923250                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2149                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1034                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1034                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          457                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               457                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   49.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               75                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               92                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              71                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              41                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              33                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000719560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.636364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.232178                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    49.398933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            4     36.36%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    747                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1034                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1034                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                42.39                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     323                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3810000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    784629000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               37945750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    23658250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 457                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       457                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               72.32                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    162                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            14884410                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      185293890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           478.224699                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      6250500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    127400250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    210677250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     13059250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    406343750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             3271200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       80894880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2056320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        35546460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             375679455                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           743059250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            25604970                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2113440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      234570390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           518.676568                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3670000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     38614000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    170190250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     33997750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    514399000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2380320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1115730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       65355360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3384360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        13685820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             407457270                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           718942500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                856080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    570586.12                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               54580.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    35830.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       59.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    77.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       17.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    34.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.09                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.60                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     77966218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             77966218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    112101898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           112101898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     34135680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            34135680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          423                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.373522                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.757453                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   140.288405                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          214     50.59%     50.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          147     34.75%     85.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           41      9.69%     95.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            6      1.42%     96.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            8      1.89%     98.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.47%     98.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.24%     99.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          423                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 46592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  61248                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  14656                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               26816                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        61248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             61248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        26816                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          26816                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          957                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     41519.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        46592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 59309725.028036929667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     39734250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          419                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  41887411.69                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13696                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 17434452.137362506241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  17550825500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  175                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2047                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          957                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                957                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          419                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               419                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   53.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               43                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              79                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              60                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              52                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              45                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              34                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000947816750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     58.833333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.071802                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    47.868823                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            3     25.00%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    711                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  957                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        957                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                45.33                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     330                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3640000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    785126500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               39734250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    26084250                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 419                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       419                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               77.05                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    188                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            15832320                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      173200770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           481.976919                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      5791500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    124441750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    238631500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     15023500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    379842750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2939520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       91633440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        39878220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             378627090                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           741079500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            24376050                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2070600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      241304370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           525.170055                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3793000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     19156500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    177373000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     30608250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    529160250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2412000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1096755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       68112480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3520020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         8493180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             412558365                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           724624750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                882180                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    570884.08                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               51020.30                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    32270.30                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       60.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    77.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       18.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    34.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.14                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.62                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     77884749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             77884749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    112101898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           112101898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     34217149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            34217149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          459                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   132.461874                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.564405                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   126.091238                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          253     55.12%     55.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          149     32.46%     87.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           33      7.19%     94.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           10      2.18%     96.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            9      1.96%     98.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.44%     99.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.44%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          459                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 47296                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  61184                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  13888                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14720                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               26880                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        61184                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             61184                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        26880                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          26880                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          956                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39439.33                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        47296                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 60205888.455658368766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     37704000                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          420                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  37490489.88                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14720                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 18737962.577539142221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  15746005750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  168                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2060                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               224                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          956                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                956                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          420                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               420                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   50.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               90                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               76                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              84                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              73                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              86                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              42                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              60                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              43                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              21                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000498628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     56.230769                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    44.530989                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    41.328267                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-23            3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            3     23.08%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-103            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-151            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    724                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  956                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        956                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                43.03                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     318                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   3695000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    785536500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               37704000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    23847750                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.692308                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.676769                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.751068                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               2     15.38%     15.38% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     84.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    15                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 420                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       420                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               73.41                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    185                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            18608790                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1170960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      188386140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           481.317608                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3497500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    123412750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    202503000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     21195500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    413122250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2194560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       77762400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        35693940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             378109155                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           739038000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            21470760                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2156280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      257516310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           529.743219                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2232000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      6576500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    162229000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     24053750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    564739750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1810560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1123320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       62305440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3362940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         4390500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             416150910                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           730513000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy               1070100                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    524305.07                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               48737.30                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    29987.30                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       60.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    84.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       16.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    37.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.82                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.60                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     84239362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             84239362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    122041165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           122041165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     37801803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            37801803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          479                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   124.926931                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    98.937467                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   120.549547                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          285     59.50%     59.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          135     28.18%     87.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           44      9.19%     96.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            6      1.25%     98.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            3      0.63%     98.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            1      0.21%     98.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.21%     99.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.21%     99.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            3      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          479                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 47872                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  66176                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  18304                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  12672                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               29696                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        66176                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             66176                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        29696                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          29696                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1034                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     35256.77                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        47872                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 60939113.078257724643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     36455500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          464                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  34402755.39                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        12672                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 16130941.697185868397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  15962878500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2137                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               187                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1034                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1034                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          464                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               464                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   47.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               22                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               43                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               41                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               95                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               77                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             108                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              62                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              53                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              59                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              35                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000541148250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     64.818182                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.712150                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    49.276400                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            4     36.36%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            1      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    736                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1034                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1034                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                39.97                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     299                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3740000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    785409000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               36455500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    22430500                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 464                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       464                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               70.87                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    163                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            16320240                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      184649220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           483.158346                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3096500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    111125250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    228320250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     15755000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    404914000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2078880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       87670560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2163420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        31640460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             379555185                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           742295000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            24568710                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2149140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      237708810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           519.283044                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2476000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     29273250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    176036250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     31529500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    521296000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1123320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       67596480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         9787200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             407933700                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           725277750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                861300                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         510     25.99%     25.99% |         474     24.16%     50.15% |         474     24.16%     74.31% |         504     25.69%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         1962                      
system.ruby.Directory_Controller.Data    |         457     25.97%     25.97% |         419     23.81%     49.77% |         420     23.86%     73.64% |         464     26.36%    100.00%
system.ruby.Directory_Controller.Data::total         1760                      
system.ruby.Directory_Controller.Fetch   |        1034     25.97%     25.97% |         957     24.04%     50.01% |         956     24.01%     74.03% |        1034     25.97%    100.00%
system.ruby.Directory_Controller.Fetch::total         3981                      
system.ruby.Directory_Controller.I.Fetch |        1034     25.97%     25.97% |         957     24.04%     50.01% |         956     24.01%     74.03% |        1034     25.97%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         3981                      
system.ruby.Directory_Controller.IM.Memory_Data |        1033     25.95%     25.95% |         957     24.05%     50.00% |         956     24.02%     74.02% |        1034     25.98%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         3980                      
system.ruby.Directory_Controller.M.CleanReplacement |         510     25.99%     25.99% |         474     24.16%     50.15% |         474     24.16%     74.31% |         504     25.69%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         1962                      
system.ruby.Directory_Controller.M.Data  |         457     25.97%     25.97% |         419     23.81%     49.77% |         420     23.86%     73.64% |         464     26.36%    100.00%
system.ruby.Directory_Controller.M.Data::total         1760                      
system.ruby.Directory_Controller.MI.Memory_Ack |         456     25.95%     25.95% |         419     23.85%     49.80% |         419     23.85%     73.65% |         463     26.35%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1757                      
system.ruby.Directory_Controller.Memory_Ack |         456     25.95%     25.95% |         419     23.85%     49.80% |         419     23.85%     73.65% |         463     26.35%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1757                      
system.ruby.Directory_Controller.Memory_Data |        1033     25.95%     25.95% |         957     24.05%     50.00% |         956     24.02%     74.02% |        1034     25.98%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         3980                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       137328                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      137328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       137328                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       142490                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.655106                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.181105                      
system.ruby.IFETCH.latency_hist_seqr::stdev    36.060196                      
system.ruby.IFETCH.latency_hist_seqr     |      142057     99.70%     99.70% |         362      0.25%     99.95% |          21      0.01%     99.96% |           4      0.00%     99.97% |           6      0.00%     99.97% |          40      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       142490                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5162                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   129.497869                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    98.951902                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   141.365292                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4729     91.61%     91.61% |         362      7.01%     98.62% |          21      0.41%     99.03% |           4      0.08%     99.11% |           6      0.12%     99.23% |          40      0.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5162                      
system.ruby.L1Cache_Controller.Ack       |           4      6.35%      6.35% |           1      1.59%      7.94% |           5      7.94%     15.87% |           7     11.11%     26.98% |           3      4.76%     31.75% |           3      4.76%     36.51% |           3      4.76%     41.27% |           4      6.35%     47.62% |           5      7.94%     55.56% |           3      4.76%     60.32% |           4      6.35%     66.67% |           3      4.76%     71.43% |           4      6.35%     77.78% |           4      6.35%     84.13% |           3      4.76%     88.89% |           7     11.11%    100.00%
system.ruby.L1Cache_Controller.Ack::total           63                      
system.ruby.L1Cache_Controller.Ack_all   |           4      7.41%      7.41% |           1      1.85%      9.26% |           3      5.56%     14.81% |           3      5.56%     20.37% |           3      5.56%     25.93% |           3      5.56%     31.48% |           3      5.56%     37.04% |           4      7.41%     44.44% |           4      7.41%     51.85% |           3      5.56%     57.41% |           4      7.41%     64.81% |           3      5.56%     70.37% |           4      7.41%     77.78% |           4      7.41%     85.19% |           3      5.56%     90.74% |           5      9.26%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           54                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.69%      4.69% |           2      3.12%      7.81% |           4      6.25%     14.06% |           4      6.25%     20.31% |           4      6.25%     26.56% |           3      4.69%     31.25% |           3      4.69%     35.94% |           7     10.94%     46.88% |           5      7.81%     54.69% |           4      6.25%     60.94% |           4      6.25%     67.19% |           3      4.69%     71.88% |           4      6.25%     78.12% |           4      6.25%     84.38% |           4      6.25%     90.62% |           6      9.38%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           64                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3901     85.08%     85.08% |          42      0.92%     86.00% |          47      1.03%     87.02% |          47      1.03%     88.05% |          40      0.87%     88.92% |          43      0.94%     89.86% |          44      0.96%     90.82% |          42      0.92%     91.73% |          44      0.96%     92.69% |          50      1.09%     93.78% |          54      1.18%     94.96% |          52      1.13%     96.10% |          43      0.94%     97.03% |          51      1.11%     98.15% |          46      1.00%     99.15% |          39      0.85%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4585                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6223     80.64%     80.64% |          99      1.28%     81.92% |         103      1.33%     83.26% |         100      1.30%     84.55% |          96      1.24%     85.80% |         104      1.35%     87.15% |         103      1.33%     88.48% |          97      1.26%     89.74% |         104      1.35%     91.08% |         105      1.36%     92.45% |          99      1.28%     93.73% |          97      1.26%     94.99% |         101      1.31%     96.29% |          97      1.26%     97.55% |          97      1.26%     98.81% |          92      1.19%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7717                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.62%      0.62% |          12      7.50%      8.12% |          10      6.25%     14.37% |          11      6.88%     21.25% |          14      8.75%     30.00% |           7      4.38%     34.38% |          10      6.25%     40.62% |           8      5.00%     45.62% |           7      4.38%     50.00% |           8      5.00%     55.00% |          10      6.25%     61.25% |          28     17.50%     78.75% |           9      5.62%     84.38% |           7      4.38%     88.75% |           8      5.00%     93.75% |          10      6.25%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          160                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.29%     97.29% |           5      0.15%     97.44% |           4      0.12%     97.56% |           6      0.18%     97.74% |           5      0.15%     97.89% |           6      0.18%     98.07% |           6      0.18%     98.25% |           5      0.15%     98.40% |           7      0.21%     98.61% |           7      0.21%     98.82% |           6      0.18%     99.01% |           6      0.18%     99.19% |           7      0.21%     99.40% |           7      0.21%     99.61% |           7      0.21%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3317                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.91%     84.91% |           2      1.89%     86.79% |           1      0.94%     87.74% |           2      1.89%     89.62% |           1      0.94%     90.57% |           1      0.94%     91.51% |           1      0.94%     92.45% |           1      0.94%     93.40% |           1      0.94%     94.34% |           1      0.94%     95.28% |           1      0.94%     96.23% |           1      0.94%     97.17% |           1      0.94%     98.11% |           1      0.94%     99.06% |           1      0.94%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          106                      
system.ruby.L1Cache_Controller.E.Load    |        7318     92.07%     92.07% |          37      0.47%     92.54% |          43      0.54%     93.08% |          52      0.65%     93.73% |          40      0.50%     94.24% |          46      0.58%     94.82% |          41      0.52%     95.33% |          31      0.39%     95.72% |          42      0.53%     96.25% |          49      0.62%     96.87% |          46      0.58%     97.45% |          32      0.40%     97.85% |          39      0.49%     98.34% |          49      0.62%     98.96% |          44      0.55%     99.51% |          39      0.49%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7948                      
system.ruby.L1Cache_Controller.E.Store   |         579     59.81%     59.81% |          21      2.17%     61.98% |          30      3.10%     65.08% |          27      2.79%     67.87% |          18      1.86%     69.73% |          27      2.79%     72.52% |          24      2.48%     75.00% |          27      2.79%     77.79% |          28      2.89%     80.68% |          33      3.41%     84.09% |          34      3.51%     87.60% |          15      1.55%     89.15% |          24      2.48%     91.63% |          33      3.41%     95.04% |          27      2.79%     97.83% |          21      2.17%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          968                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     32.86%     32.86% |           1      1.43%     34.29% |           2      2.86%     37.14% |           4      5.71%     42.86% |           4      5.71%     48.57% |           2      2.86%     51.43% |           3      4.29%     55.71% |           4      5.71%     61.43% |           4      5.71%     67.14% |           4      5.71%     72.86% |           4      5.71%     78.57% |           3      4.29%     82.86% |           3      4.29%     87.14% |           3      4.29%     91.43% |           2      2.86%     94.29% |           4      5.71%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           70                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2      2.74%      2.74% |           6      8.22%     10.96% |           6      8.22%     19.18% |           3      4.11%     23.29% |           3      4.11%     27.40% |           5      6.85%     34.25% |           6      8.22%     42.47% |           4      5.48%     47.95% |           4      5.48%     53.42% |           4      5.48%     58.90% |           6      8.22%     67.12% |           5      6.85%     73.97% |           7      9.59%     83.56% |           5      6.85%     90.41% |           6      8.22%     98.63% |           1      1.37%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           73                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      2.78%      2.78% |           3      8.33%     11.11% |           3      8.33%     19.44% |           3      8.33%     27.78% |           3      8.33%     36.11% |           3      8.33%     44.44% |           3      8.33%     52.78% |           3      8.33%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           1      2.78%     83.33% |           2      5.56%     88.89% |           1      2.78%     91.67% |           0      0.00%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           36                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     16.13%     16.13% |           9      7.26%     23.39% |           9      7.26%     30.65% |           8      6.45%     37.10% |           7      5.65%     42.74% |           8      6.45%     49.19% |           9      7.26%     56.45% |           7      5.65%     62.10% |           7      5.65%     67.74% |           8      6.45%     74.19% |           9      7.26%     81.45% |           7      5.65%     87.10% |           5      4.03%     91.13% |           5      4.03%     95.16% |           4      3.23%     98.39% |           2      1.61%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          124                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            9                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.54%      0.54% |          33      5.95%      6.49% |          38      6.85%     13.33% |          37      6.67%     20.00% |          32      5.77%     25.77% |          33      5.95%     31.71% |          35      6.31%     38.02% |          36      6.49%     44.50% |          36      6.49%     50.99% |          39      7.03%     58.02% |          43      7.75%     65.77% |          43      7.75%     73.51% |          36      6.49%     80.00% |          42      7.57%     87.57% |          37      6.67%     94.23% |          32      5.77%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          555                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.44%      0.44% |          27      5.97%      6.42% |          35      7.74%     14.16% |          32      7.08%     21.24% |          25      5.53%     26.77% |          32      7.08%     33.85% |          30      6.64%     40.49% |          28      6.19%     46.68% |          34      7.52%     54.20% |          34      7.52%     61.73% |          31      6.86%     68.58% |          26      5.75%     74.34% |          29      6.42%     80.75% |          31      6.86%     87.61% |          30      6.64%     94.25% |          26      5.75%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          452                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            6                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     85.48%     85.48% |           1      1.61%     87.10% |           0      0.00%     87.10% |           0      0.00%     87.10% |           1      1.61%     88.71% |           1      1.61%     90.32% |           1      1.61%     91.94% |           0      0.00%     91.94% |           0      0.00%     91.94% |           1      1.61%     93.55% |           0      0.00%     93.55% |           1      1.61%     95.16% |           1      1.61%     96.77% |           0      0.00%     96.77% |           1      1.61%     98.39% |           1      1.61%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           62                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1681     69.84%     69.84% |          46      1.91%     71.75% |          53      2.20%     73.95% |          50      2.08%     76.03% |          44      1.83%     77.86% |          51      2.12%     79.98% |          49      2.04%     82.01% |          47      1.95%     83.96% |          52      2.16%     86.12% |          53      2.20%     88.33% |          50      2.08%     90.40% |          45      1.87%     92.27% |          47      1.95%     94.23% |          48      1.99%     96.22% |          47      1.95%     98.17% |          44      1.83%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2407                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.69%      4.69% |           2      3.12%      7.81% |           4      6.25%     14.06% |           4      6.25%     20.31% |           4      6.25%     26.56% |           3      4.69%     31.25% |           3      4.69%     35.94% |           7     10.94%     46.88% |           5      7.81%     54.69% |           4      6.25%     60.94% |           4      6.25%     67.19% |           3      4.69%     71.88% |           4      6.25%     78.12% |           4      6.25%     84.38% |           4      6.25%     90.62% |           6      9.38%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           64                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3901     85.08%     85.08% |          42      0.92%     86.00% |          47      1.03%     87.02% |          47      1.03%     88.05% |          40      0.87%     88.92% |          43      0.94%     89.86% |          44      0.96%     90.82% |          42      0.92%     91.73% |          44      0.96%     92.69% |          50      1.09%     93.78% |          54      1.18%     94.96% |          52      1.13%     96.10% |          43      0.94%     97.03% |          51      1.11%     98.15% |          46      1.00%     99.15% |          39      0.85%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4585                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4489     85.65%     85.65% |          51      0.97%     86.62% |          50      0.95%     87.58% |          50      0.95%     88.53% |          51      0.97%     89.51% |          51      0.97%     90.48% |          52      0.99%     91.47% |          50      0.95%     92.43% |          52      0.99%     93.42% |          50      0.95%     94.37% |          48      0.92%     95.29% |          51      0.97%     96.26% |          52      0.99%     97.25% |          49      0.93%     98.19% |          48      0.92%     99.10% |          47      0.90%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5241                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            7                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            7                      
system.ruby.L1Cache_Controller.Ifetch    |      120308     84.43%     84.43% |        1247      0.88%     85.31% |        1587      1.11%     86.42% |        1562      1.10%     87.52% |        1204      0.84%     88.36% |        1455      1.02%     89.38% |        1378      0.97%     90.35% |        1438      1.01%     91.36% |        1531      1.07%     92.43% |        1657      1.16%     93.60% |        1672      1.17%     94.77% |        1098      0.77%     95.54% |        1414      0.99%     96.53% |        1638      1.15%     97.68% |        1464      1.03%     98.71% |        1837      1.29%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       142490                      
system.ruby.L1Cache_Controller.Inv       |        1287     49.16%     49.16% |          89      3.40%     52.56% |         100      3.82%     56.38% |          95      3.63%     60.01% |          81      3.09%     63.10% |          90      3.44%     66.54% |          90      3.44%     69.98% |          90      3.44%     73.41% |          96      3.67%     77.08% |          95      3.63%     80.71% |          96      3.67%     84.38% |          92      3.51%     87.89% |          84      3.21%     91.10% |          87      3.32%     94.42% |          78      2.98%     97.40% |          68      2.60%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2618                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           2     20.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.L.Inv     |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Inv::total            2                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           8     36.36%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         316     88.52%     88.52% |           2      0.56%     89.08% |           2      0.56%     89.64% |           2      0.56%     90.20% |           2      0.56%     90.76% |           2      0.56%     91.32% |           2      0.56%     91.88% |           2      0.56%     92.44% |           2      0.56%     93.00% |           1      0.28%     93.28% |           2      0.56%     93.84% |           2      0.56%     94.40% |           2      0.56%     94.96% |           2      0.56%     95.52% |           2      0.56%     96.08% |          14      3.92%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          357                      
system.ruby.L1Cache_Controller.L.Store   |         344     82.69%     82.69% |           4      0.96%     83.65% |           4      0.96%     84.62% |           3      0.72%     85.34% |           4      0.96%     86.30% |           4      0.96%     87.26% |           4      0.96%     88.22% |           3      0.72%     88.94% |           4      0.96%     89.90% |           4      0.96%     90.87% |           4      0.96%     91.83% |           4      0.96%     92.79% |           5      1.20%     93.99% |           4      0.96%     94.95% |           4      0.96%     95.91% |          17      4.09%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          416                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     77.68%     77.68% |           5      1.53%     79.20% |           5      1.53%     80.73% |           4      1.22%     81.96% |           5      1.53%     83.49% |           5      1.53%     85.02% |           5      1.53%     86.54% |           4      1.22%     87.77% |           4      1.22%     88.99% |           4      1.22%     90.21% |           4      1.22%     91.44% |           4      1.22%     92.66% |           5      1.53%     94.19% |           4      1.22%     95.41% |           4      1.22%     96.64% |          11      3.36%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          327                      
system.ruby.L1Cache_Controller.L1_Replacement |       10089     93.32%     93.32% |          48      0.44%     93.77% |          46      0.43%     94.19% |          48      0.44%     94.64% |          48      0.44%     95.08% |          49      0.45%     95.53% |          50      0.46%     95.99% |          48      0.44%     96.44% |          49      0.45%     96.89% |          51      0.47%     97.36% |          50      0.46%     97.83% |          49      0.45%     98.28% |          48      0.44%     98.72% |          47      0.43%     99.16% |          48      0.44%     99.60% |          43      0.40%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10811                      
system.ruby.L1Cache_Controller.LL        |         254     72.78%     72.78% |           6      1.72%     74.50% |           6      1.72%     76.22% |           5      1.43%     77.65% |           6      1.72%     79.37% |           6      1.72%     81.09% |           6      1.72%     82.81% |           5      1.43%     84.24% |           5      1.43%     85.67% |           5      1.43%     87.11% |           5      1.43%     88.54% |           5      1.43%     89.97% |           6      1.72%     91.69% |           5      1.43%     93.12% |           5      1.43%     94.56% |          19      5.44%    100.00%
system.ruby.L1Cache_Controller.LL::total          349                      
system.ruby.L1Cache_Controller.Load      |       20093     82.77%     82.77% |         234      0.96%     83.73% |         309      1.27%     85.01% |         304      1.25%     86.26% |         225      0.93%     87.18% |         281      1.16%     88.34% |         263      1.08%     89.43% |         277      1.14%     90.57% |         298      1.23%     91.79% |         325      1.34%     93.13% |         328      1.35%     94.48% |         204      0.84%     95.32% |         267      1.10%     96.42% |         322      1.33%     97.75% |         284      1.17%     98.92% |         262      1.08%    100.00%
system.ruby.L1Cache_Controller.Load::total        24276                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          21     37.50%     37.50% |           1      1.79%     39.29% |           1      1.79%     41.07% |           3      5.36%     46.43% |           3      5.36%     51.79% |           2      3.57%     55.36% |           2      3.57%     58.93% |           3      5.36%     64.29% |           3      5.36%     69.64% |           3      5.36%     75.00% |           2      3.57%     78.57% |           2      3.57%     82.14% |           3      5.36%     87.50% |           2      3.57%     91.07% |           2      3.57%     94.64% |           3      5.36%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           56                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.08%      4.08% |           4      8.16%     12.24% |           4      8.16%     20.41% |           2      4.08%     24.49% |           2      4.08%     28.57% |           3      6.12%     34.69% |           4      8.16%     42.86% |           3      6.12%     48.98% |           3      6.12%     55.10% |           3      6.12%     61.22% |           4      8.16%     69.39% |           3      6.12%     75.51% |           4      8.16%     83.67% |           3      6.12%     89.80% |           4      8.16%     97.96% |           1      2.04%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           49                      
system.ruby.L1Cache_Controller.M.Inv     |           5      0.54%      0.54% |          54      5.88%      6.43% |          70      7.63%     14.05% |          65      7.08%     21.13% |          48      5.23%     26.36% |          64      6.97%     33.33% |          60      6.54%     39.87% |          62      6.75%     46.62% |          68      7.41%     54.03% |          70      7.63%     61.66% |          70      7.63%     69.28% |          48      5.23%     74.51% |          59      6.43%     80.94% |          67      7.30%     88.24% |          60      6.54%     94.77% |          48      5.23%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          918                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2373     93.87%     93.87% |          10      0.40%     94.26% |           9      0.36%     94.62% |           9      0.36%     94.98% |          12      0.47%     95.45% |          11      0.44%     95.89% |          10      0.40%     96.28% |          10      0.40%     96.68% |          10      0.40%     97.07% |          12      0.47%     97.55% |          10      0.40%     97.94% |          11      0.44%     98.38% |           8      0.32%     98.69% |          10      0.40%     99.09% |          11      0.44%     99.53% |          12      0.47%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2528                      
system.ruby.L1Cache_Controller.M.LL      |         109     80.15%     80.15% |           2      1.47%     81.62% |           2      1.47%     83.09% |           1      0.74%     83.82% |           2      1.47%     85.29% |           2      1.47%     86.76% |           2      1.47%     88.24% |           1      0.74%     88.97% |           1      0.74%     89.71% |           1      0.74%     90.44% |           1      0.74%     91.18% |           1      0.74%     91.91% |           1      0.74%     92.65% |           1      0.74%     93.38% |           1      0.74%     94.12% |           8      5.88%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          136                      
system.ruby.L1Cache_Controller.M.Load    |        8457     77.28%     77.28% |         136      1.24%     78.52% |         195      1.78%     80.30% |         182      1.66%     81.96% |         125      1.14%     83.10% |         171      1.56%     84.67% |         156      1.43%     86.09% |         168      1.54%     87.63% |         184      1.68%     89.31% |         198      1.81%     91.12% |         198      1.81%     92.93% |          99      0.90%     93.83% |         157      1.43%     95.27% |         199      1.82%     97.09% |         169      1.54%     98.63% |         150      1.37%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10944                      
system.ruby.L1Cache_Controller.M.Store   |       13652     88.97%     88.97% |         104      0.68%     89.65% |         120      0.78%     90.43% |         122      0.80%     91.23% |         104      0.68%     91.91% |         111      0.72%     92.63% |         109      0.71%     93.34% |         114      0.74%     94.08% |         115      0.75%     94.83% |         121      0.79%     95.62% |         124      0.81%     96.43% |          96      0.63%     97.05% |         111      0.72%     97.78% |         124      0.81%     98.59% |         115      0.75%     99.34% |         102      0.66%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15344                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           61                      
system.ruby.L1Cache_Controller.M_I.Store |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           25                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5598     95.84%     95.84% |          15      0.26%     96.10% |          13      0.22%     96.32% |          15      0.26%     96.58% |          17      0.29%     96.87% |          16      0.27%     97.14% |          16      0.27%     97.41% |          15      0.26%     97.67% |          16      0.27%     97.95% |          19      0.33%     98.27% |          16      0.27%     98.54% |          17      0.29%     98.84% |          15      0.26%     99.09% |          17      0.29%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5841                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4483     87.46%     87.46% |          43      0.84%     88.29% |          43      0.84%     89.13% |          43      0.84%     89.97% |          43      0.84%     90.81% |          43      0.84%     91.65% |          43      0.84%     92.49% |          43      0.84%     93.33% |          43      0.84%     94.17% |          43      0.84%     95.01% |          43      0.84%     95.84% |          43      0.84%     96.68% |          45      0.88%     97.56% |          43      0.84%     98.40% |          43      0.84%     99.24% |          39      0.76%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5126                      
system.ruby.L1Cache_Controller.NP.Inv    |        1260     91.97%     91.97% |          10      0.73%     92.70% |           9      0.66%     93.36% |           8      0.58%     93.94% |           8      0.58%     94.53% |           8      0.58%     95.11% |           8      0.58%     95.69% |           9      0.66%     96.35% |           9      0.66%     97.01% |           7      0.51%     97.52% |           7      0.51%     98.03% |           7      0.51%     98.54% |           8      0.58%     99.12% |           6      0.44%     99.56% |           4      0.29%     99.85% |           2      0.15%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1370                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     93.31%     93.31% |          18      0.43%     93.74% |          17      0.41%     94.15% |          19      0.45%     94.60% |          18      0.43%     95.03% |          19      0.45%     95.48% |          20      0.48%     95.96% |          18      0.43%     96.39% |          19      0.45%     96.85% |          21      0.50%     97.35% |          20      0.48%     97.83% |          19      0.45%     98.28% |          17      0.41%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4186                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115824     84.34%     84.34% |        1201      0.87%     85.22% |        1541      1.12%     86.34% |        1516      1.10%     87.44% |        1158      0.84%     88.28% |        1409      1.03%     89.31% |        1332      0.97%     90.28% |        1392      1.01%     91.29% |        1485      1.08%     92.38% |        1612      1.17%     93.55% |        1627      1.18%     94.73% |        1054      0.77%     95.50% |        1367      1.00%     96.50% |        1594      1.16%     97.66% |        1421      1.03%     98.69% |        1795      1.31%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       137328                      
system.ruby.L1Cache_Controller.S.Inv     |          21     13.73%     13.73% |          11      7.19%     20.92% |          10      6.54%     27.45% |          10      6.54%     33.99% |          10      6.54%     40.52% |           9      5.88%     46.41% |          10      6.54%     52.94% |          10      6.54%     59.48% |          10      6.54%     66.01% |           9      5.88%     71.90% |           8      5.23%     77.12% |           9      5.88%     83.01% |           7      4.58%     87.58% |           6      3.92%     91.50% |           5      3.27%     94.77% |           8      5.23%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          153                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4469     92.30%     92.30% |          24      0.50%     92.79% |          24      0.50%     93.29% |          25      0.52%     93.80% |          24      0.50%     94.30% |          24      0.50%     94.80% |          25      0.52%     95.31% |          26      0.54%     95.85% |          25      0.52%     96.37% |          24      0.50%     96.86% |          25      0.52%     97.38% |          25      0.52%     97.89% |          28      0.58%     98.47% |          25      0.52%     98.99% |          26      0.54%     99.52% |          23      0.48%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4842                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           2      8.70%     47.83% |           2      8.70%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           1      4.35%     69.57% |           2      8.70%     78.26% |           2      8.70%     86.96% |           1      4.35%     91.30% |           2      8.70%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           23                      
system.ruby.L1Cache_Controller.S.Load    |          32     14.22%     14.22% |           8      3.56%     17.78% |          14      6.22%     24.00% |          12      5.33%     29.33% |           8      3.56%     32.89% |          10      4.44%     37.33% |           9      4.00%     41.33% |          22      9.78%     51.11% |          15      6.67%     57.78% |          17      7.56%     65.33% |          19      8.44%     73.78% |           9      4.00%     77.78% |          16      7.11%     84.89% |          12      5.33%     90.22% |          13      5.78%     96.00% |           9      4.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          225                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           31                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            4                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      6.25%      6.25% |           0      0.00%      6.25% |           4     12.50%     18.75% |           5     15.62%     34.38% |           1      3.12%     37.50% |           1      3.12%     40.62% |           1      3.12%     43.75% |           2      6.25%     50.00% |           3      9.38%     59.38% |           1      3.12%     62.50% |           2      6.25%     68.75% |           1      3.12%     71.88% |           2      6.25%     78.12% |           2      6.25%     84.38% |           1      3.12%     87.50% |           4     12.50%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           32                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           2      8.70%     43.48% |           2      8.70%     52.17% |           1      4.35%     56.52% |           2      8.70%     65.22% |           1      4.35%     69.57% |           2      8.70%     78.26% |           2      8.70%     86.96% |           1      4.35%     91.30% |           2      8.70%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           31                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           31                      
system.ruby.L1Cache_Controller.Store     |       16283     84.83%     84.83% |         176      0.92%     85.75% |         208      1.08%     86.83% |         204      1.06%     87.90% |         172      0.90%     88.79% |         195      1.02%     89.81% |         188      0.98%     90.79% |         193      1.01%     91.79% |         202      1.05%     92.85% |         213      1.11%     93.96% |         214      1.11%     95.07% |         162      0.84%     95.92% |         189      0.98%     96.90% |         212      1.10%     98.00% |         196      1.02%     99.03% |         187      0.97%    100.00%
system.ruby.L1Cache_Controller.Store::total        19194                      
system.ruby.L1Cache_Controller.Unlock    |         254     77.68%     77.68% |           5      1.53%     79.20% |           5      1.53%     80.73% |           4      1.22%     81.96% |           5      1.53%     83.49% |           5      1.53%     85.02% |           5      1.53%     86.54% |           4      1.22%     87.77% |           4      1.22%     88.99% |           4      1.22%     90.21% |           4      1.22%     91.44% |           4      1.22%     92.66% |           5      1.53%     94.19% |           4      1.22%     95.41% |           4      1.22%     96.64% |          11      3.36%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          327                      
system.ruby.L1Cache_Controller.WB_Ack    |        5600     95.81%     95.81% |          15      0.26%     96.07% |          13      0.22%     96.29% |          15      0.26%     96.54% |          17      0.29%     96.83% |          17      0.29%     97.13% |          16      0.27%     97.40% |          15      0.26%     97.66% |          17      0.29%     97.95% |          19      0.33%     98.27% |          16      0.27%     98.55% |          17      0.29%     98.84% |          15      0.26%     99.09% |          17      0.29%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5845                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     20.14%     20.14% |          20     14.39%     34.53% |          18     12.95%     47.48% |           0      0.00%     47.48% |           2      1.44%     48.92% |           8      5.76%     54.68% |           0      0.00%     54.68% |           0      0.00%     54.68% |          14     10.07%     64.75% |          29     20.86%     85.61% |           5      3.60%     89.21% |           2      1.44%     90.65% |           2      1.44%     92.09% |          11      7.91%    100.00%
system.ruby.L2Cache_Controller.Ack::total          139                      
system.ruby.L2Cache_Controller.Ack_all   |          69      4.64%      4.64% |          60      4.03%      8.67% |          76      5.11%     13.78% |         104      6.99%     20.77% |         134      9.01%     29.77% |          73      4.91%     34.68% |          76      5.11%     39.78% |         101      6.79%     46.57% |          84      5.65%     52.22% |          66      4.44%     56.65% |         106      7.12%     63.78% |         124      8.33%     72.11% |         158     10.62%     82.73% |          91      6.12%     88.84% |          82      5.51%     94.35% |          84      5.65%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1488                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         372      5.24%      5.24% |         569      8.01%     13.24% |         322      4.53%     17.77% |         394      5.54%     23.32% |         614      8.64%     31.96% |         480      6.75%     38.71% |         240      3.38%     42.09% |         296      4.17%     46.26% |         218      3.07%     49.32% |         225      3.17%     52.49% |         319      4.49%     56.98% |         728     10.24%     67.22% |        1118     15.73%     82.96% |         549      7.73%     90.68% |         371      5.22%     95.90% |         291      4.10%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7106                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          68      5.06%      5.06% |          76      5.65%     10.71% |          81      6.03%     16.74% |          33      2.46%     19.20% |          36      2.68%     21.88% |          30      2.23%     24.11% |          29      2.16%     26.26% |          35      2.60%     28.87% |          34      2.53%     31.40% |          32      2.38%     33.78% |          80      5.95%     39.73% |         437     32.51%     72.25% |         116      8.63%     80.88% |          75      5.58%     86.46% |          99      7.37%     93.82% |          83      6.18%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1344                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      6.67%      6.67% |           6     40.00%     46.67% |           0      0.00%     46.67% |           5     33.33%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           2     13.33%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           15                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          72      5.06%      5.06% |          63      4.42%      9.48% |          82      5.76%     15.24% |         111      7.79%     23.03% |         141      9.90%     32.94% |          83      5.83%     38.76% |          82      5.76%     44.52% |         108      7.58%     52.11% |          93      6.53%     58.64% |          71      4.99%     63.62% |          89      6.25%     69.87% |          89      6.25%     76.12% |          85      5.97%     82.09% |          86      6.04%     88.13% |          84      5.90%     94.03% |          85      5.97%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1424                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           9     81.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          42      3.47%      3.47% |          50      4.14%      7.61% |          45      3.72%     11.33% |          41      3.39%     14.72% |          53      4.38%     19.11% |          26      2.15%     21.26% |          22      1.82%     23.08% |          60      4.96%     28.04% |          30      2.48%     30.52% |          31      2.56%     33.09% |          67      5.54%     38.63% |          83      6.87%     45.49% |         512     42.35%     87.84% |          55      4.55%     92.39% |          56      4.63%     97.02% |          36      2.98%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1209                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     20.74%     20.74% |          20     14.81%     35.56% |          18     13.33%     48.89% |           0      0.00%     48.89% |           0      0.00%     48.89% |           8      5.93%     54.81% |           0      0.00%     54.81% |           0      0.00%     54.81% |          14     10.37%     65.19% |          29     21.48%     86.67% |           5      3.70%     90.37% |           1      0.74%     91.11% |           1      0.74%     91.85% |          11      8.15%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          135                      
system.ruby.L2Cache_Controller.I_I.Ack_all |          67      5.06%      5.06% |          59      4.45%      9.51% |          75      5.66%     15.17% |         102      7.70%     22.87% |         134     10.11%     32.98% |          73      5.51%     38.49% |          75      5.66%     44.15% |         101      7.62%     51.77% |          84      6.34%     58.11% |          66      4.98%     63.09% |          83      6.26%     69.36% |          85      6.42%     75.77% |          81      6.11%     81.89% |          81      6.11%     88.00% |          80      6.04%     94.04% |          79      5.96%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1325                      
system.ruby.L2Cache_Controller.I_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.L1_GETS   |         235      4.77%      4.77% |         414      8.41%     13.19% |         188      3.82%     17.01% |         310      6.30%     23.30% |         523     10.63%     33.93% |         384      7.80%     41.73% |         149      3.03%     44.76% |         185      3.76%     48.52% |         123      2.50%     51.02% |         164      3.33%     54.35% |         234      4.75%     59.10% |         285      5.79%     64.89% |         935     19.00%     83.89% |         403      8.19%     92.08% |         160      3.25%     95.33% |         230      4.67%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4922                      
system.ruby.L2Cache_Controller.L1_GETX   |         150      5.62%      5.62% |         170      6.36%     11.98% |         138      5.17%     17.15% |          84      3.14%     20.29% |          91      3.41%     23.70% |         113      4.23%     27.93% |          93      3.48%     31.41% |         113      4.23%     35.64% |          97      3.63%     39.27% |          61      2.28%     41.56% |         101      3.78%     45.34% |         585     21.90%     67.24% |         277     10.37%     77.61% |         147      5.50%     83.11% |         225      8.42%     91.54% |         226      8.46%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2671                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         230      4.45%      4.45% |         179      3.47%      7.92% |         452      8.75%     16.67% |         271      5.25%     21.92% |         309      5.98%     27.90% |         280      5.42%     33.33% |         291      5.64%     38.96% |         289      5.60%     44.56% |         274      5.31%     49.86% |         187      3.62%     53.49% |         471      9.12%     62.61% |         572     11.08%     73.68% |         309      5.98%     79.67% |         299      5.79%     85.46% |         275      5.33%     90.78% |         476      9.22%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5164                      
system.ruby.L2Cache_Controller.L1_PUTX   |         326      5.58%      5.58% |         537      9.19%     14.76% |         258      4.41%     19.18% |         389      6.66%     25.83% |         602     10.30%     36.13% |         474      8.11%     44.24% |         234      4.00%     48.25% |         284      4.86%     53.11% |         214      3.66%     56.77% |         222      3.80%     60.56% |         278      4.76%     65.32% |         300      5.13%     70.45% |         613     10.49%     80.94% |         510      8.73%     89.67% |         356      6.09%     95.76% |         248      4.24%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5845                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            4                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          15     27.27%     27.27% |           0      0.00%     27.27% |          15     27.27%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      1.82%     56.36% |           0      0.00%     56.36% |           0      0.00%     56.36% |           0      0.00%     56.36% |          24     43.64%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           55                      
system.ruby.L2Cache_Controller.L2_Replacement |          62      6.86%      6.86% |          67      7.41%     14.27% |          67      7.41%     21.68% |          41      4.54%     26.22% |          37      4.09%     30.31% |          29      3.21%     33.52% |          28      3.10%     36.62% |          38      4.20%     40.82% |          33      3.65%     44.47% |          29      3.21%     47.68% |          72      7.96%     55.64% |          62      6.86%     62.50% |          78      8.63%     71.13% |          76      8.41%     79.54% |         102     11.28%     90.82% |          83      9.18%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          904                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         104      3.50%      3.50% |         106      3.57%      7.07% |         126      4.24%     11.31% |         128      4.31%     15.61% |         177      5.96%     21.57% |          94      3.16%     24.73% |          89      2.99%     27.73% |         149      5.01%     32.74% |         108      3.63%     36.37% |          89      2.99%     39.37% |         148      4.98%     44.35% |         550     18.51%     62.85% |         754     25.37%     88.22% |         124      4.17%     92.40% |         121      4.07%     96.47% |         105      3.53%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         2972                      
system.ruby.L2Cache_Controller.M.L1_GETS |         177      5.24%      5.24% |         349     10.33%     15.58% |         128      3.79%     19.37% |         269      7.97%     27.33% |         470     13.92%     41.25% |         341     10.10%     51.35% |         125      3.70%     55.05% |         123      3.64%     58.69% |          91      2.69%     61.39% |         133      3.94%     65.32% |         151      4.47%     69.80% |         160      4.74%     74.53% |         334      9.89%     84.42% |         347     10.28%     94.70% |          90      2.67%     97.36% |          89      2.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3377                      
system.ruby.L2Cache_Controller.M.L1_GETX |          54      5.08%      5.08% |          80      7.53%     12.61% |          53      4.99%     17.59% |          49      4.61%     22.20% |          49      4.61%     26.81% |          80      7.53%     34.34% |          60      5.64%     39.98% |          71      6.68%     46.66% |          62      5.83%     52.49% |          29      2.73%     55.22% |          21      1.98%     57.20% |          49      4.61%     61.81% |         158     14.86%     76.67% |          72      6.77%     83.44% |         125     11.76%     95.20% |          51      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1063                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          60      7.19%      7.19% |          67      8.03%     15.23% |          53      6.35%     21.58% |          39      4.68%     26.26% |          37      4.44%     30.70% |          28      3.36%     34.05% |          27      3.24%     37.29% |          38      4.56%     41.85% |          33      3.96%     45.80% |          29      3.48%     49.28% |          71      8.51%     57.79% |          61      7.31%     65.11% |          62      7.43%     72.54% |          59      7.07%     79.62% |          92     11.03%     90.65% |          78      9.35%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          834                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          27      5.59%      5.59% |          34      7.04%     12.63% |          20      4.14%     16.77% |          25      5.18%     21.95% |          41      8.49%     30.43% |          21      4.35%     34.78% |          14      2.90%     37.68% |          48      9.94%     47.62% |          24      4.97%     52.59% |          23      4.76%     57.35% |          27      5.59%     62.94% |          28      5.80%     68.74% |          56     11.59%     80.33% |          29      6.00%     86.34% |          41      8.49%     94.82% |          25      5.18%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          483                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.66%      0.66% |           1      0.66%      1.32% |           1      0.66%      1.97% |           1      0.66%      2.63% |           0      0.00%      2.63% |           0      0.00%      2.63% |           0      0.00%      2.63% |           0      0.00%      2.63% |           0      0.00%      2.63% |           0      0.00%      2.63% |          23     15.13%     17.76% |          39     25.66%     43.42% |          77     50.66%     94.08% |           8      5.26%     99.34% |           0      0.00%     99.34% |           1      0.66%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          152                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     75.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           7     70.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           9      1.05%      1.05% |          12      1.40%      2.45% |          29      3.38%      5.83% |           0      0.00%      5.83% |           2      0.23%      6.07% |           0      0.00%      6.07% |           0      0.00%      6.07% |           0      0.00%      6.07% |           0      0.00%      6.07% |           0      0.00%      6.07% |          14      1.63%      7.70% |         380     44.34%     52.04% |         405     47.26%     99.30% |           6      0.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          857                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          16     25.00%     25.00% |           1      1.56%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.56%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           3      4.69%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |           2      3.12%     64.06% |          23     35.94%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           64                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          16     25.40%     25.40% |          14     22.22%     47.62% |           0      0.00%     47.62% |           2      3.17%     50.79% |           6      9.52%     60.32% |           3      4.76%     65.08% |           4      6.35%     71.43% |           7     11.11%     82.54% |           1      1.59%     84.13% |           0      0.00%     84.13% |           0      0.00%     84.13% |           0      0.00%     84.13% |           0      0.00%     84.13% |           0      0.00%     84.13% |           1      1.59%     85.71% |           9     14.29%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           63                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         326      5.58%      5.58% |         537      9.19%     14.77% |         258      4.42%     19.19% |         389      6.66%     25.85% |         602     10.31%     36.16% |         474      8.12%     44.27% |         232      3.97%     48.25% |         284      4.86%     53.11% |         214      3.66%     56.77% |         222      3.80%     60.57% |         278      4.76%     65.33% |         300      5.14%     70.47% |         613     10.49%     80.96% |         510      8.73%     89.69% |         354      6.06%     95.75% |         248      4.25%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5841                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.99%      2.99% |           0      0.00%      2.99% |          14     20.90%     23.88% |           2      2.99%     26.87% |           0      0.00%     26.87% |           1      1.49%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           1      1.49%     29.85% |           1      1.49%     31.34% |          16     23.88%     55.22% |          16     23.88%     79.10% |           9     13.43%     92.54% |           5      7.46%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           67                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          10      0.99%      0.99% |          13      1.28%      2.27% |          30      2.96%      5.22% |           1      0.10%      5.32% |           2      0.20%      5.52% |           0      0.00%      5.52% |           0      0.00%      5.52% |           0      0.00%      5.52% |           0      0.00%      5.52% |           0      0.00%      5.52% |          38      3.74%      9.26% |         420     41.38%     50.64% |         486     47.88%     98.52% |          14      1.38%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1015                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           4     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.69%      1.69% |           0      0.00%      1.69% |          14     23.73%     25.42% |           1      1.69%     27.12% |           0      0.00%     27.12% |           1      1.69%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           1      1.69%     30.51% |           1      1.69%     32.20% |          16     27.12%     59.32% |          15     25.42%     84.75% |           8     13.56%     98.31% |           1      1.69%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           59                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          30    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           23                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          15     25.86%     25.86% |           0      0.00%     25.86% |          15     25.86%     51.72% |           0      0.00%     51.72% |           0      0.00%     51.72% |           0      0.00%     51.72% |           1      1.72%     53.45% |           0      0.00%     53.45% |           1      1.72%     55.17% |           0      0.00%     55.17% |           0      0.00%     55.17% |           2      3.45%     58.62% |           0      0.00%     58.62% |           0      0.00%     58.62% |           1      1.72%     60.34% |          23     39.66%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         357      5.06%      5.06% |         569      8.07%     13.13% |         307      4.35%     17.48% |         394      5.59%     23.07% |         614      8.71%     31.78% |         480      6.81%     38.58% |         240      3.40%     41.99% |         296      4.20%     46.19% |         218      3.09%     49.28% |         225      3.19%     52.47% |         319      4.52%     56.99% |         727     10.31%     67.30% |        1118     15.85%     83.15% |         549      7.79%     90.94% |         371      5.26%     96.20% |         268      3.80%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7052                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          14     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |          12     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |          30     71.43%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           42                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.74%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |           0      0.00%      0.74% |          15     11.11%     11.85% |         119     88.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          135                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          16     25.00%     25.00% |           1      1.56%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.56%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           3      4.69%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |           2      3.12%     64.06% |          23     35.94%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           64                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      2.11%      2.11% |           0      0.00%      2.11% |           0      0.00%      2.11% |           0      0.00%      2.11% |          11     11.58%     13.68% |          82     86.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           95                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           3      3.19%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |           0      0.00%      3.19% |          90     95.74%     98.94% |           1      1.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           94                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         166      4.47%      4.47% |         173      4.66%      9.13% |         192      5.17%     14.30% |         169      4.55%     18.85% |         214      5.76%     24.61% |         123      3.31%     27.92% |         117      3.15%     31.07% |         187      5.04%     36.11% |         141      3.80%     39.90% |         118      3.18%     43.08% |         220      5.92%     49.00% |         590     15.89%     64.89% |         693     18.66%     83.55% |         200      5.39%     88.93% |         223      6.00%     94.94% |         188      5.06%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3714                      
system.ruby.L2Cache_Controller.Mem_Ack   |         166      4.47%      4.47% |         173      4.66%      9.13% |         192      5.17%     14.30% |         169      4.55%     18.85% |         214      5.76%     24.61% |         123      3.31%     27.92% |         117      3.15%     31.07% |         187      5.04%     36.11% |         141      3.80%     39.90% |         118      3.18%     43.08% |         220      5.92%     49.00% |         590     15.89%     64.89% |         693     18.66%     83.55% |         200      5.39%     88.93% |         223      6.00%     94.94% |         188      5.06%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3714                      
system.ruby.L2Cache_Controller.Mem_Data  |         182      4.58%      4.58% |         189      4.75%      9.33% |         208      5.23%     14.56% |         185      4.65%     19.21% |         230      5.78%     24.99% |         139      3.50%     28.49% |         133      3.34%     31.83% |         203      5.10%     36.94% |         157      3.95%     40.89% |         134      3.37%     44.25% |         236      5.93%     50.19% |         609     15.31%     65.50% |         713     17.93%     83.43% |         216      5.43%     88.86% |         239      6.01%     94.87% |         204      5.13%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         3977                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          42      3.45%      3.45% |          50      4.11%      7.56% |          45      3.70%     11.26% |          41      3.37%     14.63% |          53      4.35%     18.98% |          27      2.22%     21.20% |          22      1.81%     23.01% |          60      4.93%     27.94% |          30      2.47%     30.40% |          31      2.55%     32.95% |          68      5.59%     38.54% |          85      6.98%     45.52% |         516     42.40%     87.92% |          55      4.52%     92.44% |          56      4.60%     97.04% |          36      2.96%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1217                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          68      5.05%      5.05% |          76      5.65%     10.70% |          81      6.02%     16.72% |          33      2.45%     19.17% |          36      2.67%     21.84% |          30      2.23%     24.07% |          29      2.15%     26.23% |          35      2.60%     28.83% |          34      2.53%     31.35% |          32      2.38%     33.73% |          80      5.94%     39.67% |         439     32.62%     72.29% |         116      8.62%     80.91% |          75      5.57%     86.48% |          99      7.36%     93.83% |          83      6.17%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1346                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          72      5.07%      5.07% |          63      4.44%      9.51% |          82      5.77%     15.28% |         111      7.82%     23.10% |         141      9.93%     33.03% |          82      5.77%     38.80% |          82      5.77%     44.58% |         108      7.61%     52.18% |          93      6.55%     58.73% |          71      5.00%     63.73% |          88      6.20%     69.93% |          87      6.13%     76.06% |          85      5.99%     82.04% |          86      6.06%     88.10% |          84      5.92%     94.01% |          85      5.99%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1420                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     18.18%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |          14     18.18%     36.36% |           1      1.30%     37.66% |           0      0.00%     37.66% |           1      1.30%     38.96% |           0      0.00%     38.96% |          13     16.88%     55.84% |          13     16.88%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |          12     15.58%     88.31% |           9     11.69%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           77                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         158      4.24%      4.24% |         115      3.09%      7.32% |         362      9.71%     17.04% |         160      4.29%     21.33% |         163      4.37%     25.70% |         198      5.31%     31.02% |         209      5.61%     36.62% |         181      4.86%     41.48% |         179      4.80%     46.28% |         116      3.11%     49.40% |         383     10.28%     59.67% |         485     13.01%     72.69% |         224      6.01%     78.70% |         212      5.69%     84.38% |         191      5.12%     89.51% |         391     10.49%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3727                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            2                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          15     31.25%     31.25% |           0      0.00%     31.25% |          15     31.25%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1      2.08%     64.58% |           0      0.00%     64.58% |           0      0.00%     64.58% |           0      0.00%     64.58% |          17     35.42%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           48                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            3                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          67      5.06%      5.06% |          59      4.45%      9.51% |          75      5.66%     15.17% |         102      7.70%     22.87% |         134     10.11%     32.98% |          73      5.51%     38.49% |          75      5.66%     44.15% |         101      7.62%     51.77% |          84      6.34%     58.11% |          66      4.98%     63.09% |          83      6.26%     69.36% |          85      6.42%     75.77% |          81      6.11%     81.89% |          81      6.11%     88.00% |          80      6.04%     94.04% |          79      5.96%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1325                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          15     27.78%     27.78% |           0      0.00%     27.78% |          15     27.78%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1      1.85%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |          23     42.59%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           54                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           27                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            6                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            4                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            3                      
system.ruby.L2Cache_Controller.Unblock   |          16     25.00%     25.00% |           1      1.56%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.56%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           3      4.69%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |           2      3.12%     64.06% |          23     35.94%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           64                      
system.ruby.L2Cache_Controller.WB_Data   |          25      2.57%      2.57% |          12      1.23%      3.80% |          58      5.95%      9.75% |           1      0.10%      9.86% |           2      0.21%     10.06% |           1      0.10%     10.16% |           1      0.10%     10.27% |           0      0.00%     10.27% |           1      0.10%     10.37% |           0      0.00%     10.37% |          15      1.54%     11.91% |         383     39.32%     51.23% |         421     43.22%     94.46% |          21      2.16%     96.61% |           9      0.92%     97.54% |          24      2.46%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          974                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19474                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19474    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19474                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24209                      
system.ruby.LD.latency_hist_seqr::mean      22.327977                      
system.ruby.LD.latency_hist_seqr::gmean      2.390349                      
system.ruby.LD.latency_hist_seqr::stdev     64.252314                      
system.ruby.LD.latency_hist_seqr         |       23853     98.53%     98.53% |         319      1.32%     99.85% |          11      0.05%     99.89% |          14      0.06%     99.95% |           2      0.01%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24209                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4735                      
system.ruby.LD.miss_latency_hist_seqr::mean   110.045195                      
system.ruby.LD.miss_latency_hist_seqr::gmean    86.097038                      
system.ruby.LD.miss_latency_hist_seqr::stdev   107.442118                      
system.ruby.LD.miss_latency_hist_seqr    |        4379     92.48%     92.48% |         319      6.74%     99.22% |          11      0.23%     99.45% |          14      0.30%     99.75% |           2      0.04%     99.79% |          10      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4735                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          264                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          264                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          349                      
system.ruby.Load_Linked.latency_hist_seqr::mean    57.194842                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.254414                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   188.970933                      
system.ruby.Load_Linked.latency_hist_seqr |         330     94.56%     94.56% |           5      1.43%     95.99% |           6      1.72%     97.71% |           2      0.57%     98.28% |           5      1.43%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          349                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   231.729412                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   127.102181                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   327.401617                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          66     77.65%     77.65% |           5      5.88%     83.53% |           6      7.06%     90.59% |           2      2.35%     92.94% |           5      5.88%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16400                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16400                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18833                      
system.ruby.ST.latency_hist_seqr::mean      21.486964                      
system.ruby.ST.latency_hist_seqr::gmean      1.869430                      
system.ruby.ST.latency_hist_seqr::stdev     70.792366                      
system.ruby.ST.latency_hist_seqr         |       18467     98.06%     98.06% |         338      1.79%     99.85% |          10      0.05%     99.90% |           4      0.02%     99.93% |           1      0.01%     99.93% |          13      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18833                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2433                      
system.ruby.ST.miss_latency_hist_seqr::mean   159.582409                      
system.ruby.ST.miss_latency_hist_seqr::gmean   126.825044                      
system.ruby.ST.miss_latency_hist_seqr::stdev   129.992690                      
system.ruby.ST.miss_latency_hist_seqr    |        2067     84.96%     84.96% |         338     13.89%     98.85% |          10      0.41%     99.26% |           4      0.16%     99.42% |           1      0.04%     99.47% |          13      0.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2433                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          328                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          328                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           32                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          319                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          333                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     3.846847                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.081206                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    24.132365                      
system.ruby.Store_Conditional.latency_hist_seqr |         328     98.50%     98.50% |           0      0.00%     98.50% |           0      0.00%     98.50% |           1      0.30%     98.80% |           1      0.30%     99.10% |           1      0.30%     99.40% |           0      0.00%     99.40% |           1      0.30%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          333                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            5                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   190.600000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   181.260652                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev    63.845908                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            5                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  56820                       # delay histogram for all message
system.ruby.delayHist::mean                 29.833421                       # delay histogram for all message
system.ruby.delayHist::gmean                27.190785                       # delay histogram for all message
system.ruby.delayHist::stdev                12.475302                       # delay histogram for all message
system.ruby.delayHist                    |        8473     14.91%     14.91% |       22591     39.76%     54.67% |       22162     39.00%     93.67% |        2619      4.61%     98.28% |         857      1.51%     99.79% |         118      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    56820                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25443                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        28.935778                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.740749                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.338424                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5292     20.80%     20.80% |        9775     38.42%     59.22% |        7984     31.38%     90.60% |        1426      5.60%     96.20% |         848      3.33%     99.54% |         118      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25443                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         28634                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.021548                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       28.910664                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.675252                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        2663      9.30%      9.30% |        5445     19.02%     28.32% |        6105     21.32%     49.64% |        7432     25.96%     75.59% |        5803     20.27%     95.86% |        1134      3.96%     99.82% |          44      0.15%     99.97% |           7      0.02%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           28634                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2743                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.756836                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.830420                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.408797                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         518     18.88%     18.88% |         597     21.76%     40.65% |         669     24.39%     65.04% |         785     28.62%     93.66% |         158      5.76%     99.42% |          14      0.51%     99.93% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2743                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 12044.997217                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001273                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.380705                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001072                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.367976                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000615                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 12505.636044                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000609                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17775.327747                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.705946                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.690353                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 18393.204766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 17158.246025                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.978041                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.945263                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000569                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 17936.036962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11494.926621                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.001275                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.963084                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001072                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.866658                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000616                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 12338.876754                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       173794                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      173794    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       173794                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36544                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30897                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5647                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120308                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115824                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4484                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.100697                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   529.554935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           86                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.023534                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1259.949450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000835                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13634.176276                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001714                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   975.426473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010015                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17474.342538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020693                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62672.822700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003591                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.749545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          416                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          317                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1247                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1201                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001058                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   110.941278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   222.671472                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3793.939393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   211.761573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2311.289838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13841.814489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   110.896406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          547                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          430                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          117                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1672                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1627                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001412                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    44.619774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    89.829565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   962.616063                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    77.325921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1645.881800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5515.478624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    44.571083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          371                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          260                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1098                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1054                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.463287                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    73.669027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   847.969206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    62.772812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1533.570512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4428.228715                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.406958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          462                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          357                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1414                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1367                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001194                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.466147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    59.551270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   748.465788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    49.427424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1221.344105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3546.811250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.417456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          539                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          426                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1638                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1594                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001386                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.318162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    45.390552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   523.647789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    37.512842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   796.868472                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2621.155900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.265652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          377                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1464                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1421                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001240                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.305746                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    31.333897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   316.001050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.803887                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   577.618720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1723.974106                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.249418                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          468                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          368                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1837                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1795                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001467                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.367163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    17.532471                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   140.866661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.583295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   283.483941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   849.603744                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.303197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          412                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1587                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1541                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001343                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   103.214096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   207.052578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3164.923363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   197.340534                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2795.915667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12957.627065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   103.165405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          513                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          404                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          109                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1562                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1516                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001321                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    95.762191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   192.240104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2458.457951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   179.689361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3132.765548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11949.728353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    95.705863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          403                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          305                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           98                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1204                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1158                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001023                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.688038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   178.146216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  2917.449229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   165.146118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2881.895806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11109.493671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.646985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          482                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          375                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1455                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1409                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001233                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    81.413711                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   163.530732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  2126.986312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   153.918297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2205.668254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10175.365503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    81.368839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          457                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          349                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1378                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1332                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    74.258724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   149.298728                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1874.701344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   137.768898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2396.369345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9269.059136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    74.210034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          475                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          370                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1438                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1392                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001218                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.009221                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   134.645692                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1336.352483                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   123.289939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2522.186424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8355.705666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    66.952892                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          505                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          393                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1531                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1485                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001296                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    60.073183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   120.956286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1574.595748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   109.823620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2249.454232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7485.042162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    60.032130                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          543                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          426                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          117                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1657                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1612                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001400                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    51.643646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   104.338756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1189.233387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    92.758326                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1649.618258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6359.338695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    51.598774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.133386                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   470.495028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001007                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  8780.110896                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls           12                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          404                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          214                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   725.016262                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000282                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14840.162765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5543.726155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.793415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   460.266481                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000827                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13275.811171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          763                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          558                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          205                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001393                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   700.036025                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14351.716772                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8162.237082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.306237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   470.314586                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000739                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 20080.335495                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          806                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          568                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          238                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001332                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   739.631109                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000377                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 16969.764666                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16600.099785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000778                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.647390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   476.141558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.004412                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 24973.994394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          136                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1324                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          708                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          616                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.002245                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   724.181837                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001105                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16505.856580                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000465                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19771.264775                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000923                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.529414                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000401                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   474.855233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.005871                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 17749.780725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          220                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1433                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          716                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          717                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           47                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002659                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   738.425935                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001267                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 21873.171542                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000712                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13970.930059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.670394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   480.471848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 20258.930117                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          849                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          631                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          218                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001521                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   732.600236                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22481.035755                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16644.265438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.504909                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   465.401281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000661                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 25065.229924                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          418                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          242                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001194                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   681.596253                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14687.889761                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19477.710152                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.825149                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   479.084640                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.013432                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 25800.032382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          157                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          799                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          563                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          236                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           36                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001241                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   744.458807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14262.136082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21709.838121                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983452                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   470.193019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000888                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 14481.026248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          787                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          558                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          229                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001246                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   738.340964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22241.695524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11217.677340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.818603                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   486.611649                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 17592.860794                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          665                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          478                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          187                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   699.851127                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 22454.702382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13935.183453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.938533                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   481.867330                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000971                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 11062.898524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          923                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          682                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          241                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001670                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   753.739000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000381                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 16244.901168                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000391                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8089.946051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.465994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   482.224395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000796                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 13693.556053                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          777                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001353                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   766.437725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17052.100321                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11075.191811                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.150300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   481.445980                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16897.027764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses          533                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          395                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          138                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000885                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   721.465341                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20211.345630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13917.935485                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.166302                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   481.093052                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20147.253066                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses          585                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          375                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          210                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   701.165139                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19864.910691                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16244.001487                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.610109                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   479.042314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000451                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14607.906227                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          494                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          333                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          161                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000840                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   687.695957                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19747.984911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10858.490194                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.984450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   470.824725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18547.566347                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          278                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          134                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000731                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   654.933163                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19808.534491                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13704.463374                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         186214                      
system.ruby.latency_hist_seqr::mean          9.517222                      
system.ruby.latency_hist_seqr::gmean         1.358369                      
system.ruby.latency_hist_seqr::stdev        46.452798                      
system.ruby.latency_hist_seqr            |      185039     99.37%     99.37% |        1025      0.55%     99.92% |          48      0.03%     99.95% |          24      0.01%     99.96% |          14      0.01%     99.97% |          64      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           186214                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12420                      
system.ruby.miss_latency_hist_seqr::mean   128.699356                      
system.ruby.miss_latency_hist_seqr::gmean    98.706806                      
system.ruby.miss_latency_hist_seqr::stdev   130.899655                      
system.ruby.miss_latency_hist_seqr       |       11245     90.54%     90.54% |        1025      8.25%     98.79% |          48      0.39%     99.18% |          24      0.19%     99.37% |          14      0.11%     99.48% |          64      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12420                      
system.ruby.network.average_flit_latency    29.815503                      
system.ruby.network.average_flit_network_latency    28.164274                      
system.ruby.network.average_flit_queueing_latency     1.651229                      
system.ruby.network.average_flit_vnet_latency |   31.598128                       |   27.534611                       |   23.859578                      
system.ruby.network.average_flit_vqueue_latency |    2.178428                       |    1.550778                       |    1.031776                      
system.ruby.network.average_hops             2.916572                      
system.ruby.network.average_packet_latency    30.219577                      
system.ruby.network.average_packet_network_latency    28.549284                      
system.ruby.network.average_packet_queueing_latency     1.670293                      
system.ruby.network.average_packet_vnet_latency |   28.588029                       |   29.959391                       |   23.859578                      
system.ruby.network.average_packet_vqueue_latency |    2.259504                       |    1.460673                       |    1.031776                      
system.ruby.network.avg_link_utilization     0.472635                      
system.ruby.network.avg_vc_load          |    0.072505     15.34%     15.34% |    0.013283      2.81%     18.15% |    0.002613      0.55%     18.70% |    0.002603      0.55%     19.25% |    0.002506      0.53%     19.78% |    0.002597      0.55%     20.33% |    0.002586      0.55%     20.88% |    0.002538      0.54%     21.42% |    0.250930     53.09%     74.51% |    0.034628      7.33%     81.84% |    0.011825      2.50%     84.34% |    0.009330      1.97%     86.31% |    0.008824      1.87%     88.18% |    0.008632      1.83%     90.01% |    0.008610      1.82%     91.83% |    0.008540      1.81%     93.63% |    0.024080      5.09%     98.73% |    0.001216      0.26%     98.99% |    0.000841      0.18%     99.16% |    0.000806      0.17%     99.34% |    0.000794      0.17%     99.50% |    0.000787      0.17%     99.67% |    0.000783      0.17%     99.84% |    0.000778      0.16%    100.00%
system.ruby.network.avg_vc_load::total       0.472635                      
system.ruby.network.ext_in_link_utilization       151046                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       151018                      
system.ruby.network.flit_network_latency |     1022705                       |     2994031                       |      236520                      
system.ruby.network.flit_queueing_latency |       70507                       |      168627                       |       10228                      
system.ruby.network.flits_injected       |       32369     21.43%     21.43% |      108765     72.01%     93.43% |        9917      6.57%    100.00%
system.ruby.network.flits_injected::total       151051                      
system.ruby.network.flits_received       |       32366     21.43%     21.43% |      108737     72.00%     93.44% |        9913      6.56%    100.00%
system.ruby.network.flits_received::total       151016                      
system.ruby.network.int_link_utilization       440512                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      636198                       |      969396                       |      236520                      
system.ruby.network.packet_queueing_latency |       50283                       |       47263                       |       10228                      
system.ruby.network.packets_injected     |       22257     34.48%     34.48% |       32369     50.15%     84.64% |        9917     15.36%    100.00%
system.ruby.network.packets_injected::total        64543                      
system.ruby.network.packets_received     |       22254     34.49%     34.49% |       32357     50.15%     84.64% |        9913     15.36%    100.00%
system.ruby.network.packets_received::total        64524                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       105511                      
system.ruby.network.routers00.buffer_writes       105511                      
system.ruby.network.routers00.crossbar_activity       105510                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       105745                      
system.ruby.network.routers00.sw_output_arbiter_activity       105510                      
system.ruby.network.routers01.buffer_reads        47011                      
system.ruby.network.routers01.buffer_writes        47011                      
system.ruby.network.routers01.crossbar_activity        47011                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        47064                      
system.ruby.network.routers01.sw_output_arbiter_activity        47011                      
system.ruby.network.routers02.buffer_reads        34372                      
system.ruby.network.routers02.buffer_writes        34372                      
system.ruby.network.routers02.crossbar_activity        34370                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34481                      
system.ruby.network.routers02.sw_output_arbiter_activity        34370                      
system.ruby.network.routers03.buffer_reads        25834                      
system.ruby.network.routers03.buffer_writes        25834                      
system.ruby.network.routers03.crossbar_activity        25833                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        25995                      
system.ruby.network.routers03.sw_output_arbiter_activity        25833                      
system.ruby.network.routers04.buffer_reads        64638                      
system.ruby.network.routers04.buffer_writes        64638                      
system.ruby.network.routers04.crossbar_activity        64638                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        64939                      
system.ruby.network.routers04.sw_output_arbiter_activity        64638                      
system.ruby.network.routers05.buffer_reads        24380                      
system.ruby.network.routers05.buffer_writes        24380                      
system.ruby.network.routers05.crossbar_activity        24380                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24412                      
system.ruby.network.routers05.sw_output_arbiter_activity        24380                      
system.ruby.network.routers06.buffer_reads        19191                      
system.ruby.network.routers06.buffer_writes        19191                      
system.ruby.network.routers06.crossbar_activity        19191                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        19224                      
system.ruby.network.routers06.sw_output_arbiter_activity        19191                      
system.ruby.network.routers07.buffer_reads        21021                      
system.ruby.network.routers07.buffer_writes        21021                      
system.ruby.network.routers07.crossbar_activity        21020                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        21210                      
system.ruby.network.routers07.sw_output_arbiter_activity        21020                      
system.ruby.network.routers08.buffer_reads        47892                      
system.ruby.network.routers08.buffer_writes        47892                      
system.ruby.network.routers08.crossbar_activity        47891                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        48733                      
system.ruby.network.routers08.sw_output_arbiter_activity        47891                      
system.ruby.network.routers09.buffer_reads        24467                      
system.ruby.network.routers09.buffer_writes        24467                      
system.ruby.network.routers09.crossbar_activity        24466                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        24547                      
system.ruby.network.routers09.sw_output_arbiter_activity        24466                      
system.ruby.network.routers10.buffer_reads        25360                      
system.ruby.network.routers10.buffer_writes        25360                      
system.ruby.network.routers10.crossbar_activity        25360                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        25540                      
system.ruby.network.routers10.sw_output_arbiter_activity        25360                      
system.ruby.network.routers11.buffer_reads        29445                      
system.ruby.network.routers11.buffer_writes        29445                      
system.ruby.network.routers11.crossbar_activity        29443                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        31022                      
system.ruby.network.routers11.sw_output_arbiter_activity        29443                      
system.ruby.network.routers12.buffer_reads        43378                      
system.ruby.network.routers12.buffer_writes        43378                      
system.ruby.network.routers12.crossbar_activity        43373                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        45243                      
system.ruby.network.routers12.sw_output_arbiter_activity        43373                      
system.ruby.network.routers13.buffer_reads        30058                      
system.ruby.network.routers13.buffer_writes        30058                      
system.ruby.network.routers13.crossbar_activity        30055                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        30221                      
system.ruby.network.routers13.sw_output_arbiter_activity        30055                      
system.ruby.network.routers14.buffer_reads        25473                      
system.ruby.network.routers14.buffer_writes        25473                      
system.ruby.network.routers14.crossbar_activity        25472                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        25609                      
system.ruby.network.routers14.sw_output_arbiter_activity        25472                      
system.ruby.network.routers15.buffer_reads        23524                      
system.ruby.network.routers15.buffer_writes        23524                      
system.ruby.network.routers15.crossbar_activity        23524                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        24019                      
system.ruby.network.routers15.sw_output_arbiter_activity        23524                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       186228                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      186228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       186228                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    785571000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
