-- VHDL for IBM SMS ALD page 12.65.11.1
-- Title: 1401 MODE DRIVE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/18/2020 10:50:00 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_65_11_1_1401_MODE_DRIVE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		MS_1401_MODE_1:	 out STD_LOGIC;
		MY_1401_MODE_1:	 out STD_LOGIC;
		MS_1401_MODE:	 out STD_LOGIC;
		MC_1401_MODE_TO_1405:	 out STD_LOGIC);
end ALD_12_65_11_1_1401_MODE_DRIVE_ACC;

architecture behavioral of ALD_12_65_11_1_1401_MODE_DRIVE_ACC is 

	signal OUT_1A_A: STD_LOGIC;
	signal OUT_1B_F: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_1H_G: STD_LOGIC;

begin


	SMS_AEK_1A: entity SMS_AEK
	    port map (
		IN1 => PS_1401_MODE_1,	-- Pin F
		OUT1 => OUT_1A_A,
		IN2 => OPEN );

	OUT_1B_F <= NOT PS_1401_MODE_1;

	SMS_AEK_1E: entity SMS_AEK
	    port map (
		IN1 => PS_1401_MODE,	-- Pin D
		OUT1 => OUT_1E_C,
		IN2 => OPEN );

	OUT_1H_G <= OUT_1E_C;

	MS_1401_MODE_1 <= OUT_1A_A;
	MY_1401_MODE_1 <= OUT_1B_F;
	MS_1401_MODE <= OUT_1E_C;
	MC_1401_MODE_TO_1405 <= OUT_1H_G;


end;
