/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.1-5.10" *)
module helloworldfpga(x_1, x_0, y_1, y_0, s);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.98-1.99" *)
  output s;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.50-1.53" *)
  input x_0;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.34-1.37" *)
  input x_1;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.81-1.84" *)
  input y_0;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.66-1.69" *)
  input y_1;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_0_),
    .P(s)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(x_0),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .P(x_1),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X4Y3"),
    .IO_PAD("4"),
    .IO_TYPE("BIDIR")
  ) _8_ (
    .P(y_0),
    .Q(_3_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _9_ (
    .P(y_1),
    .Q(_4_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h08ce)
  ) s_LUT4_O (
    .I0(_1_),
    .I1(_2_),
    .I2(_3_),
    .I3(_4_),
    .O(_0_)
  );
endmodule
