#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Aug 19 22:27:42 2023
# Process ID: 109242
# Current directory: /home/idris/projects/LPD_Ctrl/vivado
# Command line: vivado
# Log file: /home/idris/projects/LPD_Ctrl/vivado/vivado.log
# Journal file: /home/idris/projects/LPD_Ctrl/vivado/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.xpr
INFO: [Project 1-313] Project file moved from '/data/codesign_project/Vivado/KMeans_Zybo_Verilog' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/idris/opt/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_1
design_1_blk_mem_gen_1_0
design_1_blk_mem_gen_0_0
design_1_axi_gpio_0_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_processing_system7_0_0
design_1_rst_ps7_0_50M_0
design_1_clk_wiz_0_0

INFO: [Project 1-230] Project 'KMeans.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 7825.527 ; gain = 129.996 ; free physical = 4208 ; free virtual = 13857
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-10:part0:1.0' used to customize the IP 'design_1_processing_system7_0_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_processing_system7_0_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_blk_mem_gen_0_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'design_1_blk_mem_gen_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_blk_mem_gen_0_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_blk_mem_gen_1_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'design_1_blk_mem_gen_1_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_blk_mem_gen_1_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0'.
INFO: [BD 41-2710] Migrated 'design_1_Top_0_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_Top_0_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_Top_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-10:part0:1.0' used to customize the IP 'design_1_axi_gpio_0_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_axi_gpio_0_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_ps7_0_axi_periph_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_ps7_0_axi_periph_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-10:part0:1.0' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_rst_ps7_0_50M_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'design_1_clk_wiz_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-10:part0:1.0' used to customize the IP 'design_1_clk_wiz_0_0' do not match.
INFO: [BD 41-2710] Migrated 'design_1_clk_wiz_0_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_1' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'design_1_axi_gpio_0_1' (customized with software release 2019.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-10:part0:1.0' used to customize the IP 'design_1_axi_gpio_0_1' do not match.
INFO: [BD 41-2710] Migrated 'design_1_axi_gpio_0_1.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1'.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'design_1_xbar_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_xbar_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_xbar_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_xbar_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_pc_0.xci'
  Source files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0'
  Output files are located in '/home/idris/projects/codesign_project/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0'.
