-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 17.1 (Build Build 590 10/25/2017)
-- Created on Tue Nov 22 21:17:26 2022

COMPONENT computer0
	PORT
	(
		d0		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		CLK1		:	 IN STD_LOGIC;
		STEP		:	 IN STD_LOGIC;
		RST1		:	 IN STD_LOGIC;
		SWA		:	 IN STD_LOGIC;
		SWB		:	 IN STD_LOGIC;
		M		:	 OUT STD_LOGIC_VECTOR(24 DOWNTO 1);
		PC_B		:	 OUT STD_LOGIC;
		LDPC		:	 OUT STD_LOGIC;
		LDAR		:	 OUT STD_LOGIC;
		LED_B		:	 OUT STD_LOGIC;
		RAM_B		:	 OUT STD_LOGIC;
		SW_B		:	 OUT STD_LOGIC;
		led		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		in		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		I		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		uaddr		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 1);
		bus		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		T1		:	 OUT STD_LOGIC;
		T2		:	 OUT STD_LOGIC;
		T3		:	 OUT STD_LOGIC;
		T4		:	 OUT STD_LOGIC;
		SEL		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		LOAD		:	 OUT STD_LOGIC;
		PC		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		q		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;