# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../hdl/rtl/pcounter.vhd" \
"../../../../../hdl/rtl/riscv.vhd" \
"../../../../../hdl/behav/top.vhd" \

# Do not sort compile order
nosort
