|main
clk => clk.IN4
reset => reset.IN2
in1 => in1.IN1
MemWrite << MemWrite.DB_MAX_OUTPUT_PORT_TYPE
DataAdr[0] << DataAdr[0].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[1] << DataAdr[1].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[2] << DataAdr[2].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[3] << DataAdr[3].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[4] << DataAdr[4].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[5] << DataAdr[5].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[6] << DataAdr[6].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[7] << DataAdr[7].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[8] << DataAdr[8].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[9] << DataAdr[9].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[10] << DataAdr[10].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[11] << DataAdr[11].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[12] << DataAdr[12].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[13] << DataAdr[13].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[14] << DataAdr[14].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[15] << DataAdr[15].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[16] << DataAdr[16].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[17] << DataAdr[17].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[18] << DataAdr[18].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[19] << DataAdr[19].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[20] << DataAdr[20].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[21] << DataAdr[21].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[22] << DataAdr[22].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[23] << DataAdr[23].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[24] << DataAdr[24].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[25] << DataAdr[25].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[26] << DataAdr[26].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[27] << DataAdr[27].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[28] << DataAdr[28].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[29] << DataAdr[29].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[30] << DataAdr[30].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[31] << DataAdr[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] << WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] << WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] << WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] << WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] << WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] << WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] << WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] << WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] << WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] << WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] << WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] << WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] << WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] << WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] << WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] << WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] << WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] << WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] << WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] << WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] << WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] << WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] << WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] << WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] << WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] << WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] << WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] << WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] << WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] << WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] << WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] << WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
vsync << system:VGA.port5
hsync << system:VGA.port6
blank << system:VGA.port7
sync << system:VGA.port8
r[0] << system:VGA.port9
r[1] << system:VGA.port9
r[2] << system:VGA.port9
r[3] << system:VGA.port9
r[4] << system:VGA.port9
r[5] << system:VGA.port9
r[6] << system:VGA.port9
r[7] << system:VGA.port9
g[0] << system:VGA.port10
g[1] << system:VGA.port10
g[2] << system:VGA.port10
g[3] << system:VGA.port10
g[4] << system:VGA.port10
g[5] << system:VGA.port10
g[6] << system:VGA.port10
g[7] << system:VGA.port10
b[0] << system:VGA.port11
b[1] << system:VGA.port11
b[2] << system:VGA.port11
b[3] << system:VGA.port11
b[4] << system:VGA.port11
b[5] << system:VGA.port11
b[6] << system:VGA.port11
b[7] << system:VGA.port11
vga_clk << system:VGA.port12
PS2_CLK => ~NO_FANOUT~
PS2_DATA => ~NO_FANOUT~
LED[0] << <GND>
LED[1] << <GND>
LED[2] << <GND>
LED[3] << <GND>
LED[4] << <GND>
LED[5] << <GND>
LED[6] << <GND>
LED[7] << <GND>
press << <GND>
codeword[0] << <GND>
codeword[1] << <GND>
codeword[2] << <GND>
codeword[3] << <GND>
codeword[4] << <GND>
codeword[5] << <GND>
codeword[6] << <GND>
codeword[7] << <GND>
sevenseg1[6] << <GND>
sevenseg1[5] << <GND>
sevenseg1[4] << <GND>
sevenseg1[3] << <GND>
sevenseg1[2] << <GND>
sevenseg1[1] << <GND>
sevenseg1[0] << <GND>
sevenseg2[6] << <GND>
sevenseg2[5] << <GND>
sevenseg2[4] << <GND>
sevenseg2[3] << <GND>
sevenseg2[2] << <GND>
sevenseg2[1] << <GND>
sevenseg2[0] << <GND>


|main|arm:ARM
clk => clk.IN2
reset => reset.IN2
PC[0] <= datapath:dp.port10
PC[1] <= datapath:dp.port10
PC[2] <= datapath:dp.port10
PC[3] <= datapath:dp.port10
PC[4] <= datapath:dp.port10
PC[5] <= datapath:dp.port10
PC[6] <= datapath:dp.port10
PC[7] <= datapath:dp.port10
PC[8] <= datapath:dp.port10
PC[9] <= datapath:dp.port10
PC[10] <= datapath:dp.port10
PC[11] <= datapath:dp.port10
PC[12] <= datapath:dp.port10
PC[13] <= datapath:dp.port10
PC[14] <= datapath:dp.port10
PC[15] <= datapath:dp.port10
PC[16] <= datapath:dp.port10
PC[17] <= datapath:dp.port10
PC[18] <= datapath:dp.port10
PC[19] <= datapath:dp.port10
PC[20] <= datapath:dp.port10
PC[21] <= datapath:dp.port10
PC[22] <= datapath:dp.port10
PC[23] <= datapath:dp.port10
PC[24] <= datapath:dp.port10
PC[25] <= datapath:dp.port10
PC[26] <= datapath:dp.port10
PC[27] <= datapath:dp.port10
PC[28] <= datapath:dp.port10
PC[29] <= datapath:dp.port10
PC[30] <= datapath:dp.port10
PC[31] <= datapath:dp.port10
Instr[0] => Instr[0].IN1
Instr[1] => Instr[1].IN1
Instr[2] => Instr[2].IN1
Instr[3] => Instr[3].IN1
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN2
Instr[13] => Instr[13].IN2
Instr[14] => Instr[14].IN2
Instr[15] => Instr[15].IN2
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN2
Instr[25] => Instr[25].IN2
Instr[26] => Instr[26].IN2
Instr[27] => Instr[27].IN2
Instr[28] => Instr[28].IN2
Instr[29] => Instr[29].IN2
Instr[30] => Instr[30].IN2
Instr[31] => Instr[31].IN2
MemWrite <= controller:c.port9
ALUResult[0] <= datapath:dp.port12
ALUResult[1] <= datapath:dp.port12
ALUResult[2] <= datapath:dp.port12
ALUResult[3] <= datapath:dp.port12
ALUResult[4] <= datapath:dp.port12
ALUResult[5] <= datapath:dp.port12
ALUResult[6] <= datapath:dp.port12
ALUResult[7] <= datapath:dp.port12
ALUResult[8] <= datapath:dp.port12
ALUResult[9] <= datapath:dp.port12
ALUResult[10] <= datapath:dp.port12
ALUResult[11] <= datapath:dp.port12
ALUResult[12] <= datapath:dp.port12
ALUResult[13] <= datapath:dp.port12
ALUResult[14] <= datapath:dp.port12
ALUResult[15] <= datapath:dp.port12
ALUResult[16] <= datapath:dp.port12
ALUResult[17] <= datapath:dp.port12
ALUResult[18] <= datapath:dp.port12
ALUResult[19] <= datapath:dp.port12
ALUResult[20] <= datapath:dp.port12
ALUResult[21] <= datapath:dp.port12
ALUResult[22] <= datapath:dp.port12
ALUResult[23] <= datapath:dp.port12
ALUResult[24] <= datapath:dp.port12
ALUResult[25] <= datapath:dp.port12
ALUResult[26] <= datapath:dp.port12
ALUResult[27] <= datapath:dp.port12
ALUResult[28] <= datapath:dp.port12
ALUResult[29] <= datapath:dp.port12
ALUResult[30] <= datapath:dp.port12
ALUResult[31] <= datapath:dp.port12
WriteData[0] <= datapath:dp.port13
WriteData[1] <= datapath:dp.port13
WriteData[2] <= datapath:dp.port13
WriteData[3] <= datapath:dp.port13
WriteData[4] <= datapath:dp.port13
WriteData[5] <= datapath:dp.port13
WriteData[6] <= datapath:dp.port13
WriteData[7] <= datapath:dp.port13
WriteData[8] <= datapath:dp.port13
WriteData[9] <= datapath:dp.port13
WriteData[10] <= datapath:dp.port13
WriteData[11] <= datapath:dp.port13
WriteData[12] <= datapath:dp.port13
WriteData[13] <= datapath:dp.port13
WriteData[14] <= datapath:dp.port13
WriteData[15] <= datapath:dp.port13
WriteData[16] <= datapath:dp.port13
WriteData[17] <= datapath:dp.port13
WriteData[18] <= datapath:dp.port13
WriteData[19] <= datapath:dp.port13
WriteData[20] <= datapath:dp.port13
WriteData[21] <= datapath:dp.port13
WriteData[22] <= datapath:dp.port13
WriteData[23] <= datapath:dp.port13
WriteData[24] <= datapath:dp.port13
WriteData[25] <= datapath:dp.port13
WriteData[26] <= datapath:dp.port13
WriteData[27] <= datapath:dp.port13
WriteData[28] <= datapath:dp.port13
WriteData[29] <= datapath:dp.port13
WriteData[30] <= datapath:dp.port13
WriteData[31] <= datapath:dp.port13
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|main|arm:ARM|controller:c
clk => clk.IN1
reset => reset.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= Decoder:dec.port11
RegSrc[1] <= Decoder:dec.port11
RegWrite <= CondLogic:cl.port10
ImmSrc[0] <= Decoder:dec.port10
ImmSrc[1] <= Decoder:dec.port10
ALUSrc <= Decoder:dec.port9
ALUControl[0] <= Decoder:dec.port12
ALUControl[1] <= Decoder:dec.port12
MemWrite <= CondLogic:cl.port11
MemtoReg <= Decoder:dec.port8
PCSrc <= CondLogic:cl.port9


|main|arm:ARM|controller:c|Decoder:dec
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemtoReg.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => NoWrite.IN0
Funct[0] => FlagW.DATAB
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => ~NO_FANOUT~
Funct[2] => Mux3.IN10
Funct[2] => Decoder0.IN1
Funct[2] => NoWrite.IN1
Funct[3] => Mux3.IN9
Funct[4] => Mux3.IN8
Funct[4] => Decoder0.IN0
Funct[5] => Mux0.IN5
Rd[0] => Equal2.IN3
Rd[1] => Equal2.IN2
Rd[2] => Equal2.IN1
Rd[3] => Equal2.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemW <= controls.DB_MAX_OUTPUT_PORT_TYPE
NoWrite <= NoWrite.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|controller:c|CondLogic:cl
clk => clk.IN2
reset => reset.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN1
MemW => MemWrite.IN1
NoWrite => RegWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|controller:c|CondLogic:cl|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|controller:c|CondLogic:cl|flopenr:flagreg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|controller:c|CondLogic:cl|CondCheck:cc
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp
clk => clk.IN2
reset => reset.IN1
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
RegWrite => RegWrite.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ALUSrc => ALUSrc.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
MemtoReg => MemtoReg.IN1
PCSrc => PCSrc.IN1
ALUFlags[0] <= alu32:alu.port4
ALUFlags[1] <= alu32:alu.port4
ALUFlags[2] <= alu32:alu.port4
ALUFlags[3] <= alu32:alu.port4
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN3
Instr[13] => Instr[13].IN3
Instr[14] => Instr[14].IN3
Instr[15] => Instr[15].IN3
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => ~NO_FANOUT~
Instr[25] => ~NO_FANOUT~
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|main|arm:ARM|datapath:dp|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|flopr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|mux2:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|mux2:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|regfile:rf
clk => rf.we_a.CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN3
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN2
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN1
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN0
ra1[3] => rf.RADDR3
ra2[0] => Equal1.IN3
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN2
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN1
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN0
ra2[3] => rf.PORTBRADDR3
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
r15[0] => rd1.DATAB
r15[0] => rd2.DATAB
r15[1] => rd1.DATAB
r15[1] => rd2.DATAB
r15[2] => rd1.DATAB
r15[2] => rd2.DATAB
r15[3] => rd1.DATAB
r15[3] => rd2.DATAB
r15[4] => rd1.DATAB
r15[4] => rd2.DATAB
r15[5] => rd1.DATAB
r15[5] => rd2.DATAB
r15[6] => rd1.DATAB
r15[6] => rd2.DATAB
r15[7] => rd1.DATAB
r15[7] => rd2.DATAB
r15[8] => rd1.DATAB
r15[8] => rd2.DATAB
r15[9] => rd1.DATAB
r15[9] => rd2.DATAB
r15[10] => rd1.DATAB
r15[10] => rd2.DATAB
r15[11] => rd1.DATAB
r15[11] => rd2.DATAB
r15[12] => rd1.DATAB
r15[12] => rd2.DATAB
r15[13] => rd1.DATAB
r15[13] => rd2.DATAB
r15[14] => rd1.DATAB
r15[14] => rd2.DATAB
r15[15] => rd1.DATAB
r15[15] => rd2.DATAB
r15[16] => rd1.DATAB
r15[16] => rd2.DATAB
r15[17] => rd1.DATAB
r15[17] => rd2.DATAB
r15[18] => rd1.DATAB
r15[18] => rd2.DATAB
r15[19] => rd1.DATAB
r15[19] => rd2.DATAB
r15[20] => rd1.DATAB
r15[20] => rd2.DATAB
r15[21] => rd1.DATAB
r15[21] => rd2.DATAB
r15[22] => rd1.DATAB
r15[22] => rd2.DATAB
r15[23] => rd1.DATAB
r15[23] => rd2.DATAB
r15[24] => rd1.DATAB
r15[24] => rd2.DATAB
r15[25] => rd1.DATAB
r15[25] => rd2.DATAB
r15[26] => rd1.DATAB
r15[26] => rd2.DATAB
r15[27] => rd1.DATAB
r15[27] => rd2.DATAB
r15[28] => rd1.DATAB
r15[28] => rd2.DATAB
r15[29] => rd1.DATAB
r15[29] => rd2.DATAB
r15[30] => rd1.DATAB
r15[30] => rd2.DATAB
r15[31] => rd1.DATAB
r15[31] => rd2.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|main|arm:ARM|datapath:dp|alu32:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => tmp.IN0
A[0] => tmp.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => tmp.IN0
A[1] => tmp.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => tmp.IN0
A[2] => tmp.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => tmp.IN0
A[3] => tmp.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => tmp.IN0
A[4] => tmp.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => tmp.IN0
A[5] => tmp.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => tmp.IN0
A[6] => tmp.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => tmp.IN0
A[7] => tmp.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => tmp.IN0
A[8] => tmp.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => tmp.IN0
A[9] => tmp.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => tmp.IN0
A[10] => tmp.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => tmp.IN0
A[11] => tmp.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => tmp.IN0
A[12] => tmp.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => tmp.IN0
A[13] => tmp.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => tmp.IN0
A[14] => tmp.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => tmp.IN0
A[15] => tmp.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => tmp.IN0
A[16] => tmp.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => tmp.IN0
A[17] => tmp.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => tmp.IN0
A[18] => tmp.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => tmp.IN0
A[19] => tmp.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => tmp.IN0
A[20] => tmp.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => tmp.IN0
A[21] => tmp.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => tmp.IN0
A[22] => tmp.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => tmp.IN0
A[23] => tmp.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => tmp.IN0
A[24] => tmp.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => tmp.IN0
A[25] => tmp.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => tmp.IN0
A[26] => tmp.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => tmp.IN0
A[27] => tmp.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => tmp.IN0
A[28] => tmp.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => tmp.IN0
A[29] => tmp.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => tmp.IN0
A[30] => tmp.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => x.IN0
A[31] => tmp.IN0
B[0] => Add0.IN64
B[0] => tmp.IN1
B[0] => tmp.IN1
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => tmp.IN1
B[1] => tmp.IN1
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => tmp.IN1
B[2] => tmp.IN1
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => tmp.IN1
B[3] => tmp.IN1
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => tmp.IN1
B[4] => tmp.IN1
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => tmp.IN1
B[5] => tmp.IN1
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => tmp.IN1
B[6] => tmp.IN1
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => tmp.IN1
B[7] => tmp.IN1
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => tmp.IN1
B[8] => tmp.IN1
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => tmp.IN1
B[9] => tmp.IN1
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => tmp.IN1
B[10] => tmp.IN1
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => tmp.IN1
B[11] => tmp.IN1
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => tmp.IN1
B[12] => tmp.IN1
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => tmp.IN1
B[13] => tmp.IN1
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => tmp.IN1
B[14] => tmp.IN1
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => tmp.IN1
B[15] => tmp.IN1
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => tmp.IN1
B[16] => tmp.IN1
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => tmp.IN1
B[17] => tmp.IN1
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => tmp.IN1
B[18] => tmp.IN1
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => tmp.IN1
B[19] => tmp.IN1
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => tmp.IN1
B[20] => tmp.IN1
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => tmp.IN1
B[21] => tmp.IN1
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => tmp.IN1
B[22] => tmp.IN1
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => tmp.IN1
B[23] => tmp.IN1
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => tmp.IN1
B[24] => tmp.IN1
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => tmp.IN1
B[25] => tmp.IN1
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => tmp.IN1
B[26] => tmp.IN1
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => tmp.IN1
B[27] => tmp.IN1
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => tmp.IN1
B[28] => tmp.IN1
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => tmp.IN1
B[29] => tmp.IN1
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => tmp.IN1
B[30] => tmp.IN1
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => x.IN1
B[31] => tmp.IN1
B[31] => y.IN1
B[31] => Add1.IN1
C[0] => Mux0.IN5
C[0] => Mux1.IN4
C[0] => Mux2.IN5
C[0] => Mux3.IN5
C[0] => Mux4.IN5
C[0] => Mux5.IN5
C[0] => Mux6.IN5
C[0] => Mux7.IN5
C[0] => Mux8.IN5
C[0] => Mux9.IN5
C[0] => Mux10.IN5
C[0] => Mux11.IN5
C[0] => Mux12.IN5
C[0] => Mux13.IN5
C[0] => Mux14.IN5
C[0] => Mux15.IN5
C[0] => Mux16.IN5
C[0] => Mux17.IN5
C[0] => Mux18.IN5
C[0] => Mux19.IN5
C[0] => Mux20.IN5
C[0] => Mux21.IN5
C[0] => Mux22.IN5
C[0] => Mux23.IN5
C[0] => Mux24.IN5
C[0] => Mux25.IN5
C[0] => Mux26.IN5
C[0] => Mux27.IN5
C[0] => Mux28.IN5
C[0] => Mux29.IN5
C[0] => Mux30.IN5
C[0] => Mux31.IN5
C[0] => Mux32.IN5
C[1] => Mux0.IN4
C[1] => Mux1.IN3
C[1] => Mux2.IN4
C[1] => Mux3.IN4
C[1] => Mux4.IN4
C[1] => Mux5.IN4
C[1] => Mux6.IN4
C[1] => Mux7.IN4
C[1] => Mux8.IN4
C[1] => Mux9.IN4
C[1] => Mux10.IN4
C[1] => Mux11.IN4
C[1] => Mux12.IN4
C[1] => Mux13.IN4
C[1] => Mux14.IN4
C[1] => Mux15.IN4
C[1] => Mux16.IN4
C[1] => Mux17.IN4
C[1] => Mux18.IN4
C[1] => Mux19.IN4
C[1] => Mux20.IN4
C[1] => Mux21.IN4
C[1] => Mux22.IN4
C[1] => Mux23.IN4
C[1] => Mux24.IN4
C[1] => Mux25.IN4
C[1] => Mux26.IN4
C[1] => Mux27.IN4
C[1] => Mux28.IN4
C[1] => Mux29.IN4
C[1] => Mux30.IN4
C[1] => Mux31.IN4
C[1] => Mux32.IN4
R[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|main|imem:imem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.RADDR
a[3] => RAM.RADDR1
a[4] => RAM.RADDR2
a[5] => RAM.RADDR3
a[6] => RAM.RADDR4
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|main|dmem:dmem
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|main|reg_sprite:comb_6
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[0][16].CLK
clk => rf[0][17].CLK
clk => rf[0][18].CLK
clk => rf[0][19].CLK
clk => rf[0][20].CLK
clk => rf[0][21].CLK
clk => rf[0][22].CLK
clk => rf[0][23].CLK
clk => rf[0][24].CLK
clk => rf[0][25].CLK
clk => rf[0][26].CLK
clk => rf[0][27].CLK
clk => rf[0][28].CLK
clk => rf[0][29].CLK
clk => rf[0][30].CLK
clk => rf[0][31].CLK
we3 => rf[0][0].ENA
we3 => rf[0][1].ENA
we3 => rf[0][2].ENA
we3 => rf[0][3].ENA
we3 => rf[0][4].ENA
we3 => rf[0][5].ENA
we3 => rf[0][6].ENA
we3 => rf[0][7].ENA
we3 => rf[0][8].ENA
we3 => rf[0][9].ENA
we3 => rf[0][10].ENA
we3 => rf[0][11].ENA
we3 => rf[0][12].ENA
we3 => rf[0][13].ENA
we3 => rf[0][14].ENA
we3 => rf[0][15].ENA
we3 => rf[0][16].ENA
we3 => rf[0][17].ENA
we3 => rf[0][18].ENA
we3 => rf[0][19].ENA
we3 => rf[0][20].ENA
we3 => rf[0][21].ENA
we3 => rf[0][22].ENA
we3 => rf[0][23].ENA
we3 => rf[0][24].ENA
we3 => rf[0][25].ENA
we3 => rf[0][26].ENA
we3 => rf[0][27].ENA
we3 => rf[0][28].ENA
we3 => rf[0][29].ENA
we3 => rf[0][30].ENA
we3 => rf[0][31].ENA
wd3[0] => rf[0][0].DATAIN
wd3[1] => rf[0][1].DATAIN
wd3[2] => rf[0][2].DATAIN
wd3[3] => rf[0][3].DATAIN
wd3[4] => rf[0][4].DATAIN
wd3[5] => rf[0][5].DATAIN
wd3[6] => rf[0][6].DATAIN
wd3[7] => rf[0][7].DATAIN
wd3[8] => rf[0][8].DATAIN
wd3[9] => rf[0][9].DATAIN
wd3[10] => rf[0][10].DATAIN
wd3[11] => rf[0][11].DATAIN
wd3[12] => rf[0][12].DATAIN
wd3[13] => rf[0][13].DATAIN
wd3[14] => rf[0][14].DATAIN
wd3[15] => rf[0][15].DATAIN
wd3[16] => rf[0][16].DATAIN
wd3[17] => rf[0][17].DATAIN
wd3[18] => rf[0][18].DATAIN
wd3[19] => rf[0][19].DATAIN
wd3[20] => rf[0][20].DATAIN
wd3[21] => rf[0][21].DATAIN
wd3[22] => rf[0][22].DATAIN
wd3[23] => rf[0][23].DATAIN
wd3[24] => rf[0][24].DATAIN
wd3[25] => rf[0][25].DATAIN
wd3[26] => rf[0][26].DATAIN
wd3[27] => rf[0][27].DATAIN
wd3[28] => rf[0][28].DATAIN
wd3[29] => rf[0][29].DATAIN
wd3[30] => rf[0][30].DATAIN
wd3[31] => rf[0][31].DATAIN
rd1[0] <= rf[0][0].DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rf[0][1].DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rf[0][2].DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rf[0][3].DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rf[0][4].DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rf[0][5].DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rf[0][6].DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rf[0][7].DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rf[0][8].DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rf[0][9].DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rf[0][10].DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rf[0][11].DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rf[0][12].DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rf[0][13].DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rf[0][14].DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rf[0][15].DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rf[0][16].DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rf[0][17].DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rf[0][18].DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rf[0][19].DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rf[0][20].DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rf[0][21].DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rf[0][22].DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rf[0][23].DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rf[0][24].DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rf[0][25].DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rf[0][26].DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rf[0][27].DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rf[0][28].DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rf[0][29].DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rf[0][30].DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rf[0][31].DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= <GND>
rd2[1] <= <GND>
rd2[2] <= <GND>
rd2[3] <= <GND>
rd2[4] <= <GND>
rd2[5] <= <GND>
rd2[6] <= <GND>
rd2[7] <= <GND>
rd2[8] <= <GND>
rd2[9] <= <GND>
rd2[10] <= <GND>
rd2[11] <= <GND>
rd2[12] <= <GND>
rd2[13] <= <GND>
rd2[14] <= <GND>
rd2[15] <= <GND>
rd2[16] <= <GND>
rd2[17] <= <GND>
rd2[18] <= <GND>
rd2[19] <= <GND>
rd2[20] <= <GND>
rd2[21] <= <GND>
rd2[22] <= <GND>
rd2[23] <= <GND>
rd2[24] <= <GND>
rd2[25] <= <GND>
rd2[26] <= <GND>
rd2[27] <= <GND>
rd2[28] <= <GND>
rd2[29] <= <GND>
rd2[30] <= <GND>
rd2[31] <= <GND>


|main|system:VGA
clk => clk25.CLK
reset => VGA_Controller:vga.iRST_N
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_h.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => new_d.OUTPUTSELECT
in1 => sprite_m[0].IN1
in1 => sprite_dk[0].IN1
in1 => display_barril.IN1
mario_pos[0] => ~NO_FANOUT~
mario_pos[1] => ~NO_FANOUT~
mario_pos[2] => ~NO_FANOUT~
mario_pos[3] => ~NO_FANOUT~
mario_pos[4] => ~NO_FANOUT~
mario_pos[5] => ~NO_FANOUT~
mario_pos[6] => ~NO_FANOUT~
mario_pos[7] => ~NO_FANOUT~
mario_pos[8] => ~NO_FANOUT~
mario_pos[9] => ~NO_FANOUT~
mario_pos[10] => ~NO_FANOUT~
mario_pos[11] => ~NO_FANOUT~
mario_pos[12] => ~NO_FANOUT~
mario_pos[13] => ~NO_FANOUT~
mario_pos[14] => ~NO_FANOUT~
mario_pos[15] => ~NO_FANOUT~
mario_pos[16] => ~NO_FANOUT~
mario_pos[17] => ~NO_FANOUT~
mario_pos[18] => ~NO_FANOUT~
mario_pos[19] => ~NO_FANOUT~
mario_pos[20] => ~NO_FANOUT~
mario_pos[21] => ~NO_FANOUT~
mario_pos[22] => ~NO_FANOUT~
mario_pos[23] => ~NO_FANOUT~
mario_pos[24] => ~NO_FANOUT~
mario_pos[25] => ~NO_FANOUT~
mario_pos[26] => ~NO_FANOUT~
mario_pos[27] => ~NO_FANOUT~
mario_pos[28] => ~NO_FANOUT~
mario_pos[29] => ~NO_FANOUT~
mario_pos[30] => ~NO_FANOUT~
mario_pos[31] => ~NO_FANOUT~
barril_pos[0] => ~NO_FANOUT~
barril_pos[1] => ~NO_FANOUT~
barril_pos[2] => ~NO_FANOUT~
barril_pos[3] => ~NO_FANOUT~
barril_pos[4] => ~NO_FANOUT~
barril_pos[5] => ~NO_FANOUT~
barril_pos[6] => ~NO_FANOUT~
barril_pos[7] => ~NO_FANOUT~
barril_pos[8] => ~NO_FANOUT~
barril_pos[9] => ~NO_FANOUT~
barril_pos[10] => ~NO_FANOUT~
barril_pos[11] => ~NO_FANOUT~
barril_pos[12] => ~NO_FANOUT~
barril_pos[13] => ~NO_FANOUT~
barril_pos[14] => ~NO_FANOUT~
barril_pos[15] => ~NO_FANOUT~
barril_pos[16] => ~NO_FANOUT~
barril_pos[17] => ~NO_FANOUT~
barril_pos[18] => ~NO_FANOUT~
barril_pos[19] => ~NO_FANOUT~
barril_pos[20] => ~NO_FANOUT~
barril_pos[21] => ~NO_FANOUT~
barril_pos[22] => ~NO_FANOUT~
barril_pos[23] => ~NO_FANOUT~
barril_pos[24] => ~NO_FANOUT~
barril_pos[25] => ~NO_FANOUT~
barril_pos[26] => ~NO_FANOUT~
barril_pos[27] => ~NO_FANOUT~
barril_pos[28] => ~NO_FANOUT~
barril_pos[29] => ~NO_FANOUT~
barril_pos[30] => ~NO_FANOUT~
barril_pos[31] => ~NO_FANOUT~
vsync <= VGA_Controller:vga.oVGA_V_SYNC
hsync <= VGA_Controller:vga.oVGA_H_SYNC
blank <= VGA_Controller:vga.oVGA_BLANK
sync <= VGA_Controller:vga.oVGA_SYNC
r[0] <= VGA_Controller:vga.oVGA_R[0]
r[1] <= VGA_Controller:vga.oVGA_R[1]
r[2] <= VGA_Controller:vga.oVGA_R[2]
r[3] <= VGA_Controller:vga.oVGA_R[3]
r[4] <= VGA_Controller:vga.oVGA_R[4]
r[5] <= VGA_Controller:vga.oVGA_R[5]
r[6] <= VGA_Controller:vga.oVGA_R[6]
r[7] <= VGA_Controller:vga.oVGA_R[7]
g[0] <= VGA_Controller:vga.oVGA_G[0]
g[1] <= VGA_Controller:vga.oVGA_G[1]
g[2] <= VGA_Controller:vga.oVGA_G[2]
g[3] <= VGA_Controller:vga.oVGA_G[3]
g[4] <= VGA_Controller:vga.oVGA_G[4]
g[5] <= VGA_Controller:vga.oVGA_G[5]
g[6] <= VGA_Controller:vga.oVGA_G[6]
g[7] <= VGA_Controller:vga.oVGA_G[7]
b[0] <= VGA_Controller:vga.oVGA_B[0]
b[1] <= VGA_Controller:vga.oVGA_B[1]
b[2] <= VGA_Controller:vga.oVGA_B[2]
b[3] <= VGA_Controller:vga.oVGA_B[3]
b[4] <= VGA_Controller:vga.oVGA_B[4]
b[5] <= VGA_Controller:vga.oVGA_B[5]
b[6] <= VGA_Controller:vga.oVGA_B[6]
b[7] <= VGA_Controller:vga.oVGA_B[7]
vga_clk <= VGA_Controller:vga.oVGA_CLK


|main|system:VGA|draw:Draw
hcount[0] => LessThan0.IN20
hcount[0] => LessThan1.IN20
hcount[1] => LessThan0.IN19
hcount[1] => LessThan1.IN19
hcount[2] => LessThan0.IN18
hcount[2] => LessThan1.IN18
hcount[3] => LessThan0.IN17
hcount[3] => LessThan1.IN17
hcount[4] => LessThan0.IN16
hcount[4] => LessThan1.IN16
hcount[5] => LessThan0.IN15
hcount[5] => LessThan1.IN15
hcount[6] => LessThan0.IN14
hcount[6] => LessThan1.IN14
hcount[7] => LessThan0.IN13
hcount[7] => LessThan1.IN13
hcount[8] => LessThan0.IN12
hcount[8] => LessThan1.IN12
hcount[9] => LessThan0.IN11
hcount[9] => LessThan1.IN11
vcount[0] => ~NO_FANOUT~
vcount[1] => ~NO_FANOUT~
vcount[2] => ~NO_FANOUT~
vcount[3] => ~NO_FANOUT~
vcount[4] => ~NO_FANOUT~
vcount[5] => ~NO_FANOUT~
vcount[6] => ~NO_FANOUT~
vcount[7] => ~NO_FANOUT~
vcount[8] => ~NO_FANOUT~
vcount[9] => ~NO_FANOUT~
draw <= draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|map:Map
hcount[0] => horz[0].IN1
hcount[1] => Add1.IN18
hcount[2] => Add1.IN17
hcount[3] => Add1.IN16
hcount[4] => Add1.IN15
hcount[5] => Add1.IN14
hcount[6] => Add1.IN13
hcount[7] => Add1.IN12
hcount[8] => Add1.IN11
hcount[9] => Add1.IN10
vcount[0] => vert[0].IN1
vcount[1] => LessThan0.IN19
vcount[1] => LessThan1.IN19
vcount[1] => LessThan2.IN19
vcount[1] => LessThan3.IN19
vcount[1] => LessThan4.IN19
vcount[1] => LessThan5.IN19
vcount[1] => LessThan6.IN19
vcount[1] => LessThan7.IN19
vcount[1] => LessThan8.IN19
vcount[1] => LessThan9.IN19
vcount[1] => LessThan10.IN19
vcount[1] => LessThan11.IN19
vcount[1] => Add0.IN18
vcount[2] => LessThan0.IN18
vcount[2] => LessThan1.IN18
vcount[2] => LessThan2.IN18
vcount[2] => LessThan3.IN18
vcount[2] => LessThan4.IN18
vcount[2] => LessThan5.IN18
vcount[2] => LessThan6.IN18
vcount[2] => LessThan7.IN18
vcount[2] => LessThan8.IN18
vcount[2] => LessThan9.IN18
vcount[2] => LessThan10.IN18
vcount[2] => LessThan11.IN18
vcount[2] => Add0.IN17
vcount[3] => LessThan0.IN17
vcount[3] => LessThan1.IN17
vcount[3] => LessThan2.IN17
vcount[3] => LessThan3.IN17
vcount[3] => LessThan4.IN17
vcount[3] => LessThan5.IN17
vcount[3] => LessThan6.IN17
vcount[3] => LessThan7.IN17
vcount[3] => LessThan8.IN17
vcount[3] => LessThan9.IN17
vcount[3] => LessThan10.IN17
vcount[3] => LessThan11.IN17
vcount[3] => Add0.IN16
vcount[4] => LessThan0.IN16
vcount[4] => LessThan1.IN16
vcount[4] => LessThan2.IN16
vcount[4] => LessThan3.IN16
vcount[4] => LessThan4.IN16
vcount[4] => LessThan5.IN16
vcount[4] => LessThan6.IN16
vcount[4] => LessThan7.IN16
vcount[4] => LessThan8.IN16
vcount[4] => LessThan9.IN16
vcount[4] => LessThan10.IN16
vcount[4] => LessThan11.IN16
vcount[4] => Add0.IN15
vcount[5] => LessThan0.IN15
vcount[5] => LessThan1.IN15
vcount[5] => LessThan2.IN15
vcount[5] => LessThan3.IN15
vcount[5] => LessThan4.IN15
vcount[5] => LessThan5.IN15
vcount[5] => LessThan6.IN15
vcount[5] => LessThan7.IN15
vcount[5] => LessThan8.IN15
vcount[5] => LessThan9.IN15
vcount[5] => LessThan10.IN15
vcount[5] => LessThan11.IN15
vcount[5] => Add0.IN14
vcount[6] => LessThan0.IN14
vcount[6] => LessThan1.IN14
vcount[6] => LessThan2.IN14
vcount[6] => LessThan3.IN14
vcount[6] => LessThan4.IN14
vcount[6] => LessThan5.IN14
vcount[6] => LessThan6.IN14
vcount[6] => LessThan7.IN14
vcount[6] => LessThan8.IN14
vcount[6] => LessThan9.IN14
vcount[6] => LessThan10.IN14
vcount[6] => LessThan11.IN14
vcount[6] => Add0.IN13
vcount[7] => LessThan0.IN13
vcount[7] => LessThan1.IN13
vcount[7] => LessThan2.IN13
vcount[7] => LessThan3.IN13
vcount[7] => LessThan4.IN13
vcount[7] => LessThan5.IN13
vcount[7] => LessThan6.IN13
vcount[7] => LessThan7.IN13
vcount[7] => LessThan8.IN13
vcount[7] => LessThan9.IN13
vcount[7] => LessThan10.IN13
vcount[7] => LessThan11.IN13
vcount[7] => Add0.IN12
vcount[8] => LessThan0.IN12
vcount[8] => LessThan1.IN12
vcount[8] => LessThan2.IN12
vcount[8] => LessThan3.IN12
vcount[8] => LessThan4.IN12
vcount[8] => LessThan5.IN12
vcount[8] => LessThan6.IN12
vcount[8] => LessThan7.IN12
vcount[8] => LessThan8.IN12
vcount[8] => LessThan9.IN12
vcount[8] => LessThan10.IN12
vcount[8] => LessThan11.IN12
vcount[8] => Add0.IN11
vcount[9] => LessThan0.IN11
vcount[9] => LessThan1.IN11
vcount[9] => LessThan2.IN11
vcount[9] => LessThan3.IN11
vcount[9] => LessThan4.IN11
vcount[9] => LessThan5.IN11
vcount[9] => LessThan6.IN11
vcount[9] => LessThan7.IN11
vcount[9] => LessThan8.IN11
vcount[9] => LessThan9.IN11
vcount[9] => LessThan10.IN11
vcount[9] => LessThan11.IN11
vcount[9] => Add0.IN10
bounds_draw => is_tileV.IN1
tile_draw <= tile_draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|map:Map|barMem:barra
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => RAM.RADDR4
horz[4] => RAM.PORTBRADDR4
horz[5] => RAM.RADDR5
horz[5] => RAM.PORTBRADDR5
horz[6] => RAM.RADDR6
horz[6] => RAM.PORTBRADDR6
horz[7] => RAM.RADDR7
horz[7] => RAM.PORTBRADDR7
horz[8] => RAM.RADDR8
horz[8] => RAM.PORTBRADDR8
horz[9] => Add0.IN10
horz[9] => Add1.IN10
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_tile <= RAM.PORTBDATAOUT


|main|system:VGA|mario_pos:Mario
hcount[0] => LessThan2.IN10
hcount[0] => LessThan3.IN10
hcount[0] => Add3.IN20
hcount[1] => LessThan2.IN9
hcount[1] => LessThan3.IN9
hcount[1] => Add3.IN19
hcount[2] => LessThan2.IN8
hcount[2] => LessThan3.IN8
hcount[2] => Add3.IN18
hcount[3] => LessThan2.IN7
hcount[3] => LessThan3.IN7
hcount[3] => Add3.IN17
hcount[4] => LessThan2.IN6
hcount[4] => LessThan3.IN6
hcount[4] => Add3.IN16
hcount[5] => LessThan2.IN5
hcount[5] => LessThan3.IN5
hcount[5] => Add3.IN15
hcount[6] => LessThan2.IN4
hcount[6] => LessThan3.IN4
hcount[6] => Add3.IN14
hcount[7] => LessThan2.IN3
hcount[7] => LessThan3.IN3
hcount[7] => Add3.IN13
hcount[8] => LessThan2.IN2
hcount[8] => LessThan3.IN2
hcount[8] => Add3.IN12
hcount[9] => LessThan2.IN1
hcount[9] => LessThan3.IN1
hcount[9] => Add3.IN11
vcount[0] => LessThan0.IN10
vcount[0] => LessThan1.IN10
vcount[0] => Add2.IN20
vcount[1] => LessThan0.IN9
vcount[1] => LessThan1.IN9
vcount[1] => Add2.IN19
vcount[2] => LessThan0.IN8
vcount[2] => LessThan1.IN8
vcount[2] => Add2.IN18
vcount[3] => LessThan0.IN7
vcount[3] => LessThan1.IN7
vcount[3] => Add2.IN17
vcount[4] => LessThan0.IN6
vcount[4] => LessThan1.IN6
vcount[4] => Add2.IN16
vcount[5] => LessThan0.IN5
vcount[5] => LessThan1.IN5
vcount[5] => Add2.IN15
vcount[6] => LessThan0.IN4
vcount[6] => LessThan1.IN4
vcount[6] => Add2.IN14
vcount[7] => LessThan0.IN3
vcount[7] => LessThan1.IN3
vcount[7] => Add2.IN13
vcount[8] => LessThan0.IN2
vcount[8] => LessThan1.IN2
vcount[8] => Add2.IN12
vcount[9] => LessThan0.IN1
vcount[9] => LessThan1.IN1
vcount[9] => Add2.IN11
curr_h[0] => Add1.IN20
curr_h[0] => LessThan2.IN20
curr_h[0] => Add3.IN10
curr_h[1] => Add1.IN19
curr_h[1] => LessThan2.IN19
curr_h[1] => Add3.IN9
curr_h[2] => Add1.IN18
curr_h[2] => LessThan2.IN18
curr_h[2] => Add3.IN8
curr_h[3] => Add1.IN17
curr_h[3] => LessThan2.IN17
curr_h[3] => Add3.IN7
curr_h[4] => Add1.IN16
curr_h[4] => LessThan2.IN16
curr_h[4] => Add3.IN6
curr_h[5] => Add1.IN15
curr_h[5] => LessThan2.IN15
curr_h[5] => Add3.IN5
curr_h[6] => Add1.IN14
curr_h[6] => LessThan2.IN14
curr_h[6] => Add3.IN4
curr_h[7] => Add1.IN13
curr_h[7] => LessThan2.IN13
curr_h[7] => Add3.IN3
curr_h[8] => Add1.IN12
curr_h[8] => LessThan2.IN12
curr_h[8] => Add3.IN2
curr_h[9] => Add1.IN11
curr_h[9] => LessThan2.IN11
curr_h[9] => Add3.IN1
curr_v[0] => Add0.IN20
curr_v[0] => LessThan0.IN20
curr_v[0] => Add2.IN10
curr_v[1] => Add0.IN19
curr_v[1] => LessThan0.IN19
curr_v[1] => Add2.IN9
curr_v[2] => Add0.IN18
curr_v[2] => LessThan0.IN18
curr_v[2] => Add2.IN8
curr_v[3] => Add0.IN17
curr_v[3] => LessThan0.IN17
curr_v[3] => Add2.IN7
curr_v[4] => Add0.IN16
curr_v[4] => LessThan0.IN16
curr_v[4] => Add2.IN6
curr_v[5] => Add0.IN15
curr_v[5] => LessThan0.IN15
curr_v[5] => Add2.IN5
curr_v[6] => Add0.IN14
curr_v[6] => LessThan0.IN14
curr_v[6] => Add2.IN4
curr_v[7] => Add0.IN13
curr_v[7] => LessThan0.IN13
curr_v[7] => Add2.IN3
curr_v[8] => Add0.IN12
curr_v[8] => LessThan0.IN12
curr_v[8] => Add2.IN2
curr_v[9] => Add0.IN11
curr_v[9] => LessThan0.IN11
curr_v[9] => Add2.IN1
sprite_selec[0] => Equal0.IN1
sprite_selec[0] => Equal1.IN0
sprite_selec[0] => Equal2.IN1
sprite_selec[1] => Equal0.IN0
sprite_selec[1] => Equal1.IN1
sprite_selec[1] => Equal2.IN0
bounds_draw => is_tileV.IN1
bounds_draw => is_tileH.IN1
mario_draw[0] <= mario_draw.DB_MAX_OUTPUT_PORT_TYPE
mario_draw[1] <= mario_draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|mario_pos:Mario|marioMem:mario
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => RAM.RADDR4
horz[4] => RAM.PORTBRADDR4
horz[5] => Add0.IN10
horz[5] => Add1.IN10
horz[6] => Add0.IN9
horz[6] => Add1.IN9
horz[7] => Add0.IN8
horz[7] => Add1.IN8
horz[8] => Add0.IN7
horz[8] => Add1.IN7
horz[9] => Add0.IN6
horz[9] => Add1.IN6
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_mario[0] <= RAM.PORTBDATAOUT
draw_mario[1] <= RAM.PORTBDATAOUT1


|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => RAM.RADDR4
horz[4] => RAM.PORTBRADDR4
horz[5] => Add0.IN10
horz[5] => Add1.IN10
horz[6] => Add0.IN9
horz[6] => Add1.IN9
horz[7] => Add0.IN8
horz[7] => Add1.IN8
horz[8] => Add0.IN7
horz[8] => Add1.IN7
horz[9] => Add0.IN6
horz[9] => Add1.IN6
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_mario[0] <= RAM.PORTBDATAOUT
draw_mario[1] <= RAM.PORTBDATAOUT1


|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => RAM.RADDR4
horz[4] => RAM.PORTBRADDR4
horz[5] => Add0.IN10
horz[5] => Add1.IN10
horz[6] => Add0.IN9
horz[6] => Add1.IN9
horz[7] => Add0.IN8
horz[7] => Add1.IN8
horz[8] => Add0.IN7
horz[8] => Add1.IN7
horz[9] => Add0.IN6
horz[9] => Add1.IN6
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_mario[0] <= RAM.PORTBDATAOUT
draw_mario[1] <= RAM.PORTBDATAOUT1


|main|system:VGA|pizza_pos:Pizza
hcount[0] => LessThan2.IN10
hcount[0] => LessThan3.IN10
hcount[0] => Add3.IN20
hcount[1] => LessThan2.IN9
hcount[1] => LessThan3.IN9
hcount[1] => Add3.IN19
hcount[2] => LessThan2.IN8
hcount[2] => LessThan3.IN8
hcount[2] => Add3.IN18
hcount[3] => LessThan2.IN7
hcount[3] => LessThan3.IN7
hcount[3] => Add3.IN17
hcount[4] => LessThan2.IN6
hcount[4] => LessThan3.IN6
hcount[4] => Add3.IN16
hcount[5] => LessThan2.IN5
hcount[5] => LessThan3.IN5
hcount[5] => Add3.IN15
hcount[6] => LessThan2.IN4
hcount[6] => LessThan3.IN4
hcount[6] => Add3.IN14
hcount[7] => LessThan2.IN3
hcount[7] => LessThan3.IN3
hcount[7] => Add3.IN13
hcount[8] => LessThan2.IN2
hcount[8] => LessThan3.IN2
hcount[8] => Add3.IN12
hcount[9] => LessThan2.IN1
hcount[9] => LessThan3.IN1
hcount[9] => Add3.IN11
vcount[0] => LessThan0.IN10
vcount[0] => LessThan1.IN10
vcount[0] => Add2.IN20
vcount[1] => LessThan0.IN9
vcount[1] => LessThan1.IN9
vcount[1] => Add2.IN19
vcount[2] => LessThan0.IN8
vcount[2] => LessThan1.IN8
vcount[2] => Add2.IN18
vcount[3] => LessThan0.IN7
vcount[3] => LessThan1.IN7
vcount[3] => Add2.IN17
vcount[4] => LessThan0.IN6
vcount[4] => LessThan1.IN6
vcount[4] => Add2.IN16
vcount[5] => LessThan0.IN5
vcount[5] => LessThan1.IN5
vcount[5] => Add2.IN15
vcount[6] => LessThan0.IN4
vcount[6] => LessThan1.IN4
vcount[6] => Add2.IN14
vcount[7] => LessThan0.IN3
vcount[7] => LessThan1.IN3
vcount[7] => Add2.IN13
vcount[8] => LessThan0.IN2
vcount[8] => LessThan1.IN2
vcount[8] => Add2.IN12
vcount[9] => LessThan0.IN1
vcount[9] => LessThan1.IN1
vcount[9] => Add2.IN11
curr_h[0] => Add1.IN20
curr_h[0] => LessThan2.IN20
curr_h[0] => Add3.IN10
curr_h[1] => Add1.IN19
curr_h[1] => LessThan2.IN19
curr_h[1] => Add3.IN9
curr_h[2] => Add1.IN18
curr_h[2] => LessThan2.IN18
curr_h[2] => Add3.IN8
curr_h[3] => Add1.IN17
curr_h[3] => LessThan2.IN17
curr_h[3] => Add3.IN7
curr_h[4] => Add1.IN16
curr_h[4] => LessThan2.IN16
curr_h[4] => Add3.IN6
curr_h[5] => Add1.IN15
curr_h[5] => LessThan2.IN15
curr_h[5] => Add3.IN5
curr_h[6] => Add1.IN14
curr_h[6] => LessThan2.IN14
curr_h[6] => Add3.IN4
curr_h[7] => Add1.IN13
curr_h[7] => LessThan2.IN13
curr_h[7] => Add3.IN3
curr_h[8] => Add1.IN12
curr_h[8] => LessThan2.IN12
curr_h[8] => Add3.IN2
curr_h[9] => Add1.IN11
curr_h[9] => LessThan2.IN11
curr_h[9] => Add3.IN1
curr_v[0] => Add0.IN20
curr_v[0] => LessThan0.IN20
curr_v[0] => Add2.IN10
curr_v[1] => Add0.IN19
curr_v[1] => LessThan0.IN19
curr_v[1] => Add2.IN9
curr_v[2] => Add0.IN18
curr_v[2] => LessThan0.IN18
curr_v[2] => Add2.IN8
curr_v[3] => Add0.IN17
curr_v[3] => LessThan0.IN17
curr_v[3] => Add2.IN7
curr_v[4] => Add0.IN16
curr_v[4] => LessThan0.IN16
curr_v[4] => Add2.IN6
curr_v[5] => Add0.IN15
curr_v[5] => LessThan0.IN15
curr_v[5] => Add2.IN5
curr_v[6] => Add0.IN14
curr_v[6] => LessThan0.IN14
curr_v[6] => Add2.IN4
curr_v[7] => Add0.IN13
curr_v[7] => LessThan0.IN13
curr_v[7] => Add2.IN3
curr_v[8] => Add0.IN12
curr_v[8] => LessThan0.IN12
curr_v[8] => Add2.IN2
curr_v[9] => Add0.IN11
curr_v[9] => LessThan0.IN11
curr_v[9] => Add2.IN1
bounds_draw => is_tileV.IN1
bounds_draw => is_tileH.IN1
pizza_draw[0] <= pizza_draw.DB_MAX_OUTPUT_PORT_TYPE
pizza_draw[1] <= pizza_draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => RAM.RADDR4
horz[4] => RAM.PORTBRADDR4
horz[5] => Add0.IN10
horz[5] => Add1.IN10
horz[6] => Add0.IN9
horz[6] => Add1.IN9
horz[7] => Add0.IN8
horz[7] => Add1.IN8
horz[8] => Add0.IN7
horz[8] => Add1.IN7
horz[9] => Add0.IN6
horz[9] => Add1.IN6
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_pizza[0] <= RAM.PORTBDATAOUT
draw_pizza[1] <= RAM.PORTBDATAOUT1


|main|system:VGA|barril_pos:Barril
hcount[0] => LessThan2.IN10
hcount[0] => LessThan3.IN10
hcount[0] => Add3.IN20
hcount[1] => LessThan2.IN9
hcount[1] => LessThan3.IN9
hcount[1] => Add3.IN19
hcount[2] => LessThan2.IN8
hcount[2] => LessThan3.IN8
hcount[2] => Add3.IN18
hcount[3] => LessThan2.IN7
hcount[3] => LessThan3.IN7
hcount[3] => Add3.IN17
hcount[4] => LessThan2.IN6
hcount[4] => LessThan3.IN6
hcount[4] => Add3.IN16
hcount[5] => LessThan2.IN5
hcount[5] => LessThan3.IN5
hcount[5] => Add3.IN15
hcount[6] => LessThan2.IN4
hcount[6] => LessThan3.IN4
hcount[6] => Add3.IN14
hcount[7] => LessThan2.IN3
hcount[7] => LessThan3.IN3
hcount[7] => Add3.IN13
hcount[8] => LessThan2.IN2
hcount[8] => LessThan3.IN2
hcount[8] => Add3.IN12
hcount[9] => LessThan2.IN1
hcount[9] => LessThan3.IN1
hcount[9] => Add3.IN11
vcount[0] => LessThan0.IN10
vcount[0] => LessThan1.IN10
vcount[0] => Add2.IN20
vcount[1] => LessThan0.IN9
vcount[1] => LessThan1.IN9
vcount[1] => Add2.IN19
vcount[2] => LessThan0.IN8
vcount[2] => LessThan1.IN8
vcount[2] => Add2.IN18
vcount[3] => LessThan0.IN7
vcount[3] => LessThan1.IN7
vcount[3] => Add2.IN17
vcount[4] => LessThan0.IN6
vcount[4] => LessThan1.IN6
vcount[4] => Add2.IN16
vcount[5] => LessThan0.IN5
vcount[5] => LessThan1.IN5
vcount[5] => Add2.IN15
vcount[6] => LessThan0.IN4
vcount[6] => LessThan1.IN4
vcount[6] => Add2.IN14
vcount[7] => LessThan0.IN3
vcount[7] => LessThan1.IN3
vcount[7] => Add2.IN13
vcount[8] => LessThan0.IN2
vcount[8] => LessThan1.IN2
vcount[8] => Add2.IN12
vcount[9] => LessThan0.IN1
vcount[9] => LessThan1.IN1
vcount[9] => Add2.IN11
curr_h[0] => LessThan2.IN20
curr_h[0] => LessThan3.IN14
curr_h[0] => Add3.IN10
curr_h[1] => LessThan2.IN19
curr_h[1] => LessThan3.IN13
curr_h[1] => Add3.IN9
curr_h[2] => LessThan2.IN18
curr_h[2] => LessThan3.IN12
curr_h[2] => Add3.IN8
curr_h[3] => LessThan2.IN17
curr_h[3] => LessThan3.IN11
curr_h[3] => Add3.IN7
curr_h[4] => Add1.IN12
curr_h[4] => LessThan2.IN16
curr_h[4] => Add3.IN6
curr_h[5] => Add1.IN11
curr_h[5] => LessThan2.IN15
curr_h[5] => Add3.IN5
curr_h[6] => Add1.IN10
curr_h[6] => LessThan2.IN14
curr_h[6] => Add3.IN4
curr_h[7] => Add1.IN9
curr_h[7] => LessThan2.IN13
curr_h[7] => Add3.IN3
curr_h[8] => Add1.IN8
curr_h[8] => LessThan2.IN12
curr_h[8] => Add3.IN2
curr_h[9] => Add1.IN7
curr_h[9] => LessThan2.IN11
curr_h[9] => Add3.IN1
curr_v[0] => LessThan0.IN20
curr_v[0] => LessThan1.IN14
curr_v[0] => Add2.IN10
curr_v[1] => LessThan0.IN19
curr_v[1] => LessThan1.IN13
curr_v[1] => Add2.IN9
curr_v[2] => LessThan0.IN18
curr_v[2] => LessThan1.IN12
curr_v[2] => Add2.IN8
curr_v[3] => LessThan0.IN17
curr_v[3] => LessThan1.IN11
curr_v[3] => Add2.IN7
curr_v[4] => Add0.IN12
curr_v[4] => LessThan0.IN16
curr_v[4] => Add2.IN6
curr_v[5] => Add0.IN11
curr_v[5] => LessThan0.IN15
curr_v[5] => Add2.IN5
curr_v[6] => Add0.IN10
curr_v[6] => LessThan0.IN14
curr_v[6] => Add2.IN4
curr_v[7] => Add0.IN9
curr_v[7] => LessThan0.IN13
curr_v[7] => Add2.IN3
curr_v[8] => Add0.IN8
curr_v[8] => LessThan0.IN12
curr_v[8] => Add2.IN2
curr_v[9] => Add0.IN7
curr_v[9] => LessThan0.IN11
curr_v[9] => Add2.IN1
bounds_draw => is_tileV.IN1
bounds_draw => is_tileH.IN1
display_barril => is_tileV.IN1
display_barril => is_tileH.IN1
barril_draw[0] <= barril_draw.DB_MAX_OUTPUT_PORT_TYPE
barril_draw[1] <= barril_draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|barril_pos:Barril|barrilMem:Barril
horz[0] => RAM.RADDR
horz[0] => RAM.PORTBRADDR
horz[1] => RAM.RADDR1
horz[1] => RAM.PORTBRADDR1
horz[2] => RAM.RADDR2
horz[2] => RAM.PORTBRADDR2
horz[3] => RAM.RADDR3
horz[3] => RAM.PORTBRADDR3
horz[4] => Add0.IN10
horz[4] => Add1.IN10
horz[5] => Add0.IN9
horz[5] => Add1.IN9
horz[6] => Add0.IN8
horz[6] => Add1.IN8
horz[7] => Add0.IN7
horz[7] => Add1.IN7
horz[8] => Add0.IN6
horz[8] => Add1.IN6
horz[9] => Add0.IN5
horz[9] => Add1.IN5
vert[0] => Add0.IN20
vert[0] => Add1.IN20
vert[1] => Add0.IN19
vert[1] => Add1.IN19
vert[2] => Add0.IN18
vert[2] => Add1.IN18
vert[3] => Add0.IN17
vert[3] => Add1.IN17
vert[4] => Add0.IN16
vert[4] => Add1.IN16
vert[5] => Add0.IN15
vert[5] => Add1.IN15
vert[6] => Add0.IN14
vert[6] => Add1.IN14
vert[7] => Add0.IN13
vert[7] => Add1.IN13
vert[8] => Add0.IN12
vert[8] => Add1.IN12
vert[9] => Add0.IN11
vert[9] => Add1.IN11
draw_barril[0] <= RAM.PORTBDATAOUT
draw_barril[1] <= RAM.PORTBDATAOUT1


|main|system:VGA|dk_pos:DK
hcount[0] => LessThan2.IN10
hcount[0] => LessThan3.IN10
hcount[0] => Add3.IN20
hcount[1] => LessThan2.IN9
hcount[1] => LessThan3.IN9
hcount[1] => Add3.IN19
hcount[2] => LessThan2.IN8
hcount[2] => LessThan3.IN8
hcount[2] => Add3.IN18
hcount[3] => LessThan2.IN7
hcount[3] => LessThan3.IN7
hcount[3] => Add3.IN17
hcount[4] => LessThan2.IN6
hcount[4] => LessThan3.IN6
hcount[4] => Add3.IN16
hcount[5] => LessThan2.IN5
hcount[5] => LessThan3.IN5
hcount[5] => Add3.IN15
hcount[6] => LessThan2.IN4
hcount[6] => LessThan3.IN4
hcount[6] => Add3.IN14
hcount[7] => LessThan2.IN3
hcount[7] => LessThan3.IN3
hcount[7] => Add3.IN13
hcount[8] => LessThan2.IN2
hcount[8] => LessThan3.IN2
hcount[8] => Add3.IN12
hcount[9] => LessThan2.IN1
hcount[9] => LessThan3.IN1
hcount[9] => Add3.IN11
vcount[0] => LessThan0.IN10
vcount[0] => LessThan1.IN10
vcount[0] => Add2.IN20
vcount[1] => LessThan0.IN9
vcount[1] => LessThan1.IN9
vcount[1] => Add2.IN19
vcount[2] => LessThan0.IN8
vcount[2] => LessThan1.IN8
vcount[2] => Add2.IN18
vcount[3] => LessThan0.IN7
vcount[3] => LessThan1.IN7
vcount[3] => Add2.IN17
vcount[4] => LessThan0.IN6
vcount[4] => LessThan1.IN6
vcount[4] => Add2.IN16
vcount[5] => LessThan0.IN5
vcount[5] => LessThan1.IN5
vcount[5] => Add2.IN15
vcount[6] => LessThan0.IN4
vcount[6] => LessThan1.IN4
vcount[6] => Add2.IN14
vcount[7] => LessThan0.IN3
vcount[7] => LessThan1.IN3
vcount[7] => Add2.IN13
vcount[8] => LessThan0.IN2
vcount[8] => LessThan1.IN2
vcount[8] => Add2.IN12
vcount[9] => LessThan0.IN1
vcount[9] => LessThan1.IN1
vcount[9] => Add2.IN11
curr_h[0] => LessThan2.IN20
curr_h[0] => LessThan3.IN16
curr_h[0] => Add3.IN10
curr_h[1] => LessThan2.IN19
curr_h[1] => LessThan3.IN15
curr_h[1] => Add3.IN9
curr_h[2] => LessThan2.IN18
curr_h[2] => LessThan3.IN14
curr_h[2] => Add3.IN8
curr_h[3] => LessThan2.IN17
curr_h[3] => LessThan3.IN13
curr_h[3] => Add3.IN7
curr_h[4] => LessThan2.IN16
curr_h[4] => LessThan3.IN12
curr_h[4] => Add3.IN6
curr_h[5] => LessThan2.IN15
curr_h[5] => LessThan3.IN11
curr_h[5] => Add3.IN5
curr_h[6] => Add1.IN8
curr_h[6] => LessThan2.IN14
curr_h[6] => Add3.IN4
curr_h[7] => Add1.IN7
curr_h[7] => LessThan2.IN13
curr_h[7] => Add3.IN3
curr_h[8] => Add1.IN6
curr_h[8] => LessThan2.IN12
curr_h[8] => Add3.IN2
curr_h[9] => Add1.IN5
curr_h[9] => LessThan2.IN11
curr_h[9] => Add3.IN1
curr_v[0] => LessThan0.IN20
curr_v[0] => LessThan1.IN15
curr_v[0] => Add2.IN10
curr_v[1] => LessThan0.IN19
curr_v[1] => LessThan1.IN14
curr_v[1] => Add2.IN9
curr_v[2] => LessThan0.IN18
curr_v[2] => LessThan1.IN13
curr_v[2] => Add2.IN8
curr_v[3] => LessThan0.IN17
curr_v[3] => LessThan1.IN12
curr_v[3] => Add2.IN7
curr_v[4] => LessThan0.IN16
curr_v[4] => LessThan1.IN11
curr_v[4] => Add2.IN6
curr_v[5] => Add0.IN10
curr_v[5] => LessThan0.IN15
curr_v[5] => Add2.IN5
curr_v[6] => Add0.IN9
curr_v[6] => LessThan0.IN14
curr_v[6] => Add2.IN4
curr_v[7] => Add0.IN8
curr_v[7] => LessThan0.IN13
curr_v[7] => Add2.IN3
curr_v[8] => Add0.IN7
curr_v[8] => LessThan0.IN12
curr_v[8] => Add2.IN2
curr_v[9] => Add0.IN6
curr_v[9] => LessThan0.IN11
curr_v[9] => Add2.IN1
sprite_selec[0] => Equal0.IN1
sprite_selec[0] => Equal1.IN0
sprite_selec[1] => Equal0.IN0
sprite_selec[1] => Equal1.IN1
bounds_draw => is_tileV.IN1
bounds_draw => is_tileH.IN1
dk_draw[0] <= dk_draw.DB_MAX_OUTPUT_PORT_TYPE
dk_draw[1] <= dk_draw.DB_MAX_OUTPUT_PORT_TYPE
dk_draw[2] <= dk_draw.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|dk_pos:DK|dkStandMem:dk
horz[0] => RAM.RADDR
horz[1] => RAM.RADDR1
horz[2] => RAM.RADDR2
horz[3] => RAM.RADDR3
horz[4] => RAM.RADDR4
horz[5] => RAM.RADDR5
horz[6] => Add0.IN10
horz[7] => Add0.IN9
horz[8] => Add0.IN8
horz[9] => Add0.IN7
vert[0] => Add0.IN20
vert[1] => Add0.IN19
vert[2] => Add0.IN18
vert[3] => Add0.IN17
vert[4] => Add0.IN16
vert[5] => Add0.IN15
vert[6] => Add0.IN14
vert[7] => Add0.IN13
vert[8] => Add0.IN12
vert[9] => Add0.IN11
draw_dk[0] <= RAM.DATAOUT
draw_dk[1] <= RAM.DATAOUT1
draw_dk[2] <= RAM.DATAOUT2


|main|system:VGA|dk_pos:DK|dkSideMem:dkSide
horz[0] => RAM.RADDR
horz[1] => RAM.RADDR1
horz[2] => RAM.RADDR2
horz[3] => RAM.RADDR3
horz[4] => RAM.RADDR4
horz[5] => RAM.RADDR5
horz[6] => Add0.IN10
horz[7] => Add0.IN9
horz[8] => Add0.IN8
horz[9] => Add0.IN7
vert[0] => Add0.IN20
vert[1] => Add0.IN19
vert[2] => Add0.IN18
vert[3] => Add0.IN17
vert[4] => Add0.IN16
vert[5] => Add0.IN15
vert[6] => Add0.IN14
vert[7] => Add0.IN13
vert[8] => Add0.IN12
vert[9] => Add0.IN11
draw_dk[0] <= RAM.DATAOUT
draw_dk[1] <= RAM.DATAOUT1
draw_dk[2] <= RAM.DATAOUT2


|main|system:VGA|mux_colors:mc
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => r.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => g.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
bounds_draw => b.OUTPUTSELECT
tile_draw => g.DATAA
tile_draw => r.DATAA
mario_draw[0] => Equal3.IN0
mario_draw[0] => Equal4.IN1
mario_draw[0] => Equal5.IN1
mario_draw[1] => Equal3.IN1
mario_draw[1] => Equal4.IN0
mario_draw[1] => Equal5.IN0
pizza_draw[0] => Equal6.IN0
pizza_draw[0] => Equal7.IN1
pizza_draw[0] => Equal8.IN1
pizza_draw[1] => Equal6.IN1
pizza_draw[1] => Equal7.IN0
pizza_draw[1] => Equal8.IN0
barril_draw[0] => Equal0.IN0
barril_draw[0] => Equal1.IN1
barril_draw[0] => Equal2.IN1
barril_draw[1] => Equal0.IN1
barril_draw[1] => Equal1.IN0
barril_draw[1] => Equal2.IN0
dk_draw[0] => Equal9.IN0
dk_draw[0] => Equal10.IN2
dk_draw[0] => Equal11.IN1
dk_draw[0] => Equal12.IN2
dk_draw[0] => Equal13.IN1
dk_draw[1] => Equal9.IN2
dk_draw[1] => Equal10.IN0
dk_draw[1] => Equal11.IN0
dk_draw[1] => Equal12.IN1
dk_draw[1] => Equal13.IN2
dk_draw[2] => Equal9.IN1
dk_draw[2] => Equal10.IN1
dk_draw[2] => Equal11.IN2
dk_draw[2] => Equal12.IN0
dk_draw[2] => Equal13.IN0
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|main|system:VGA|VGA_Controller:vga
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0]~reg0.CLK
iCLK => V_Cont[1]~reg0.CLK
iCLK => V_Cont[2]~reg0.CLK
iCLK => V_Cont[3]~reg0.CLK
iCLK => V_Cont[4]~reg0.CLK
iCLK => V_Cont[5]~reg0.CLK
iCLK => V_Cont[6]~reg0.CLK
iCLK => V_Cont[7]~reg0.CLK
iCLK => V_Cont[8]~reg0.CLK
iCLK => V_Cont[9]~reg0.CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0]~reg0.CLK
iCLK => H_Cont[1]~reg0.CLK
iCLK => H_Cont[2]~reg0.CLK
iCLK => H_Cont[3]~reg0.CLK
iCLK => H_Cont[4]~reg0.CLK
iCLK => H_Cont[5]~reg0.CLK
iCLK => H_Cont[6]~reg0.CLK
iCLK => H_Cont[7]~reg0.CLK
iCLK => H_Cont[8]~reg0.CLK
iCLK => H_Cont[9]~reg0.CLK
iCLK => oVGA_CLK.DATAIN
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => H_Cont.OUTPUTSELECT
iRST_N => mVGA_H_SYNC.OUTPUTSELECT
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0]~reg0.ACLR
iRST_N => V_Cont[1]~reg0.ACLR
iRST_N => V_Cont[2]~reg0.ACLR
iRST_N => V_Cont[3]~reg0.ACLR
iRST_N => V_Cont[4]~reg0.ACLR
iRST_N => V_Cont[5]~reg0.ACLR
iRST_N => V_Cont[6]~reg0.ACLR
iRST_N => V_Cont[7]~reg0.ACLR
iRST_N => V_Cont[8]~reg0.ACLR
iRST_N => V_Cont[9]~reg0.ACLR
H_Cont[0] <= H_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[1] <= H_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[2] <= H_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[3] <= H_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[4] <= H_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[5] <= H_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[6] <= H_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[7] <= H_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[8] <= H_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[9] <= H_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[0] <= V_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[1] <= V_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[2] <= V_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[3] <= V_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[4] <= V_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[5] <= V_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[6] <= V_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[7] <= V_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[8] <= V_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[9] <= V_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


