// Seed: 85471239
module module_0 (
    output uwire   id_0,
    output supply0 id_1
);
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    input tri id_4,
    output tri0 id_5,
    input wire id_6,
    output wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply0 id_12
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  localparam id_1 = 1;
  logic [7:0] id_2;
  supply0 [-1 : 1 'b0] id_3;
  assign id_3 = (-1);
  assign id_2 = id_2[1'b0];
endmodule
module module_3 #(
    parameter id_7 = 32'd97,
    parameter id_9 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output wire id_6;
  inout wire id_5;
  output supply0 id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  localparam id_8 = 1;
  wire [-1 : id_7] _id_9;
  assign id_4 = 1;
  assign id_3[id_9 : id_7] = -1;
  localparam id_10 = (id_8[-1]);
  logic id_11;
  wire  id_12;
  ;
  wire id_13;
endmodule
