\BOOKMARK [1][-]{section.1}{Software fault tolerance}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Introduction}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Software Failure and Classification of Software Faults}{section.1}% 3
\BOOKMARK [3][-]{subsubsection.1.2.1}{What is a software failure?}{subsection.1.2}% 4
\BOOKMARK [3][-]{subsubsection.1.2.2}{Classification of software faults}{subsection.1.2}% 5
\BOOKMARK [2][-]{subsection.1.3}{Techniques for Fault Tolerance in Software}{section.1}% 6
\BOOKMARK [3][-]{subsubsection.1.3.1}{Design diversity}{subsection.1.3}% 7
\BOOKMARK [3][-]{subsubsection.1.3.2}{Data diversity}{subsection.1.3}% 8
\BOOKMARK [3][-]{subsubsection.1.3.3}{Environment diversity}{subsection.1.3}% 9
\BOOKMARK [3][-]{subsubsection.1.3.4}{Checkpointing and Recovery}{subsection.1.3}% 10
\BOOKMARK [1][-]{section.2}{Fault tolerance on SpiNNaker}{}% 11
\BOOKMARK [2][-]{subsection.2.1}{SpiNNaker architecture}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.1.1}{Overview}{subsection.2.1}% 13
\BOOKMARK [3][-]{subsubsection.2.1.2}{Hardware fault tolerance mechanisms in the SpiNNaker chip}{subsection.2.1}% 14
\BOOKMARK [1][-]{section.3}{Network congestion}{}% 15
\BOOKMARK [2][-]{subsection.3.1}{Backpressure}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.2}{Dumped-packet reinsertion}{section.3}% 17
\BOOKMARK [1][-]{section.4}{Process migration}{}% 18
\BOOKMARK [1][-]{section.5}{CRC error correction}{}% 19
\BOOKMARK [2][-]{subsection.5.1}{Introduction}{section.5}% 20
\BOOKMARK [2][-]{subsection.5.2}{Discrete logarithms \(Wikipedia\)}{section.5}% 21
\BOOKMARK [2][-]{subsection.5.3}{Objectives}{section.5}% 22
\BOOKMARK [2][-]{subsection.5.4}{Excerpts from Chapter 4 \205 SpiNNaker}{section.5}% 23
\BOOKMARK [3][-]{subsubsection.5.4.1}{Overview}{subsection.5.4}% 24
\BOOKMARK [3][-]{subsubsection.5.4.2}{Memory}{subsection.5.4}% 25
\BOOKMARK [3][-]{subsubsection.5.4.3}{CRC unit}{subsection.5.4}% 26
\BOOKMARK [3][-]{subsubsection.5.4.4}{Conclusion}{subsection.5.4}% 27
\BOOKMARK [2][-]{subsection.5.5}{Excerpts from Chapter 8 Conclusion \205 Cyclic codes}{section.5}% 28
\BOOKMARK [3][-]{subsubsection.5.5.1}{Programmable CRC}{subsection.5.5}% 29
\BOOKMARK [3][-]{subsubsection.5.5.2}{Future work in Programmable CRC}{subsection.5.5}% 30
\BOOKMARK [3][-]{subsubsection.5.5.3}{Error Correction}{subsection.5.5}% 31
\BOOKMARK [2][-]{subsection.5.6}{Summary}{section.5}% 32
\BOOKMARK [3][-]{subsubsection.5.6.1}{Efficient Programmable CRC Circuits}{subsection.5.6}% 33
\BOOKMARK [3][-]{subsubsection.5.6.2}{Algorithms for Computing Discrete Logarithms}{subsection.5.6}% 34
