

================================================================
== Vitis HLS Report for 'syrk_Pipeline_lprd_1_lprd_2'
================================================================
* Date:           Fri Feb 21 05:32:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syrk
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1_lprd_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      106|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       42|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       42|      178|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_173_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln11_fu_185_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_242_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln13_fu_229_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln11_fu_167_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln12_fu_191_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln11_1_fu_205_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln11_fu_197_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 106|          62|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_62                               |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   13|         26|
    |j_fu_58                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_62                  |   7|   0|    7|          0|
    |indvar_flatten_fu_66     |  13|   0|   13|          0|
    |j_fu_58                  |   7|   0|    7|          0|
    |zext_ln13_1_reg_298      |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   94|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syrk_Pipeline_lprd_1_lprd_2|  return value|
|A_address0           |  out|   12|   ap_memory|                            A|         array|
|A_ce0                |  out|    1|   ap_memory|                            A|         array|
|A_q0                 |   in|   32|   ap_memory|                            A|         array|
|B_address0           |  out|   12|   ap_memory|                            B|         array|
|B_ce0                |  out|    1|   ap_memory|                            B|         array|
|B_q0                 |   in|   32|   ap_memory|                            B|         array|
|buff_A0_address0     |  out|   12|   ap_memory|                      buff_A0|         array|
|buff_A0_ce0          |  out|    1|   ap_memory|                      buff_A0|         array|
|buff_A0_we0          |  out|    1|   ap_memory|                      buff_A0|         array|
|buff_A0_d0           |  out|   32|   ap_memory|                      buff_A0|         array|
|buff_A1_address0     |  out|   12|   ap_memory|                      buff_A1|         array|
|buff_A1_ce0          |  out|    1|   ap_memory|                      buff_A1|         array|
|buff_A1_we0          |  out|    1|   ap_memory|                      buff_A1|         array|
|buff_A1_d0           |  out|   32|   ap_memory|                      buff_A1|         array|
|buff_B_address0      |  out|   12|   ap_memory|                       buff_B|         array|
|buff_B_ce0           |  out|    1|   ap_memory|                       buff_B|         array|
|buff_B_we0           |  out|    1|   ap_memory|                       buff_B|         array|
|buff_B_d0            |  out|   32|   ap_memory|                       buff_B|         array|
|buff_C_out_address0  |  out|   12|   ap_memory|                   buff_C_out|         array|
|buff_C_out_ce0       |  out|    1|   ap_memory|                   buff_C_out|         array|
|buff_C_out_we0       |  out|    1|   ap_memory|                   buff_C_out|         array|
|buff_C_out_d0        |  out|   32|   ap_memory|                   buff_C_out|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.64ns)   --->   "%icmp_ln11 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 16 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%add_ln11_1 = add i13 %indvar_flatten_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 17 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc30, void %lp3.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 18 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln11 = add i7 %i_load, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 21 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i7 %j_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln11 = select i1 %icmp_ln12, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 23 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.30ns)   --->   "%select_ln11_1 = select i1 %icmp_ln12, i7 %add_ln11, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11]   --->   Operation 24 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %select_ln11_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 25 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %select_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%add_ln13 = add i12 %tmp, i12 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 28 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i12 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 29 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 30 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 31 'getelementptr' 'B_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_C_out_addr = getelementptr i32 %buff_C_out, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:16]   --->   Operation 32 'getelementptr' 'buff_C_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 33 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 34 [2/2] (1.64ns)   --->   "%B_load = load i12 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 34 'load' 'B_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (1.64ns)   --->   "%store_ln16 = store i32 0, i12 %buff_C_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:16]   --->   Operation 35 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln12 = add i7 %select_ln11, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 36 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln12 = store i13 %add_ln11_1, i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 37 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln12 = store i7 %select_ln11_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln12 = store i7 %add_ln12, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 39 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lprd_1_lprd_2_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A0_addr = getelementptr i32 %buff_A0, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 43 'getelementptr' 'buff_A0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A1_addr = getelementptr i32 %buff_A1, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:14]   --->   Operation 44 'getelementptr' 'buff_A1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 45 'getelementptr' 'buff_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5]   --->   Operation 46 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 47 'load' 'A_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 48 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.64ns)   --->   "%store_ln13 = store i32 %bitcast_ln13, i12 %buff_A0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13]   --->   Operation 49 'store' 'store_ln13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/1] (1.64ns)   --->   "%store_ln14 = store i32 %bitcast_ln13, i12 %buff_A1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 51 [1/2] (1.64ns)   --->   "%B_load = load i12 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 51 'load' 'B_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 52 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.64ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i12 %buff_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15]   --->   Operation 53 'store' 'store_ln15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12]   --->   Operation 54 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_A1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_C_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 010]
i                   (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln11           (icmp             ) [ 010]
add_ln11_1          (add              ) [ 000]
br_ln11             (br               ) [ 000]
j_load              (load             ) [ 000]
i_load              (load             ) [ 000]
add_ln11            (add              ) [ 000]
icmp_ln12           (icmp             ) [ 000]
select_ln11         (select           ) [ 000]
select_ln11_1       (select           ) [ 000]
trunc_ln13          (trunc            ) [ 000]
tmp                 (bitconcatenate   ) [ 000]
zext_ln13           (zext             ) [ 000]
add_ln13            (add              ) [ 000]
zext_ln13_1         (zext             ) [ 011]
A_addr              (getelementptr    ) [ 011]
B_addr              (getelementptr    ) [ 011]
buff_C_out_addr     (getelementptr    ) [ 000]
store_ln16          (store            ) [ 000]
add_ln12            (add              ) [ 000]
store_ln12          (store            ) [ 000]
store_ln12          (store            ) [ 000]
store_ln12          (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
buff_A0_addr        (getelementptr    ) [ 000]
buff_A1_addr        (getelementptr    ) [ 000]
buff_B_addr         (getelementptr    ) [ 000]
specloopname_ln5    (specloopname     ) [ 000]
A_load              (load             ) [ 000]
bitcast_ln13        (bitcast          ) [ 000]
store_ln13          (store            ) [ 000]
store_ln14          (store            ) [ 000]
B_load              (load             ) [ 000]
bitcast_ln15        (bitcast          ) [ 000]
store_ln15          (store            ) [ 000]
br_ln12             (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_C_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_C_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lprd_1_lprd_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="12" slack="0"/>
<pin id="74" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="B_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buff_C_out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_C_out_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln16_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buff_A0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="1"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A0_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buff_A1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="1"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A1_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buff_B_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="1"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln13_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln14_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln15_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln11_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln11_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln11_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln12_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln11_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="7" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln11_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln13_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln13_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln13_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln12_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="0" index="1" bw="13" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln12_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln12_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln13_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln15_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="298" class="1005" name="zext_ln13_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="A_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="B_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="70" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="77" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="84" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="110" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="117" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="124" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="191" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="185" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="182" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="197" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="246"><net_src comp="197" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="173" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="205" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="91" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="272"><net_src comp="97" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="277"><net_src comp="58" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="284"><net_src comp="62" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="291"><net_src comp="66" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="301"><net_src comp="235" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="308"><net_src comp="70" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="313"><net_src comp="77" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: buff_A0 | {2 }
	Port: buff_A1 | {2 }
	Port: buff_B | {2 }
	Port: buff_C_out | {1 }
 - Input state : 
	Port: syrk_Pipeline_lprd_1_lprd_2 : A | {1 2 }
	Port: syrk_Pipeline_lprd_1_lprd_2 : B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln11 : 2
		add_ln11_1 : 2
		br_ln11 : 3
		j_load : 1
		i_load : 1
		add_ln11 : 2
		icmp_ln12 : 2
		select_ln11 : 3
		select_ln11_1 : 3
		trunc_ln13 : 4
		tmp : 5
		zext_ln13 : 4
		add_ln13 : 6
		zext_ln13_1 : 7
		A_addr : 8
		B_addr : 8
		buff_C_out_addr : 8
		A_load : 9
		B_load : 9
		store_ln16 : 9
		add_ln12 : 4
		store_ln12 : 3
		store_ln12 : 4
		store_ln12 : 5
	State 2
		bitcast_ln13 : 1
		store_ln13 : 2
		store_ln14 : 2
		bitcast_ln15 : 1
		store_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln11_1_fu_173  |    0    |    20   |
|    add   |    add_ln11_fu_185   |    0    |    14   |
|          |    add_ln13_fu_229   |    0    |    19   |
|          |    add_ln12_fu_242   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln11_fu_167   |    0    |    12   |
|          |   icmp_ln12_fu_191   |    0    |    10   |
|----------|----------------------|---------|---------|
|  select  |  select_ln11_fu_197  |    0    |    7    |
|          | select_ln11_1_fu_205 |    0    |    7    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln13_fu_213  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_217      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln13_fu_225   |    0    |    0    |
|          |  zext_ln13_1_fu_235  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   103   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_305    |   12   |
|    B_addr_reg_310    |   12   |
|       i_reg_281      |    7   |
|indvar_flatten_reg_288|   13   |
|       j_reg_274      |    7   |
|  zext_ln13_1_reg_298 |   64   |
+----------------------+--------+
|         Total        |   115  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   115  |   121  |
+-----------+--------+--------+--------+
