`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_9(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111111001001001111110000010100000000001000001011111111111110110010000000110010000100000010000000010000000001001100100000001000101001011111101000111011;
		2'd1: data <= 153'b111111010110010111111111000101010000000001110000011000000101110110000000001011001001111111110101011110111111111100010001111111011110111111111111100101010;
		2'd2: data <= 153'b000000000110101100000000101100010100000000100001110111111100111100001111110010000011100000010110001011000000010101111001111111000110111100000000010101111;
		2'd3: data <= 153'b000000000011110110000000000011001100000000000000010000000000011111100000000000101011000000000001000110000000000100100100000000000100000100000000001011011;
		endcase
		end
	end
	assign dout = data;
endmodule
