;redcode
;assert 1
	MOV @127, 106
	SLT @-121, 103
	MOV <127, @106
	MOV -17, <-36
	SUB <0, @11
	MOV -7, <-26
	DJN -1, @-121
	SLT @-321, 103
	DJN 0, 0
	MOV <127, @106
	DJN 0, 0
	ADD -801, <-20
	SLT @-121, @803
	ADD -1, <-20
	SLT @-121, 103
	MOV -17, <-36
	MOV -17, <-36
	JMN 0, 0
	DJN -1, @-121
	SUB @127, 106
	SLT #-101, 103
	MOV <127, @106
	SLT @-121, 103
	SUB @121, 132
	MOV -17, <-36
	SUB @121, 106
	DJN -1, @-121
	SUB 0, 8
	DJN 0, 0
	SUB @121, 132
	MOV -17, <-36
	SUB @121, 132
	SLT @-121, 103
	DJN -1, @-121
	SUB @121, 102
	SUB 300, 30
	DJN -1, @-121
	SLT @-121, 103
	DJN -1, @-121
	MOV <127, @106
	DJN 0, 0
	JMN 0, 0
	DJN 71, @-121
	SUB @121, 302
	DAT #210, <60
	MOV -17, <-36
	SUB 0, 3
	DJN -1, @-121
	SLT @-121, 103
	MOV @127, 106
	SLT #10, 30
	MOV <127, @106
	DJN -1, @-121
	SUB @127, 106
	SLT @-321, 103
	ADD <-91, <-20
	MOV @127, 106
	MOV <127, 196
	MOV -17, <-36
	SUB <0, -0
	SUB 30, 3
	SUB <0, @11
	DJN -1, @-121
	SUB @127, 106
	SUB <0, @11
	MOV @127, 106
	DJN 0, <0
	SLT @-121, 103
	MOV @127, 106
	SUB @121, 106
	MOV <127, @106
	DJN -1, @-121
	JMN 0, 0
	MOV <127, @106
	SUB @127, 106
	SUB 12, @10
	SUB -7, <-26
	JMN 271, 60
	MOV #10, 30
	ADD 210, 60
