From 8c98270171612c87b1a3916960008c39d229534c Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Wed, 29 Aug 2018 10:08:47 +0800
Subject: [PATCH] clk: rockchip: rk1808: add HCLK_NPU clk ID for npu

Change-Id: Idd409a818cd3e2b122ed30f01f8fdc495a8bc53f
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk1808.c      | 4 ++--
 include/dt-bindings/clock/rk1808-cru.h | 1 +
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk1808.c b/drivers/clk/rockchip/clk-rk1808.c
index 3933dc2d617d..94eb4c053bb4 100644
--- a/drivers/clk/rockchip/clk-rk1808.c
+++ b/drivers/clk/rockchip/clk-rk1808.c
@@ -355,9 +355,9 @@ static struct rockchip_clk_branch rk1808_clk_branches[] __initdata = {
 	COMPOSITE_NOMUX(0, "aclk_npu2mem", "aclk_npu_pre", CLK_IGNORE_UNUSED,
 			RK1808_CLKSEL_CON(2), 4, 4, DFLAGS,
 			RK1808_CLKGATE_CON(1), 15, GFLAGS),
-	GATE(0, "hclk_npu", "hclk_vpu_pre", 0,
+	GATE(HCLK_NPU, "hclk_npu", "hclk_npu_pre", 0,
 			RK1808_CLKGATE_CON(1), 12, GFLAGS),
-	GATE(0, "hclk_npu_niu", "hclk_vpu_pre", CLK_IGNORE_UNUSED,
+	GATE(0, "hclk_npu_niu", "hclk_npu_pre", CLK_IGNORE_UNUSED,
 			RK1808_CLKGATE_CON(1), 14, GFLAGS),
 
 	GATE(SCLK_PVTM_NPU, "clk_pvtm_npu", "xin24m", 0,
diff --git a/include/dt-bindings/clock/rk1808-cru.h b/include/dt-bindings/clock/rk1808-cru.h
index f0a776882799..26eaf1e1dbfb 100644
--- a/include/dt-bindings/clock/rk1808-cru.h
+++ b/include/dt-bindings/clock/rk1808-cru.h
@@ -139,6 +139,7 @@
 #define ACLK_DCF		173
 
 /* hclk gates */
+#define HCLK_NPU		199
 #define HCLK_VPU		200
 #define LSCLK_VIO		201
 #define HCLK_VOPRAW		202
-- 
2.35.3

