# compile verilog/system verilog design source files
sv xilinx_vip  --include "/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xil_defaultlib  --include "../../../../../" --include "/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../../mux4.sv" \
"../../../../../mux2.sv" \
"../../../../../rfetch_stage.sv" \
"../../../../../ifetch_stage.sv" \
"../../../../../execute_stage.sv" \
"../../../../../memory_stage.sv" \
"../../../../../writeback_stage.sv" \
"../../../../../decode_stage.sv" \
"../../../../../rvga_top.sv" \
"../../../../../array.sv" \
"../../../../../nmru.sv" \
"../../../../../l1cache_control.sv" \
"../../../../../l1cache.sv" \
"../../../../../l1cache_datapath.sv" \
"../../../../../l1cache_tb.sv" \
"../../../../../test_ddr.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
