(Pdb) p self.params
{'aux_input': 'benchmarks/ispd2016/FPGA01/design.aux', 'verilog_input': '', 'gpu': 1, 'deterministic_flag': 1, 'target_density': 1.0, 'random_seed': 1000, 'result_dir': 'results/FPGA01', 'global_place_flag': 1, 'legalize_flag': 1, 'detailed_place_flag': 1, 'route_flag': 0, 'stop_overflow': 0.1, 'dtype': 'float64', 'plot_flag': 0, 'plot_dir': 'plot/FPGA01', 'plot_iteration_frequency': 10, 'plot_fence_region_flag': 0, 'random_center_init_flag': 1, 'num_threads': 8, 'dump_global_place_solution_flag': 0, 'load_global_place_solution_file': '', 'dump_legalize_solution_flag': 0, 'load_legalize_solution_file': '', 'max_global_place_iters': 2000, 'eta_iters': 1, 'lambda_iters': 1, 'gamma_iters': 1, 'gamma_ck_iters': 1, 'sub_iters': 1, 'wirelength_weights': [0.7, 1.2], 'clock_network_planner_algorithm': 'utplacefx', 'clock_network_planner_enable_moving': 0, 'clock_network_planner_bin_sizes': [3, 3], 'clock_region_capacity': 24, 'cnp_utplace2_enable_packing': 1, 'cnp_utplace2_max_num_clock_pruning_per_iteration': 1, 'base_gamma': 5.0, 'lambda_alpha_low': 1.05, 'lambda_alpha_high': 1.06, 'lambda_beta': 1000.0, 'lambda_eta': 8e-05, 'ssr_stop_overflow': 0.2, 'ssr_legalize_lock_iters': 5, 'ssr_chain_module_name': '', 'gp_model2area_types_map': {'LUT1': {'LUT': [0.25, 0.25], 'isLUT': 1, 'isFF': 0}, 'LUT2': {'LUT': [0.25, 0.25], 'isLUT': 2, 'isFF': 0}, 'LUT3': {'LUT': [0.25, 0.25], 'isLUT': 3, 'isFF': 0}, 'LUT4': {'LUT': [0.3535533905932738, 0.3535533905932738], 'isLUT': 4, 'isFF': 0}, 'LUT5': {'LUT': [0.3535533905932738, 0.3535533905932738], 'isLUT': 5, 'isFF': 0}, 'LUT6': {'LUT': [0.3535533905932738, 0.3535533905932738], 'isLUT': 6, 'isFF': 0}, 'FDRE': {'FF': [0.25, 0.25], 'isLUT': 0, 'isFF': 1}, 'CARRY8': {'CARRY8': [1, 1], 'isLUT': 0, 'isFF': 0}, 'DSP48E2': {'DSP48E2': [1, 2.5], 'isLUT': 0, 'isFF': 0}, 'RAMB36E2': {'RAMB36E2': [1, 5], 'isLUT': 0, 'isFF': 0}, 'IBUF': {'IO': [0.125, 0.125], 'isLUT': 0, 'isFF': 0}, 'OBUF': {'IO': [0.125, 0.125], 'isLUT': 0, 'isFF': 0}, 'BUFGCE': {'IO': [0.125, 0.125], 'isLUT': 0, 'isFF': 0, 'isClockSource': 1}}, 'gp_resource2area_types_map': {'LUT': ['LUT'], 'FF': ['FF'], 'CARRY8': ['CARRY8'], 'DSP48E2': ['DSP48E2'], 'RAMB36E2': ['RAMB36E2'], 'IO': ['IO']}, 'resource_categories': {'LUT': 'LUTL', 'FF': 'FF', 'CARRY8': 'Carry', 'DSP48E2': 'SSSIR', 'RAMB36E2': 'SSSIR', 'IO': 'SSMIR'}, 'CLB_capacity': 16, 'BLE_capacity': 2, 'num_ControlSets_per_CLB': 2, 'gp_adjust_area': 1, 'gp_max_adjust_area_iters': 6, 'gp_adjust_area_overflow_threshold': 0.15, 'gp_adjust_area_scaling_hyper_parameter': 0.1, 'gp_adjust_area_stop_ratio': 0.01, 'gp_adjust_route_area': 1, 'gp_adjust_route_area_stop_ratio': 0.01, 'gp_adjust_area_route_opt_adjust_exponent': 2.0, 'gp_adjust_area_max_route_opt_adjust_rate': 2.0, 'gp_adjust_pin_area': 1, 'gp_adjust_pin_area_stop_ratio': 0.05, 'gp_adjust_area_max_pin_opt_adjust_rate': 1.6, 'gp_adjust_resource_area': 1, 'gp_adjust_resource_area_stop_ratio': 0.01, 'routing_bin_size_x': 1.0, 'routing_bin_size_y': 1.0, 'unit_horizontal_routing_capacity': 209.0, 'unit_vertical_routing_capacity': 239.0, 'pin_bin_size_x': 1.0, 'pin_bin_size_y': 1.0, 'ff_pin_weight': 3.0, 'unit_pin_capacity': 50.0, 'pin_stretch_ratio': 1.414213562, 'gp_inst_dem_stddev_trunc': 2.5, 'reset_lambda_param': 0.1, 'confine_fence_region_max_iters': 30, 'confine_fence_region_overflow_threshold': 0.15, 'confine_fence_region_eta_scale': 0.0001, 'confine_fence_region_eta_offset': 0.01, 'confine_fence_region_eta_update_freq': 5, 'eta_update_low': 1.05, 'eta_update_high': 1.06, 'eta_update_scale': 1e-05, 'ssir_legalization_threshold': 0.15, 'visualization_flag': 0, 'maximum_clock_per_clock_region': 24, 'maximum_clock_per_half_column': 12, 'honor_clock_region_constraints': False, 'honor_half_column_constraints': False, 'io_legalization_flag': 0, 'carry_chain_module_name': '', 'align_carry_chain_flag': 0, 'carry_chain_legalization_flag': 0, 'check_z_flag': True, 'congestion_prediction_flag': 0, 'gp_timing_adjustment': 0, 'gp_timing_adjustment_overflow_threshold': 0.3, 'gp_timing_adjustment_interval': 30, 'gp_timing_adjustment_threshold_decay': 0.95, 'gp_timing_adjustment_max_iters': 10, 'timing_adjustment_lock_iters': 50, 'gp_timing_analysis_flag': 0, 'gp_timing_analysis_iters': 100, 'gp_dynamic_precondition': 1, 'gp_timing_adjustment_scheme': 'net-weighting', 'slr_aware_flag': 0, 'wlw_psi_reset': 5.0, 'wlw_step_rate': 1.002, 'repo': '/mnt/d/Garage/Code/LC-VLSICAD/project/test/install', 'experiment': None, 'benchmark_name': 'FPGA01', 'benchmark_format': 'bookshelf', 'architecture_name': 'ultrascale', 'routing_architecture_input': 'benchmarks/arch/ultrascale/x_arch.xml', 'plot_target_at_names': ['LUT', 'FF'], 'io_at_names': [], 'gp_adjust_area_types': ['LUT', 'FF']}

104973, 104974, 104975, 104976, 104977, 104978, 104979, 104980, 104981, 104982, 104983, 104984, 104985, 104986, 104987, 104988, 104989, 104990, 104991, 104992, 104993, 104994, 104995, 104996, 104997, 104998, 104999, 105000, 105001, 105002, 105003, 105004, 105005, 105006, 105007, 105008, 105009, 105010, 105011, 105012, 105013, 105014, 105015, 105016, 105017, 105018, 105019, 105020, 105021, 105022, 105023, 105024, 105025, 105026, 105027, 105028, 105029, 105030, 105031, 105032, 105033, 105034, 105035, 105036, 105037, 105038, 105039, 105040, 105041, 105042, 105043, 105044, 105045, 105046, 105047, 105048, 105049, 105050, 105051, 105052, 105053, 105054, 105055, 105056, 105057, 105058, 105059, 105060, 105061, 105062, 105063, 105064, 105065, 105066, 105067, 105068, 105069, 105070, 105071, 105072, 105073, 105074, 105075, 105076, 105077, 105078, 105079, 105080, 105081, 105082, 105083, 105084, 105085, 105086, 105087, 105088, 105089, 105090, 105091, 105092, 105093, 105094, 105095, 105096, 105097, 105098, 105099, 105100, 105101, 105102, 105103, 105104, 105105, 105106, 105107, 105108, 105109, 105110, 105111, 105112, 105113, 105114, 105115, 105116],
movable_range_ : (0, 105117),
fixed_range_ : (105117, 105273),
resource_num_sites_ : [6][67200, 67200, 67200, 768, 1728, 64],
resource_avg_site_sizes_ : [6][openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 2.5), openparf::geometry::Size<float, 2ul>(1, 5), openparf::geometry::Size<float, 2ul>(1, 45)],
resource_max_site_sizes_ : [6][openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 1), openparf::geometry::Size<float, 2ul>(1, 3), openparf::geometry::Size<float, 2ul>(1, 5), openparf::geometry::Size<float, 2ul>(1, 60)]
)
(Pdb) self.param
<openparf.ops.ism_dp.ism_dp.ISMDetailedPlaceParam object at 0x7f8f8d7d1f10>
(Pdb) type(self.placedb)
<class 'openparf.openparf.database.PlaceDB'>
(Pdb) p self.param
<openparf.ops.ism_dp.ism_dp.ISMDetailedPlaceParam object at 0x7f8f8d7d1f10>
(Pdb) self.placedb(0)
*** TypeError: 'openparf.openparf.database.PlaceDB' object is not callable
(Pdb) self.placedb[0]
*** TypeError: 'openparf.openparf.database.PlaceDB' object is not subscriptable
(Pdb)