

================================================================
== Vitis HLS Report for 'filtep'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.129 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      54|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|        0|      94|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_15s_32s_47_1_1_U48  |mul_15s_32s_47_1_1  |        0|   2|  0|  20|    0|
    |mul_16s_32s_47_1_1_U49  |mul_16s_32s_47_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |pl_2_fu_100_p2  |         +|   0|  0|  54|          47|          47|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  54|          47|          47|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|        filtep|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|        filtep|  return value|
|rlt1       |   in|   31|     ap_none|          rlt1|        scalar|
|al1        |   in|   16|     ap_none|           al1|        scalar|
|rlt2       |   in|   31|     ap_none|          rlt2|        scalar|
|al2        |   in|   15|     ap_none|           al2|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:26]   --->   Operation 2 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%al2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %al2" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 3 'read' 'al2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rlt2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 4 'read' 'rlt2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 5 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rlt1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 6 'read' 'rlt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_read, i1 0" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 7 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475]   --->   Operation 8 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %al1_read" [data/benchmarks/adpcm/adpcm.c:477]   --->   Operation 9 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.17ns)   --->   "%pl_1 = mul i47 %sext_ln477, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:477]   --->   Operation 10 'mul' 'pl_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_read, i1 0" [data/benchmarks/adpcm/adpcm.c:478]   --->   Operation 11 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln475_1 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475]   --->   Operation 12 'sext' 'sext_ln475_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %al2_read" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 13 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479, i47 %sext_ln475_1" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 14 'mul' 'mul_ln479' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%pl_2 = add i47 %mul_ln479, i47 %pl_1" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 15 'add' 'pl_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_2, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln480 = ret i32 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:480]   --->   Operation 17 'ret' 'ret_ln480' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ al2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln26 (specpipeline  ) [ 00]
al2_read          (read          ) [ 00]
rlt2_read         (read          ) [ 00]
al1_read          (read          ) [ 00]
rlt1_read         (read          ) [ 00]
pl                (bitconcatenate) [ 00]
sext_ln475        (sext          ) [ 00]
sext_ln477        (sext          ) [ 00]
pl_1              (mul           ) [ 00]
pl2               (bitconcatenate) [ 00]
sext_ln475_1      (sext          ) [ 00]
sext_ln479        (sext          ) [ 00]
mul_ln479         (mul           ) [ 00]
pl_2              (add           ) [ 00]
trunc_ln          (partselect    ) [ 00]
ret_ln480         (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rlt1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="al1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rlt2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="al2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="al2_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="15" slack="0"/>
<pin id="34" dir="0" index="1" bw="15" slack="0"/>
<pin id="35" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al2_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="rlt2_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="31" slack="0"/>
<pin id="40" dir="0" index="1" bw="31" slack="0"/>
<pin id="41" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rlt2_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="al1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="rlt1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="31" slack="0"/>
<pin id="52" dir="0" index="1" bw="31" slack="0"/>
<pin id="53" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rlt1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mul_ln479_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln479/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pl_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="pl_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="pl_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="31" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln475_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln475/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln477_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln477/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pl2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pl2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln475_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln475_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln479_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="15" slack="0"/>
<pin id="97" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln479/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pl_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="47" slack="0"/>
<pin id="102" dir="0" index="1" bw="47" slack="0"/>
<pin id="103" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pl_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="47" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="7" slack="0"/>
<pin id="111" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="50" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="80"><net_src comp="44" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="98"><net_src comp="32" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="104"><net_src comp="56" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="60" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="106" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: filtep : rlt1 | {1 }
	Port: filtep : al1 | {1 }
	Port: filtep : rlt2 | {1 }
	Port: filtep : al2 | {1 }
  - Chain level:
	State 1
		sext_ln475 : 1
		pl_1 : 2
		sext_ln475_1 : 1
		mul_ln479 : 2
		pl_2 : 3
		trunc_ln : 4
		ret_ln480 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |      pl_2_fu_100     |    0    |    0    |    54   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln479_fu_56   |    2    |    0    |    20   |
|          |      pl_1_fu_60      |    2    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|          |  al2_read_read_fu_32 |    0    |    0    |    0    |
|   read   | rlt2_read_read_fu_38 |    0    |    0    |    0    |
|          |  al1_read_read_fu_44 |    0    |    0    |    0    |
|          | rlt1_read_read_fu_50 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|       pl_fu_64       |    0    |    0    |    0    |
|          |       pl2_fu_82      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln475_fu_72   |    0    |    0    |    0    |
|   sext   |   sext_ln477_fu_77   |    0    |    0    |    0    |
|          |  sext_ln475_1_fu_90  |    0    |    0    |    0    |
|          |   sext_ln479_fu_95   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_106   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |    94   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |   94   |
+-----------+--------+--------+--------+
