
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - A:/Vivado/Vivado/2014.2/data/boards/board_parts/artix7/arty/C.0/board_part.xml, The board part 'xc7a35ticsg324-1L' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from A:/Vivado/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from A:/Vivado/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 559.746 ; gain = 373.117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 559.746 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dbf5f4c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 981.551 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-10] Eliminated 838 cells.
Phase 2 Constant Propagation | Checksum: 189633d9f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.551 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3182 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1860 unconnected cells.
Phase 3 Sweep | Checksum: 2304e9a1c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 981.551 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2304e9a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 981.551 ; gain = 0.000
Implement Debug Cores | Checksum: 1a6759d17
Logic Optimization | Checksum: 1a6759d17

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1db10c692

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1088.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1db10c692

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.871 ; gain = 107.320
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1088.871 ; gain = 529.125
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1088.871 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.871 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14449583d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: a0cc9548

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: a0cc9548

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: a0cc9548

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 171ed0623

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 171ed0623

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: a0cc9548

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.871 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: a0cc9548

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: a0cc9548

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 3f27748e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11047e569

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 15b4798ae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1a62eb05b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 20086db42

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1107e54ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 17793b10d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 17793b10d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19691957f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:11 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d5d5ae20

Time (s): cpu = 00:01:40 ; elapsed = 00:01:12 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1e6fc604e

Time (s): cpu = 00:01:45 ; elapsed = 00:01:15 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1e8dff11c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 179c9845e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:25 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 179c9845e

Time (s): cpu = 00:01:56 ; elapsed = 00:01:26 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 179c9845e

Time (s): cpu = 00:01:56 ; elapsed = 00:01:26 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 12e3f7ce4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1a7848401

Time (s): cpu = 00:02:10 ; elapsed = 00:01:36 . Memory (MB): peak = 1088.871 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.581. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1a7848401

Time (s): cpu = 00:02:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1a7848401

Time (s): cpu = 00:02:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1a7848401

Time (s): cpu = 00:02:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1a7848401

Time (s): cpu = 00:02:11 ; elapsed = 00:01:38 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1a7848401

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1088.871 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 157653035

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1088.871 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 157653035

Time (s): cpu = 00:02:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1088.871 ; gain = 0.000
Ending Placer Task | Checksum: 80d72f44

Time (s): cpu = 00:00:00 ; elapsed = 00:01:38 . Memory (MB): peak = 1088.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:41 . Memory (MB): peak = 1088.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1088.871 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.871 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1088.871 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4e7becba

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1177.242 ; gain = 88.371

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4e7becba

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1177.242 ; gain = 88.371
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: dce51aee

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.718  | TNS=0      | WHS=-0.339 | THS=-188   |

Phase 2 Router Initialization | Checksum: dce51aee

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7dea288d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1535
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X19Y97/IMUX5
Overlapping nets: 2
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[26]
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[31]
2. INT_R_X19Y103/IMUX13
Overlapping nets: 2
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[17]
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[19]

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 128571761

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.912  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: af900689

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X19Y108/IMUX37
Overlapping nets: 2
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_no_arbiter.s_ready_i[0]_i_24
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_no_arbiter.s_ready_i[0]_i_28
2. INT_R_X19Y97/IMUX1
Overlapping nets: 2
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[13]
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[20]
3. INT_L_X18Y97/EL1BEG0
Overlapping nets: 2
	design_1_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[26]
	design_1_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[13]

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1130d0401

Time (s): cpu = 00:02:08 ; elapsed = 00:01:36 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.899  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1130d0401

Time (s): cpu = 00:02:08 ; elapsed = 00:01:36 . Memory (MB): peak = 1200.094 ; gain = 111.223
Phase 4 Rip-up And Reroute | Checksum: 1130d0401

Time (s): cpu = 00:02:08 ; elapsed = 00:01:36 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1130d0401

Time (s): cpu = 00:02:10 ; elapsed = 00:01:37 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.913  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1130d0401

Time (s): cpu = 00:02:10 ; elapsed = 00:01:37 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1130d0401

Time (s): cpu = 00:02:10 ; elapsed = 00:01:37 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1130d0401

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.913  | TNS=0      | WHS=0.02   | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1130d0401

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.47385 %
  Global Horizontal Routing Utilization  = 2.92241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1130d0401

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1130d0401

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 184f4de7f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1200.094 ; gain = 111.223

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.913  | TNS=0      | WHS=0.02   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 184f4de7f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 184f4de7f

Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1200.094 ; gain = 111.223

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1200.094 ; gain = 111.223
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1200.094 ; gain = 111.223
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1200.094 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.094 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/FYP/HLSTutorials/project_hist/project_hist.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.902 ; gain = 10.809
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.277 ; gain = 15.375
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.539 ; gain = 32.262
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 23:56:04 2017...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - A:/Vivado/Vivado/2014.2/data/boards/board_parts/artix7/arty/C.0/board_part.xml, The board part 'xc7a35ticsg324-1L' is either not supported or invalid.
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from A:/Vivado/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from A:/Vivado/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/impl_1/.Xil/Vivado-10392-Dulanga-PC/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/impl_1/.Xil/Vivado-10392-Dulanga-PC/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/impl_1/.Xil/Vivado-10392-Dulanga-PC/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/impl_1/.Xil/Vivado-10392-Dulanga-PC/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 556.074 ; gain = 10.516
Restoring placement.
Restored 2943 out of 2943 XDEF sites from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 566.430 ; gain = 391.082

Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 941.813 ; gain = 375.383
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 23:58:36 2017...
