Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sun Nov  6 03:54:04 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_wrapper_timing_summary_routed.rpt -pb LCD_wrapper_timing_summary_routed.pb -rpx LCD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
HPDR-2     Warning   Port pin INOUT inconsistency      2           
TIMING-18  Warning   Missing input or output delay     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.183        0.000                      0                 2121        0.030        0.000                      0                 2121        3.020        0.000                       0                   916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.183        0.000                      0                 2121        0.030        0.000                      0                 2121        3.020        0.000                       0                   916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.412ns (37.066%)  route 4.095ns (62.934%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.032    10.657    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.781 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.781    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.182 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.516 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[5]_i_3/O[1]
                         net (fo=1, routed)           0.645    12.161    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.332    12.493 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000    12.493    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    15.676    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.267ns (36.114%)  route 4.010ns (63.886%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.032    10.657    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.781 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.781    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.182 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.404 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[5]_i_3/O[0]
                         net (fo=1, routed)           0.560    11.964    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.299    12.263 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.263    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    15.632    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 2.100ns (33.789%)  route 4.115ns (66.211%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          0.884    10.510    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.634 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000    10.634    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.058 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.812    11.870    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.331    12.201 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    12.201    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    15.676    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.283ns (37.045%)  route 3.880ns (62.955%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          0.884    10.510    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.634 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000    10.634    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.240 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.577    11.817    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.332    12.149 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    12.149    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    15.676    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.194ns (36.268%)  route 3.855ns (63.732%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          0.884    10.510    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.634 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000    10.634    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.181 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.552    11.733    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.302    12.035 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000    12.035    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    15.632    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.338ns (24.037%)  route 4.228ns (75.963%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.238    10.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.117    10.981 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=6, routed)           0.571    11.552    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_CE)      -0.413    15.188    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.338ns (24.037%)  route 4.228ns (75.963%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.238    10.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.117    10.981 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=6, routed)           0.571    11.552    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_CE)      -0.413    15.188    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.338ns (24.037%)  route 4.228ns (75.963%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.238    10.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.117    10.981 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=6, routed)           0.571    11.552    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_CE)      -0.413    15.188    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.338ns (24.037%)  route 4.228ns (75.963%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.238    10.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.117    10.981 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=6, routed)           0.571    11.552    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_CE)      -0.413    15.188    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.338ns (24.037%)  route 4.228ns (75.963%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.888     5.986    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.478     6.464 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.294     7.758    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.295     8.053 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.483     8.536    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.117     8.653 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.642     9.295    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.331     9.626 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          1.238    10.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X31Y95         LUT2 (Prop_lut2_I1_O)        0.117    10.981 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=6, routed)           0.571    11.552    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.525    15.313    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y95         FDRE (Setup_fdre_C_CE)      -0.413    15.188    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.864%)  route 0.252ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.659     1.769    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y101        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.252     2.163    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[30]
    SLICE_X26Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.132    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.440%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.659     1.769    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y100        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8_reg[29]/Q
                         net (fo=2, routed)           0.122     2.032    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/data_slv_register[253]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.077 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     2.077    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X31Y98         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.845     2.212    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.261     1.950    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091     2.041    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.576     1.686    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y95         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.102     1.929    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[9]
    SLICE_X30Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.508     1.702    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.885    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.063%)  route 0.202ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.659     1.769    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.202     2.113    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[12]
    SLICE_X26Y93         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.843     2.210    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.261     1.948    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.063    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.656     1.766    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.930 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.173     2.104    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.051    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.569     1.679    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.936    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y88         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.841     2.208    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.510     1.697    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.880    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.756%)  route 0.172ns (51.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.656     1.766    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.930 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.172     2.103    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.043    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.577     1.687    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.116     1.944    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[25]
    SLICE_X30Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.845     2.212    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.511     1.700    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.883    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.656     1.766    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.930 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.196     2.126    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.058    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.863%)  route 0.231ns (62.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.658     1.768    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y104        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.231     2.141    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.844     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.058    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { sysclk_100Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y94    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y92    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y92    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y92    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y92    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y93    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.489ns (28.731%)  route 3.693ns (71.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.693     5.182    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X28Y109        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.697     5.485    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y109        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.257ns (12.845%)  route 1.741ns (87.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.741     1.998    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X28Y109        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.929     2.296    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y109        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.575ns (48.843%)  route 4.792ns (51.157%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.651     5.749    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X46Y95         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.478     6.227 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           1.034     7.261    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]_0[2]
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.323     7.584 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           3.758    11.341    LCD_SDA_0_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.774    15.115 r  LCD_SDA_0_OBUFT_inst/O
                         net (fo=0)                   0.000    15.115    LCD_SDA_0
    J15                                                               r  LCD_SDA_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.150ns (50.519%)  route 4.065ns (49.481%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.651     5.749    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y95         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456     6.205 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/Q
                         net (fo=2, routed)           1.008     7.213    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg_0
    SLICE_X47Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.337 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.057    10.394    LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    13.964 r  LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.964    LCD_SCL_0
    H15                                                               r  LCD_SCL_0 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.033ns (40.431%)  route 1.522ns (59.569%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.639     1.749    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/Q
                         net (fo=2, routed)           0.234     2.148    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.193 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.288     3.480    LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.304 r  LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.304    LCD_SCL_0
    H15                                                               r  LCD_SCL_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.098ns (37.564%)  route 1.825ns (62.436%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.557     1.667    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X46Y97         FDPE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDPE (Prop_fdpe_C_Q)         0.164     1.831 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/Q
                         net (fo=3, routed)           0.153     1.985    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I0_O)        0.048     2.033 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           1.672     3.704    LCD_SDA_0_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.886     4.590 r  LCD_SDA_0_OBUFT_inst/O
                         net (fo=0)                   0.000     4.590    LCD_SDA_0
    J15                                                               r  LCD_SDA_0 (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 1.622ns (21.361%)  route 5.970ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.848     7.591    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.652     5.440    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 1.622ns (21.361%)  route 5.970ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.848     7.591    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.652     5.440    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 1.622ns (21.361%)  route 5.970ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.848     7.591    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.652     5.440    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 1.622ns (21.361%)  route 5.970ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.848     7.591    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.652     5.440    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.622ns (22.111%)  route 5.712ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.591     7.334    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X47Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.653     5.441    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.622ns (22.111%)  route 5.712ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.591     7.334    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X47Y100        FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.653     5.441    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y100        FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[9]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.622ns (22.214%)  route 5.678ns (77.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.557     7.300    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y99         FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.478     5.266    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y99         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.622ns (22.214%)  route 5.678ns (77.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.557     7.300    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y99         FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.478     5.266    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y99         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.622ns (22.214%)  route 5.678ns (77.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.557     7.300    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y99         FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.478     5.266    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y99         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.622ns (22.214%)  route 5.678ns (77.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.122     5.589    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y95         LUT1 (Prop_lut1_I0_O)        0.154     5.743 f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.557     7.300    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y99         FDCE                                         f  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.478     5.266    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y99         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_SCL_0
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.313ns (16.114%)  route 1.630ns (83.886%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 f  LCD_SCL_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/IO
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  LCD_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.630     1.898    LCD_i/I2C_LCD_Transmitter_1/U0/lcd/p_2_in
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.943 r  LCD_i/I2C_LCD_Transmitter_1/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.943    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg_0
    SLICE_X49Y98         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y98         FDCE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.281ns (14.384%)  route 1.670ns (85.616%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.670     1.905    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.950 r  LCD_i/I2C_LCD_Transmitter_1/U0/nibble_sel_i_1/O
                         net (fo=1, routed)           0.000     1.950    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg_1
    SLICE_X44Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.281ns (14.132%)  route 1.705ns (85.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.705     1.940    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X46Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.985 r  LCD_i/I2C_LCD_Transmitter_1/U0/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     1.985    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg_0
    SLICE_X46Y100        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.911     2.278    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.281ns (14.039%)  route 1.718ns (85.961%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.718     1.953    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X45Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.998 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.998    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_25
    SLICE_X45Y94         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.281ns (14.012%)  route 1.722ns (85.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.722     1.957    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  LCD_i/I2C_LCD_Transmitter_1/U0/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.002    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg_1
    SLICE_X45Y95         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.280ns (13.899%)  route 1.732ns (86.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.732     1.967    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X48Y97         LUT3 (Prop_lut3_I1_O)        0.044     2.011 r  LCD_i/I2C_LCD_Transmitter_1/U0/data_clk_i_1/O
                         net (fo=1, routed)           0.000     2.011    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg_1
    SLICE_X48Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.281ns (13.941%)  route 1.732ns (86.059%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.732     1.967    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X48Y97         LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  LCD_i/I2C_LCD_Transmitter_1/U0/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     2.012    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg_1
    SLICE_X48Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.281ns (13.866%)  route 1.743ns (86.134%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.743     1.978    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.045     2.023 r  LCD_i/I2C_LCD_Transmitter_1/U0/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     2.023    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg_0
    SLICE_X45Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.281ns (13.352%)  route 1.820ns (86.648%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.820     2.056    LCD_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.101 r  LCD_i/I2C_LCD_Transmitter_1/U0/lcd_done_i_1/O
                         net (fo=1, routed)           0.000     2.101    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg_1
    SLICE_X45Y96         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y96         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.281ns (13.217%)  route 1.842ns (86.783%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.720     1.956    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.122     2.122    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0
    SLICE_X47Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y97         FDRE                                         r  LCD_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[0]/C





