Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 0b5b83e26f46491bbf4f514cbd60d3f5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sine_Cosine_CORDIC_tb_behav xil_defaultlib.Sine_Cosine_CORDIC_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Simple_Subt(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.counter_d
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.CORDIC_Coprocessor(W=32,E=8,M=23...
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Greater_Comparator(W=31)
Compiling module xil_defaultlib.Invert_Sign(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=32)
Compiling module xil_defaultlib.First_Phase(W=32)
Compiling module xil_defaultlib.Comparator_Equal(S=31)
Compiling module xil_defaultlib.Zero_AS_Decoder
Compiling module xil_defaultlib.Zero_InfAdd_Unit(W=32)
Compiling module xil_defaultlib.add_subtract(W=8)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Shift_Module_Param(W_Sgf=23,W_Ex...
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.Second_Phase(W_Exp=8,W_Sgf=23)
Compiling module xil_defaultlib.Comparator_Equal
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.RegisterAdd(W=27)
Compiling module xil_defaultlib.Third_Phase(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=27)
Compiling module xil_defaultlib.Universal_Shift_Register(W=27)
Compiling module xil_defaultlib.Fourth_Phase(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Fifth_Phase(W_Exp=8)
Compiling module xil_defaultlib.Greater_Comparator(W=8)
Compiling module xil_defaultlib.Comparator_Less(W=8)
Compiling module xil_defaultlib.Sixth_Phase(W_Exp=8)
Compiling module xil_defaultlib.Decoder_4_1
Compiling module xil_defaultlib.RegisterAdd(W=24)
Compiling module xil_defaultlib.add_sub_carry_out(W=24)
Compiling module xil_defaultlib.Multiplexer_AC(W=25)
Compiling module xil_defaultlib.RegisterAdd(W=25)
Compiling module xil_defaultlib.Seventh_Phase(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=24)
Compiling module xil_defaultlib.RegisterAdd(W=23)
Compiling module xil_defaultlib.Eight_N_Phase(W_Sgf=23)
Compiling module xil_defaultlib.Eight_NE_Phase(W_Exp=8)
Compiling module xil_defaultlib.Tenth_Phase(W=32,W_Exp=8,W_Sgf=2...
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,W...
Compiling module xil_defaultlib.Sine_Cosine_CORDIC(W=32,W_Exp=8,...
Compiling module xil_defaultlib.Sine_Cosine_CORDIC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sine_Cosine_CORDIC_tb_behav
