Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 230638 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_10355 at time 230732 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 230922 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 230968 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 230982 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 231101 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 231332 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 231333 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[3]_LDC/TChk155_10355 at time 231486 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[6]_LDC/TChk155_10355 at time 231958 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 231980 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 232458 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 232472 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 232698 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 247237 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 247987 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 249308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 250121 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 250543 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 250750 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 251726 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 251817 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 252176 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 252289 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 252436 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 252944 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 253219 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 268553 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 273533 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 390162 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_10355 at time 390308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 390591 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 390626 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 390635 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 390667 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 390697 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_10355 at time 390732 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 390765 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 390770 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 390786 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 390922 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 390962 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 390968 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 390982 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 390996 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 390997 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 391101 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 391105 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 391192 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 391274 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 391294 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 391301 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 391333 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 391340 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 391424 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[12]_LDC/TChk155_10355 at time 391548 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 391578 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 391601 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 391639 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 392044 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[5]_LDC/TChk155_10355 at time 392130 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 392165 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 392342 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 407237 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 407987 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 409308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 410121 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 410543 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 410750 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 411726 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 411817 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 412176 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 412289 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 412436 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 412944 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 413219 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 428553 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 433533 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 550162 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_10355 at time 550308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 550591 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 550626 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 550635 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 550667 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 550697 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_10355 at time 550732 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 550765 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 550770 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 550786 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 550922 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 550962 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 550968 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 550982 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 550996 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 550997 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 551101 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 551105 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 551192 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 551274 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 551294 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 551301 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 551333 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 551340 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 551424 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[12]_LDC/TChk155_10355 at time 551548 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 551578 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 551601 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 551639 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 552044 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[5]_LDC/TChk155_10355 at time 552130 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 552165 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 552342 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 567237 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 567987 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 569308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 570121 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 570543 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 570750 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 571726 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 571817 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 572176 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 572289 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 572436 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 572944 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 573219 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 588553 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 593533 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 710162 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_10355 at time 710308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 710591 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 710626 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 710635 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 710667 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 710697 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_10355 at time 710732 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 710765 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 710770 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 710786 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 710922 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 710962 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 710968 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 710982 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 710996 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 710997 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 711101 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 711105 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 711192 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 711274 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 711294 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 711301 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 711333 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 711340 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 711424 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[12]_LDC/TChk155_10355 at time 711548 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 711578 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 711601 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 711639 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 712044 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[5]_LDC/TChk155_10355 at time 712130 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 712165 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 712342 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 727237 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 727987 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 729308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 730121 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 730543 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 730750 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 731726 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 731817 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 732176 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 732289 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 732436 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 732944 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 733219 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 748553 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 753533 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 870162 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_10355 at time 870308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 870591 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 870626 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 870635 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 870667 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 870697 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_10355 at time 870732 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 870765 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 870770 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 870786 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 870922 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 870962 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[2]_LDC/TChk155_10355 at time 870968 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 870982 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 870996 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 870997 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 871101 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 871105 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_10355 at time 871192 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 871274 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 871294 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[8]_LDC/TChk155_10355 at time 871301 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 871333 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[9]_LDC/TChk155_10355 at time 871340 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 871424 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[12]_LDC/TChk155_10355 at time 871548 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 871578 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 871601 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[10]_LDC/TChk155_10355 at time 871639 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 872044 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[5]_LDC/TChk155_10355 at time 872130 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 872165 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 872342 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 887237 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[7]_LDC/TChk155_10355 at time 887987 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[11]_LDC/TChk155_10355 at time 889308 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 890121 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 890543 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_10355 at time 890750 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 891726 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_10355 at time 891817 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_10355 at time 892176 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 892289 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[4]_LDC/TChk155_10355 at time 892436 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 892944 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 893219 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 908553 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_10355 at time 913533 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
