Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 15 00:06:37 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7k325t-fbv676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2859)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6856)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2859)
---------------------------
 There are 2835 register/latch pins with no clock driven by root clock pin: clk_200mhz_p (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: phy_sgmii_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6856)
---------------------------------------------------
 There are 6856 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.562        0.000                      0                 2754        0.086        0.000                      0                 2754        3.358        0.000                       0                  1381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                           ------------         ----------      --------------
AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK                       {0.000 6.400}        12.800          78.125          
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                      {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                       {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                       {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                       14.929        0.000                       0                     2  
  clkout0                                                                                                             4.562        0.000                      0                 1667        0.086        0.000                      0                 1667        3.358        0.000                       0                   789  
  clkout1                                                                                                            12.893        0.000                      0                 1013        0.106        0.000                      0                 1013        7.358        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             6.062        0.000                      0                   28        0.139        0.000                      0                   28  
clkout0       clkout1             5.439        0.000                      0                   24        0.137        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                  5.673        0.000                      0                   11        0.444        0.000                      0                   11  
**async_default**  clkout1            clkout1                 14.625        0.000                      0                   11        0.422        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         16.000      14.591     BUFGCTRL_X0Y16      eth_pcspma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.019ns (30.419%)  route 2.331ns (69.581%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/userclk2_out
    SLICE_X122Y240       FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y240       FDSE (Prop_fdse_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[6]/Q
                         net (fo=9, routed)           0.720     6.294    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/Q[6]
    SLICE_X124Y243       LUT2 (Prop_lut2_I0_O)        0.051     6.345 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[29]_i_2/O
                         net (fo=4, routed)           0.461     6.806    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[6]
    SLICE_X125Y241       LUT6 (Prop_lut6_I2_O)        0.136     6.942 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[8]_i_1/O
                         net (fo=2, routed)           0.606     7.548    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[8]
    SLICE_X123Y241       LUT6 (Prop_lut6_I0_O)        0.043     7.591 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_2__6/O
                         net (fo=1, routed)           0.000     7.591    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_2__6_n_0
    SLICE_X123Y241       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.786 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.786    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry_n_0
    SLICE_X123Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.839 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.839    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0_n_0
    SLICE_X123Y243       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.949 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.445     8.394    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X129Y242       LUT4 (Prop_lut4_I1_O)        0.129     8.523 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.099     8.622    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X129Y242       LUT6 (Prop_lut6_I5_O)        0.043     8.665 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000     8.665    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next
    SLICE_X129Y242       FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/userclk2_out
    SLICE_X129Y242       FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.434    13.270    
                         clock uncertainty           -0.077    13.193    
    SLICE_X129Y242       FDRE (Setup_fdre_C_D)        0.033    13.226    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.951ns (30.934%)  route 2.123ns (69.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X125Y237       FDRE (Setup_fdre_C_CE)      -0.201    12.988    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.951ns (30.934%)  route 2.123ns (69.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X125Y237       FDRE (Setup_fdre_C_CE)      -0.201    12.988    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.951ns (30.934%)  route 2.123ns (69.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X125Y237       FDRE (Setup_fdre_C_CE)      -0.201    12.988    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.951ns (30.934%)  route 2.123ns (69.066%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X125Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X125Y237       FDRE (Setup_fdre_C_CE)      -0.201    12.988    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.951ns (30.848%)  route 2.132ns (69.152%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 12.833 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.316     8.398    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X128Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.143    12.833    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X128Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]/C
                         clock pessimism              0.457    13.290    
                         clock uncertainty           -0.077    13.213    
    SLICE_X128Y238       FDRE (Setup_fdre_C_CE)      -0.201    13.012    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.951ns (30.848%)  route 2.132ns (69.152%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 12.833 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.316     8.398    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X128Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.143    12.833    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X128Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                         clock pessimism              0.457    13.290    
                         clock uncertainty           -0.077    13.213    
    SLICE_X128Y238       FDRE (Setup_fdre_C_CE)      -0.201    13.012    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.951ns (30.969%)  route 2.120ns (69.031%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.304     8.386    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X126Y237       FDRE (Setup_fdre_C_CE)      -0.178    13.011    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.951ns (30.969%)  route 2.120ns (69.031%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.304     8.386    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X126Y237       FDRE (Setup_fdre_C_CE)      -0.178    13.011    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.951ns (30.969%)  route 2.120ns (69.031%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.284     5.315    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X130Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y238       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/Q
                         net (fo=1, routed)           0.772     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[8]
    SLICE_X121Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.389 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.389    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_2__0_n_0
    SLICE_X121Y238       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.584 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.584    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X121Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.723 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.626     7.349    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X125Y239       LUT3 (Prop_lut3_I2_O)        0.140     7.489 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3/O
                         net (fo=2, routed)           0.148     7.637    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X125Y239       LUT5 (Prop_lut5_I3_O)        0.132     7.769 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.269     8.039    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X129Y239       LUT4 (Prop_lut4_I3_O)        0.043     8.082 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.304     8.386    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.142    12.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X126Y237       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                         clock pessimism              0.434    13.266    
                         clock uncertainty           -0.077    13.189    
    SLICE_X126Y237       FDRE (Setup_fdre_C_CE)      -0.178    13.011    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  4.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.107ns (33.533%)  route 0.212ns (66.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.543     2.169    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X120Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y238       FDRE (Prop_fdre_C_Q)         0.107     2.276 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[2]/Q
                         net (fo=4, routed)           0.212     2.488    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[2]
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.805     2.752    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.494     2.258    
    RAMB36_X4Y47         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     2.403    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.118ns (37.794%)  route 0.194ns (62.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.569     2.195    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X132Y231       FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y231       FDRE (Prop_fdre_C_Q)         0.118     2.313 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/Q
                         net (fo=2, routed)           0.194     2.507    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]
    RAMB36_X5Y46         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.803     2.750    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    RAMB36_X5Y46         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.513     2.237    
    RAMB36_X5Y46         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.420    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.716%)  route 0.203ns (63.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.568     2.194    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X132Y230       FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y230       FDRE (Prop_fdre_C_Q)         0.118     2.312 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/Q
                         net (fo=2, routed)           0.203     2.515    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]
    RAMB36_X5Y46         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.803     2.750    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    RAMB36_X5Y46         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.513     2.237    
    RAMB36_X5Y46         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.420    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X135Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y248       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/Q
                         net (fo=1, routed)           0.055     2.359    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I
    SLICE_X135Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X135Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
                         clock pessimism             -0.526     2.204    
    SLICE_X135Y248       FDRE (Hold_fdre_C_D)         0.047     2.251    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y248       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/Q
                         net (fo=1, routed)           0.081     2.385    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double[0]
    SLICE_X142Y248       LUT3 (Prop_lut3_I2_O)        0.028     2.413 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.413    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata[0]_i_1_n_0
    SLICE_X142Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]/C
                         clock pessimism             -0.516     2.215    
    SLICE_X142Y248       FDRE (Hold_fdre_C_D)         0.087     2.302    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.573     2.199    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/userclk2_out
    SLICE_X131Y242       FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y242       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d0_reg/Q
                         net (fo=1, routed)           0.081     2.380    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d0
    SLICE_X130Y242       LUT2 (Prop_lut2_I0_O)        0.028     2.408 r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d1_i_1/O
                         net (fo=1, routed)           0.000     2.408    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d00
    SLICE_X130Y242       FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/userclk2_out
    SLICE_X130Y242       FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d1_reg/C
                         clock pessimism             -0.515     2.210    
    SLICE_X130Y242       FDRE (Hold_fdre_C_D)         0.087     2.297    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_dv_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X133Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_REG1_reg/Q
                         net (fo=4, routed)           0.082     2.385    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_REG1
    SLICE_X132Y248       LUT6 (Prop_lut6_I0_O)        0.028     2.413 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_i_1/O
                         net (fo=1, routed)           0.000     2.413    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_i_1_n_0
    SLICE_X132Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X132Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_reg/C
                         clock pessimism             -0.516     2.214    
    SLICE_X132Y248       FDRE (Hold_fdre_C_D)         0.087     2.301    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXTEND_reg
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.767%)  route 0.215ns (70.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.570     2.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X123Y238       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y238       FDRE (Prop_fdre_C_Q)         0.091     2.287 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[10]/Q
                         net (fo=4, routed)           0.215     2.502    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[10]
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.805     2.752    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.512     2.240    
    RAMB36_X4Y47         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     2.387    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X135Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y242       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT_reg/Q
                         net (fo=2, routed)           0.088     2.390    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT_reg_n_0
    SLICE_X134Y242       LUT6 (Prop_lut6_I0_O)        0.028     2.418 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S_i_1__0/O
                         net (fo=1, routed)           0.000     2.418    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S0
    SLICE_X134Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X134Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S_reg/C
                         clock pessimism             -0.515     2.213    
    SLICE_X134Y242       FDRE (Hold_fdre_C_D)         0.087     2.300    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/S_reg
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.216%)  route 0.184ns (64.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.657     2.283    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X133Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y250       FDRE (Prop_fdre_C_Q)         0.100     2.383 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG2_reg/Q
                         net (fo=1, routed)           0.184     2.567    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG2
    SLICE_X133Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X133Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG3_reg/C
                         clock pessimism             -0.329     2.401    
    SLICE_X133Y249       FDRE (Hold_fdre_C_D)         0.047     2.448    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/CGBAD_REG3_reg
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK      n/a            1.839         8.000       6.161      RAMB36_X4Y47        core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK      n/a            1.839         8.000       6.161      RAMB18_X4Y96        core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK      n/a            1.839         8.000       6.161      RAMB36_X5Y46        core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK      n/a            1.839         8.000       6.161      RAMB18_X5Y94        core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I                  n/a            1.408         8.000       6.591      BUFGCTRL_X0Y1       eth_pcspma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         8.000       7.250      SLICE_X122Y238      core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            0.750         8.000       7.250      SLICE_X122Y238      core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y247      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.309ns (11.008%)  route 2.498ns (88.992%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.419     8.110    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/C
                         clock pessimism              0.456    21.289    
                         clock uncertainty           -0.085    21.204    
    SLICE_X143Y232       FDSE (Setup_fdse_C_CE)      -0.201    21.003    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.309ns (11.008%)  route 2.498ns (88.992%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.419     8.110    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]/C
                         clock pessimism              0.456    21.289    
                         clock uncertainty           -0.085    21.204    
    SLICE_X143Y232       FDSE (Setup_fdse_C_CE)      -0.201    21.003    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.309ns (11.008%)  route 2.498ns (88.992%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.419     8.110    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/C
                         clock pessimism              0.456    21.289    
                         clock uncertainty           -0.085    21.204    
    SLICE_X143Y232       FDSE (Setup_fdse_C_CE)      -0.201    21.003    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.352ns (12.195%)  route 2.534ns (87.805%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.456     8.146    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X144Y232       LUT3 (Prop_lut3_I1_O)        0.043     8.189 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[18]_i_1/O
                         net (fo=1, routed)           0.000     8.189    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[18]_i_1_n_0
    SLICE_X144Y232       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X144Y232       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/C
                         clock pessimism              0.434    21.267    
                         clock uncertainty           -0.085    21.182    
    SLICE_X144Y232       FDRE (Setup_fdre_C_D)        0.034    21.216    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         21.216    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.309ns (11.851%)  route 2.298ns (88.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.220     7.910    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/C
                         clock pessimism              0.434    21.267    
                         clock uncertainty           -0.085    21.182    
    SLICE_X145Y232       FDSE (Setup_fdse_C_CE)      -0.201    20.981    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.309ns (11.851%)  route 2.298ns (88.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.220     7.910    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/C
                         clock pessimism              0.434    21.267    
                         clock uncertainty           -0.085    21.182    
    SLICE_X145Y232       FDSE (Setup_fdse_C_CE)      -0.201    20.981    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.309ns (11.851%)  route 2.298ns (88.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.220     7.910    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/C
                         clock pessimism              0.434    21.267    
                         clock uncertainty           -0.085    21.182    
    SLICE_X145Y232       FDSE (Setup_fdse_C_CE)      -0.201    20.981    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.309ns (11.851%)  route 2.298ns (88.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 20.833 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.845     7.648    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X145Y232       LUT6 (Prop_lut6_I2_O)        0.043     7.691 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.220     7.910    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.143    20.833    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X145Y232       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/C
                         clock pessimism              0.434    21.267    
                         clock uncertainty           -0.085    21.182    
    SLICE_X145Y232       FDSE (Setup_fdse_C_CE)      -0.201    20.981    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.093ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.309ns (11.847%)  route 2.299ns (88.153%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 20.834 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.840     7.642    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X143Y233       LUT5 (Prop_lut5_I2_O)        0.043     7.685 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.226     7.911    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0
    SLICE_X143Y233       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.144    20.834    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y233       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/C
                         clock pessimism              0.456    21.290    
                         clock uncertainty           -0.085    21.205    
    SLICE_X143Y233       FDSE (Setup_fdse_C_CE)      -0.201    21.004    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 13.093    

Slack (MET) :             13.093ns  (required time - arrival time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.309ns (11.847%)  route 2.299ns (88.153%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 20.834 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=16, routed)          1.234     6.760    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_sp_r
    SLICE_X145Y229       LUT2 (Prop_lut2_I0_O)        0.043     6.803 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=10, routed)          0.840     7.642    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3_n_0
    SLICE_X143Y233       LUT5 (Prop_lut5_I2_O)        0.043     7.685 r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.226     7.911    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0
    SLICE_X143Y233       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.144    20.834    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X143Y233       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[30]/C
                         clock pessimism              0.456    21.290    
                         clock uncertainty           -0.085    21.205    
    SLICE_X143Y233       FDSE (Setup_fdse_C_CE)      -0.201    21.004    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[30]
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 13.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.572     2.198    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/Q
                         net (fo=1, routed)           0.055     2.353    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[8]
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.776     2.723    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/C
                         clock pessimism             -0.525     2.198    
    SLICE_X141Y233       FDRE (Hold_fdre_C_D)         0.049     2.247    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.571     2.197    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X139Y232       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y232       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[5]/Q
                         net (fo=1, routed)           0.055     2.352    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[5]
    SLICE_X139Y232       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.775     2.722    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X139Y232       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[5]/C
                         clock pessimism             -0.525     2.197    
    SLICE_X139Y232       FDRE (Hold_fdre_C_D)         0.047     2.244    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X139Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y225       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/Q
                         net (fo=1, routed)           0.055     2.345    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r
    SLICE_X139Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.767     2.714    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X139Y225       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg[0]/C
                         clock pessimism             -0.524     2.190    
    SLICE_X139Y225       FDRE (Hold_fdre_C_D)         0.047     2.237    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.571     2.197    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/init_clk_in
    SLICE_X141Y232       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.352    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X141Y232       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.775     2.722    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/init_clk_in
    SLICE_X141Y232       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.525     2.197    
    SLICE_X141Y232       FDRE (Hold_fdre_C_D)         0.047     2.244    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.566     2.192    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X135Y222       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y222       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.347    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X135Y222       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.769     2.716    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X135Y222       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.524     2.192    
    SLICE_X135Y222       FDRE (Hold_fdre_C_D)         0.047     2.239    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.572     2.198    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.353    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[0]
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.776     2.723    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[0]/C
                         clock pessimism             -0.525     2.198    
    SLICE_X141Y233       FDRE (Hold_fdre_C_D)         0.047     2.245    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.572     2.198    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[4]/Q
                         net (fo=1, routed)           0.055     2.353    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[4]
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.776     2.723    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[4]/C
                         clock pessimism             -0.525     2.198    
    SLICE_X141Y233       FDRE (Hold_fdre_C_D)         0.047     2.245    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.572     2.198    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[12]/Q
                         net (fo=1, routed)           0.055     2.353    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[12]
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.776     2.723    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X141Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[12]/C
                         clock pessimism             -0.525     2.198    
    SLICE_X141Y233       FDRE (Hold_fdre_C_D)         0.044     2.242    AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 AURORA0/inst/standard_cc_module_i/cc_count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/standard_cc_module_i/DO_CC_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.568     2.194    AURORA0/inst/standard_cc_module_i/user_clk
    SLICE_X140Y220       FDRE                                         r  AURORA0/inst/standard_cc_module_i/cc_count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y220       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  AURORA0/inst/standard_cc_module_i/cc_count_r_reg[5]/Q
                         net (fo=1, routed)           0.055     2.349    AURORA0/inst/standard_cc_module_i/cc_count_r_reg_n_0_[5]
    SLICE_X141Y220       LUT5 (Prop_lut5_I1_O)        0.028     2.377 r  AURORA0/inst/standard_cc_module_i/DO_CC_i_1/O
                         net (fo=1, routed)           0.000     2.377    AURORA0/inst/standard_cc_module_i/DO_CC_i_1_n_0
    SLICE_X141Y220       FDRE                                         r  AURORA0/inst/standard_cc_module_i/DO_CC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.772     2.719    AURORA0/inst/standard_cc_module_i/user_clk
    SLICE_X141Y220       FDRE                                         r  AURORA0/inst/standard_cc_module_i/DO_CC_reg/C
                         clock pessimism             -0.514     2.205    
    SLICE_X141Y220       FDRE (Hold_fdre_C_D)         0.060     2.265    AURORA0/inst/standard_cc_module_i/DO_CC_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/gen_r_flop_0_i/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.568     2.194    AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/user_clk
    SLICE_X140Y229       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/gen_r_flop_0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/gen_r_flop_0_i/Q
                         net (fo=1, routed)           0.056     2.350    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]_0[3]
    SLICE_X140Y229       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.772     2.719    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X140Y229       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]/C
                         clock pessimism             -0.525     2.194    
    SLICE_X140Y229       FDRE (Hold_fdre_C_D)         0.044     2.238    AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_r_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2       n/a            3.875         16.000      12.125     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2       n/a            3.875         16.000      12.125     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK        n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2       n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK        n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2       n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.408         16.000      14.591     BUFGCTRL_X0Y2       eth_pcspma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X144Y232      AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_CHAR_IS_K_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/prepare_count_r_reg[7]_srl4___standard_cc_module_i_count_13d_srl_r_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_i/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y227      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_i/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y224      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/hard_err_r_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y224      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/hard_err_r_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/prepare_count_r_reg[7]_srl4___standard_cc_module_i_count_13d_srl_r_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y224      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/hard_err_r_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_i/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y227      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y227      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y217      AURORA0/inst/standard_cc_module_i/prepare_count_r_reg[7]_srl4___standard_cc_module_i_count_13d_srl_r_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         8.000       7.358      SLICE_X142Y229      AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.223ns (14.082%)  route 1.361ns (85.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.361     6.907    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X143Y250       FDRE (Setup_fdre_C_D)       -0.019    12.968    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.223ns (14.234%)  route 1.344ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.344     6.890    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X143Y250       FDRE (Setup_fdre_C_D)       -0.019    12.968    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.223ns (14.151%)  route 1.353ns (85.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.353     6.899    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X143Y250       FDRE (Setup_fdre_C_D)       -0.009    12.978    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.188%)  route 1.349ns (85.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.349     6.895    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X143Y250       FDRE (Setup_fdre_C_D)       -0.010    12.977    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.223ns (16.281%)  route 1.147ns (83.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.452     5.483    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y251       FDRE (Prop_fdre_C_Q)         0.223     5.706 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.147     6.853    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)       -0.022    12.965    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.223ns (14.615%)  route 1.303ns (85.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.303     6.849    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X140Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X140Y250       FDRE (Setup_fdre_C_D)       -0.009    12.978    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.223ns (15.754%)  route 1.192ns (84.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y247       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.192     6.738    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y247       FDRE (Setup_fdre_C_D)        0.013    12.870    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.110%)  route 1.161ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y246       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.161     6.707    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X143Y246       FDRE (Setup_fdre_C_D)       -0.009    12.848    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.223ns (14.960%)  route 1.268ns (85.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.268     6.814    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X143Y250       FDRE (Setup_fdre_C_D)       -0.031    12.956    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.223ns (16.290%)  route 1.146ns (83.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y247       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.146     6.692    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X143Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X143Y248       FDRE (Setup_fdre_C_D)       -0.019    12.838    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.100ns (13.252%)  route 0.655ns (86.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.655     2.959    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X143Y250       FDRE (Hold_fdre_C_D)         0.038     2.820    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.819%)  route 0.575ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y251       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.575     2.959    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X144Y251       FDRE (Hold_fdre_C_D)         0.038     2.820    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.195%)  route 0.558ns (84.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y247       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.558     2.862    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.038     2.720    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.163%)  route 0.560ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y248       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.560     2.864    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X143Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X143Y248       FDRE (Hold_fdre_C_D)         0.038     2.720    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.938%)  route 0.569ns (85.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.569     2.872    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X143Y246       FDRE (Hold_fdre_C_D)         0.044     2.725    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.091ns (14.444%)  route 0.539ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.091     2.295 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.539     2.834    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.004     2.686    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.506%)  route 0.589ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.589     2.892    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.059     2.741    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.748%)  route 0.578ns (85.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.578     2.881    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X143Y246       FDRE (Hold_fdre_C_D)         0.047     2.728    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.100ns (13.024%)  route 0.668ns (86.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.668     2.972    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X140Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X140Y250       FDRE (Hold_fdre_C_D)         0.032     2.814    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.100ns (14.353%)  route 0.597ns (85.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y251       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.597     2.981    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X144Y251       FDRE (Hold_fdre_C_D)         0.040     2.822    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.629ns  (logic 0.236ns (14.489%)  route 1.393ns (85.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 21.012 - 16.000 ) 
    Source Clock Delay      (SCD):    5.482ns = ( 13.482 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.451    13.482    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X142Y251       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y251       FDPE (Prop_fdpe_C_Q)         0.236    13.718 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.393    15.111    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.322    21.012    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.221    21.233    
                         clock uncertainty           -0.205    21.029    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.479    20.550    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         20.550    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.629ns  (logic 0.236ns (14.489%)  route 1.393ns (85.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 21.012 - 16.000 ) 
    Source Clock Delay      (SCD):    5.482ns = ( 13.482 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.451    13.482    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X142Y251       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y251       FDPE (Prop_fdpe_C_Q)         0.236    13.718 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.393    15.111    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.322    21.012    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.221    21.233    
                         clock uncertainty           -0.205    21.029    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.479    20.550    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         20.550    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.409ns  (logic 0.259ns (18.387%)  route 1.150ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.259    13.580 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.150    14.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X145Y242       FDRE (Setup_fdre_C_D)       -0.019    20.837    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.312ns  (logic 0.204ns (15.549%)  route 1.108ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.204    13.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.108    14.634    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X144Y244       FDRE (Setup_fdre_C_D)       -0.114    20.743    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.743    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.382ns  (logic 0.223ns (16.141%)  route 1.159ns (83.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y242       FDRE (Prop_fdre_C_Q)         0.223    13.544 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.159    14.703    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X145Y242       FDRE (Setup_fdre_C_D)       -0.031    20.825    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.825    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.381ns  (logic 0.223ns (16.147%)  route 1.158ns (83.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y242       FDRE (Prop_fdre_C_Q)         0.223    13.544 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.158    14.702    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X145Y242       FDRE (Setup_fdre_C_D)       -0.022    20.834    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.383ns  (logic 0.259ns (18.730%)  route 1.124ns (81.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.259    13.580 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.124    14.704    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X144Y244       FDRE (Setup_fdre_C_D)       -0.019    20.838    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         20.838    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.299ns  (logic 0.236ns (18.166%)  route 1.063ns (81.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.236    13.557 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.063    14.620    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X144Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X144Y242       FDRE (Setup_fdre_C_D)       -0.100    20.756    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.204ns (15.741%)  route 1.092ns (84.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y242       FDRE (Prop_fdre_C_Q)         0.204    13.525 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.092    14.617    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X144Y243       FDRE (Setup_fdre_C_D)       -0.101    20.755    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         20.755    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.351ns  (logic 0.259ns (19.174%)  route 1.092ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 20.840 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.259    13.580 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.092    14.672    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.150    20.840    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.221    21.061    
                         clock uncertainty           -0.205    20.856    
    SLICE_X144Y243       FDRE (Setup_fdre_C_D)       -0.031    20.825    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         20.825    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.253%)  route 0.556ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.556     2.859    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X145Y244       FDRE (Hold_fdre_C_D)         0.041     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.091ns (14.598%)  route 0.532ns (85.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.532     2.826    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y246       FDRE (Hold_fdre_C_D)         0.007     2.688    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.118ns (17.807%)  route 0.545ns (82.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.118     2.320 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.545     2.865    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X145Y244       FDRE (Hold_fdre_C_D)         0.043     2.724    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.107ns (16.999%)  route 0.522ns (83.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.107     2.309 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.522     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X144Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.782     2.729    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.205     2.680    
    SLICE_X144Y242       FDRE (Hold_fdre_C_D)         0.003     2.683    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.970%)  route 0.568ns (85.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.568     2.871    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y246       FDRE (Hold_fdre_C_D)         0.041     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.091ns (14.343%)  route 0.543ns (85.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y242       FDRE (Prop_fdre_C_Q)         0.091     2.293 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.543     2.836    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.782     2.729    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.205     2.680    
    SLICE_X145Y242       FDRE (Hold_fdre_C_D)         0.003     2.683    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.704%)  route 0.580ns (85.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y242       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.580     2.882    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y243       FDRE (Hold_fdre_C_D)         0.040     2.721    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.281%)  route 0.565ns (82.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       FDRE (Prop_fdre_C_Q)         0.118     2.320 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.565     2.885    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y244       FDRE (Hold_fdre_C_D)         0.041     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.688%)  route 0.581ns (85.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.581     2.884    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X144Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y245       FDRE (Hold_fdre_C_D)         0.040     2.721    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.091ns (13.992%)  route 0.559ns (86.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.559     2.853    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y244       FDRE (Hold_fdre_C_D)         0.007     2.688    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.349ns (18.117%)  route 1.577ns (81.883%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.286     5.317    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X122Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y244       FDRE (Prop_fdre_C_Q)         0.259     5.576 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.504     6.080    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X126Y242       LUT2 (Prop_lut2_I0_O)        0.043     6.123 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.545     6.668    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.047     6.715 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     7.243    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.147    12.837    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[0]/C
                         clock pessimism              0.434    13.271    
                         clock uncertainty           -0.077    13.194    
    SLICE_X132Y239       FDPE (Recov_fdpe_C_PRE)     -0.278    12.916    sync_reset_pcspma_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.349ns (18.117%)  route 1.577ns (81.883%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.286     5.317    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X122Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y244       FDRE (Prop_fdre_C_Q)         0.259     5.576 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.504     6.080    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X126Y242       LUT2 (Prop_lut2_I0_O)        0.043     6.123 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.545     6.668    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.047     6.715 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     7.243    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.147    12.837    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[1]/C
                         clock pessimism              0.434    13.271    
                         clock uncertainty           -0.077    13.194    
    SLICE_X132Y239       FDPE (Recov_fdpe_C_PRE)     -0.278    12.916    sync_reset_pcspma_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.349ns (18.117%)  route 1.577ns (81.883%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.286     5.317    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X122Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y244       FDRE (Prop_fdre_C_Q)         0.259     5.576 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.504     6.080    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X126Y242       LUT2 (Prop_lut2_I0_O)        0.043     6.123 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.545     6.668    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.047     6.715 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     7.243    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.147    12.837    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[2]/C
                         clock pessimism              0.434    13.271    
                         clock uncertainty           -0.077    13.194    
    SLICE_X132Y239       FDPE (Recov_fdpe_C_PRE)     -0.278    12.916    sync_reset_pcspma_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.349ns (18.117%)  route 1.577ns (81.883%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.286     5.317    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X122Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y244       FDRE (Prop_fdre_C_Q)         0.259     5.576 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.504     6.080    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X126Y242       LUT2 (Prop_lut2_I0_O)        0.043     6.123 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.545     6.668    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.047     6.715 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     7.243    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.147    12.837    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
                         clock pessimism              0.434    13.271    
                         clock uncertainty           -0.077    13.194    
    SLICE_X132Y239       FDPE (Recov_fdpe_C_PRE)     -0.278    12.916    sync_reset_pcspma_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.310ns (20.074%)  route 1.234ns (79.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.259     5.577 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.663     6.240    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.051     6.291 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.571     6.862    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X134Y237       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X134Y237       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.434    13.270    
                         clock uncertainty           -0.077    13.193    
    SLICE_X134Y237       FDPE (Recov_fdpe_C_PRE)     -0.280    12.913    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.310ns (20.074%)  route 1.234ns (79.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.259     5.577 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.663     6.240    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.051     6.291 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.571     6.862    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X134Y237       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X134Y237       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.434    13.270    
                         clock uncertainty           -0.077    13.193    
    SLICE_X134Y237       FDPE (Recov_fdpe_C_PRE)     -0.280    12.913    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.310ns (20.969%)  route 1.168ns (79.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.259     5.577 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.663     6.240    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.051     6.291 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.505     6.796    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.148    12.838    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.456    13.294    
                         clock uncertainty           -0.077    13.217    
    SLICE_X133Y240       FDPE (Recov_fdpe_C_PRE)     -0.271    12.946    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.310ns (20.969%)  route 1.168ns (79.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.259     5.577 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.663     6.240    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.051     6.291 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.505     6.796    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.148    12.838    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.456    13.294    
                         clock uncertainty           -0.077    13.217    
    SLICE_X133Y240       FDPE (Recov_fdpe_C_PRE)     -0.271    12.946    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.310ns (20.969%)  route 1.168ns (79.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.259     5.577 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.663     6.240    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.051     6.291 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.505     6.796    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.148    12.838    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.456    13.294    
                         clock uncertainty           -0.077    13.217    
    SLICE_X133Y240       FDPE (Recov_fdpe_C_PRE)     -0.271    12.946    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.330ns (40.604%)  route 0.483ns (59.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291     5.322    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X140Y248       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y248       FDPE (Prop_fdpe_C_Q)         0.204     5.526 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.106     5.632    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X140Y248       LUT2 (Prop_lut2_I0_O)        0.126     5.758 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.377     6.135    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X140Y249       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X140Y249       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.456    13.297    
                         clock uncertainty           -0.077    13.220    
    SLICE_X140Y249       FDPE (Recov_fdpe_C_PRE)     -0.178    13.042    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  6.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.157ns (40.703%)  route 0.229ns (59.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X140Y248       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y248       FDPE (Prop_fdpe_C_Q)         0.091     2.295 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.056     2.351    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X140Y248       LUT2 (Prop_lut2_I0_O)        0.066     2.417 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.173     2.590    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X140Y249       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X140Y249       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.513     2.218    
    SLICE_X140Y249       FDPE (Remov_fdpe_C_PRE)     -0.072     2.146    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.157ns (40.703%)  route 0.229ns (59.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X140Y248       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y248       FDPE (Prop_fdpe_C_Q)         0.091     2.295 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.056     2.351    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X140Y248       LUT2 (Prop_lut2_I0_O)        0.066     2.417 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.173     2.590    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X140Y249       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X140Y249       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.513     2.218    
    SLICE_X140Y249       FDPE (Remov_fdpe_C_PRE)     -0.072     2.146    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.147ns (17.987%)  route 0.670ns (82.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.574     2.200    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.118     2.318 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.360     2.678    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.029     2.707 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.310     3.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X134Y237       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X134Y237       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.494     2.231    
    SLICE_X134Y237       FDPE (Remov_fdpe_C_PRE)     -0.093     2.138    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.147ns (17.987%)  route 0.670ns (82.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.574     2.200    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.118     2.318 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.360     2.678    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.029     2.707 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.310     3.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X134Y237       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X134Y237       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.494     2.231    
    SLICE_X134Y237       FDPE (Remov_fdpe_C_PRE)     -0.093     2.138    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.147ns (18.765%)  route 0.636ns (81.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.574     2.200    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.118     2.318 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.360     2.678    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.029     2.707 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.276     2.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X133Y240       FDPE (Remov_fdpe_C_PRE)     -0.113     2.102    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.147ns (18.765%)  route 0.636ns (81.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.574     2.200    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.118     2.318 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.360     2.678    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.029     2.707 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.276     2.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X133Y240       FDPE (Remov_fdpe_C_PRE)     -0.113     2.102    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.147ns (18.765%)  route 0.636ns (81.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.574     2.200    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y239       FDPE (Prop_fdpe_C_Q)         0.118     2.318 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.360     2.678    sync_reset_pcspma_inst/Q[0]
    SLICE_X128Y240       LUT2 (Prop_lut2_I0_O)        0.029     2.707 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.276     2.983    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_1
    SLICE_X133Y240       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X133Y240       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X133Y240       FDPE (Remov_fdpe_C_PRE)     -0.113     2.102    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.155ns (18.248%)  route 0.694ns (81.752%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.572     2.198    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X127Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y242       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.133     2.431    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X126Y242       LUT2 (Prop_lut2_I1_O)        0.028     2.459 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.282     2.741    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.027     2.768 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.279     3.047    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.780     2.727    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.494     2.233    
    SLICE_X132Y239       FDPE (Remov_fdpe_C_PRE)     -0.093     2.140    sync_reset_pcspma_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.155ns (18.248%)  route 0.694ns (81.752%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.572     2.198    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X127Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y242       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.133     2.431    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X126Y242       LUT2 (Prop_lut2_I1_O)        0.028     2.459 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.282     2.741    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.027     2.768 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.279     3.047    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.780     2.727    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.494     2.233    
    SLICE_X132Y239       FDPE (Remov_fdpe_C_PRE)     -0.093     2.140    sync_reset_pcspma_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.155ns (18.248%)  route 0.694ns (81.752%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.572     2.198    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X127Y242       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y242       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.133     2.431    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X126Y242       LUT2 (Prop_lut2_I1_O)        0.028     2.459 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.282     2.741    sync_reset_inst/resetdone
    SLICE_X126Y239       LUT2 (Prop_lut2_I1_O)        0.027     2.768 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.279     3.047    sync_reset_pcspma_inst/AS[0]
    SLICE_X132Y239       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.780     2.727    sync_reset_pcspma_inst/CLK
    SLICE_X132Y239       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.494     2.233    
    SLICE_X132Y239       FDPE (Remov_fdpe_C_PRE)     -0.093     2.140    sync_reset_pcspma_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.907    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       14.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.362ns (32.515%)  route 0.751ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 20.831 - 16.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.279     5.310    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X136Y219       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y219       FDRE (Prop_fdre_C_Q)         0.236     5.546 r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.376     5.922    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X136Y219       LUT1 (Prop_lut1_I0_O)        0.126     6.048 f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.375     6.423    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X136Y220       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.141    20.831    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y220       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.456    21.287    
                         clock uncertainty           -0.085    21.202    
    SLICE_X136Y220       FDCE (Recov_fdce_C_CLR)     -0.154    21.048    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         21.048    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.362ns (32.515%)  route 0.751ns (67.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 20.831 - 16.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.279     5.310    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X136Y219       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y219       FDRE (Prop_fdre_C_Q)         0.236     5.546 r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.376     5.922    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X136Y219       LUT1 (Prop_lut1_I0_O)        0.126     6.048 f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.375     6.423    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X136Y220       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.141    20.831    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y220       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.456    21.287    
                         clock uncertainty           -0.085    21.202    
    SLICE_X136Y220       FDCE (Recov_fdce_C_CLR)     -0.154    21.048    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         21.048    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X137Y228       FDCE (Recov_fdce_C_CLR)     -0.292    20.886    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.766    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X137Y228       FDCE (Recov_fdce_C_CLR)     -0.292    20.886    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.766    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X137Y228       FDCE (Recov_fdce_C_CLR)     -0.292    20.886    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.766    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X137Y228       FDCE (Recov_fdce_C_CLR)     -0.292    20.886    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.766    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X137Y228       FDCE (Recov_fdce_C_CLR)     -0.292    20.886    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.766    

Slack (MET) :             14.791ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X136Y228       FDCE (Recov_fdce_C_CLR)     -0.267    20.911    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         20.911    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.791    

Slack (MET) :             14.824ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X136Y228       FDCE (Recov_fdce_C_CLR)     -0.234    20.944    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.944    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.824    

Slack (MET) :             14.824ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.204ns (24.970%)  route 0.613ns (75.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 20.829 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.272     5.303    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.204     5.507 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.613     6.120    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         1.139    20.829    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.434    21.263    
                         clock uncertainty           -0.085    21.178    
    SLICE_X136Y228       FDCE (Recov_fdce_C_CLR)     -0.234    20.944    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         20.944    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 14.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.091ns (24.649%)  route 0.278ns (75.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.278     2.559    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y227       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.770     2.717    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y227       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.494     2.223    
    SLICE_X136Y227       FDCE (Remov_fdce_C_CLR)     -0.086     2.137    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X136Y228       FDCE (Remov_fdce_C_CLR)     -0.086     2.138    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X136Y228       FDCE (Remov_fdce_C_CLR)     -0.086     2.138    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X136Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X136Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X136Y228       FDCE (Remov_fdce_C_CLR)     -0.086     2.138    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X137Y228       FDCE (Remov_fdce_C_CLR)     -0.105     2.119    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X137Y228       FDCE (Remov_fdce_C_CLR)     -0.105     2.119    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X137Y228       FDCE (Remov_fdce_C_CLR)     -0.105     2.119    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X137Y228       FDCE (Remov_fdce_C_CLR)     -0.105     2.119    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.564     2.190    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y224       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y224       FDRE (Prop_fdre_C_Q)         0.091     2.281 f  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=20, routed)          0.326     2.607    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/AR[0]
    SLICE_X137Y228       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.771     2.718    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X137Y228       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.494     2.224    
    SLICE_X137Y228       FDCE (Remov_fdce_C_CLR)     -0.105     2.119    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.173ns (31.666%)  route 0.373ns (68.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.569     2.195    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X136Y219       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y219       FDRE (Prop_fdre_C_Q)         0.107     2.302 r  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.202     2.504    AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X136Y219       LUT1 (Prop_lut1_I0_O)        0.066     2.570 f  AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.171     2.741    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X136Y220       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=585, routed)         0.772     2.719    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y220       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.513     2.206    
    SLICE_X136Y220       FDCE (Remov_fdce_C_CLR)     -0.050     2.156    AURORA0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.585    





