<profile>

<section name = "Vivado HLS Report for 'AddWeighted'" level="0">
<item name = "Date">Thu Dec 20 08:49:05 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">SobelNewVivado</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.483, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2108162, 2108162, 2108162, 2108162, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_arithm_pro_fu_138">arithm_pro, 2108161, 2108161, 2108161, 2108161, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 84, 9457, 13139</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 114</column>
<column name="Register">-, -, 5, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 3, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_arithm_pro_fu_138">arithm_pro, 0, 84, 9457, 13139</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dst_data_stream_0_V_write">9, 2, 1, 2</column>
<column name="dst_data_stream_1_V_write">9, 2, 1, 2</column>
<column name="dst_data_stream_2_V_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src1_data_stream_0_V_read">9, 2, 1, 2</column>
<column name="src1_data_stream_1_V_read">9, 2, 1, 2</column>
<column name="src1_data_stream_2_V_read">9, 2, 1, 2</column>
<column name="src2_data_stream_0_V_read">9, 2, 1, 2</column>
<column name="src2_data_stream_1_V_read">9, 2, 1, 2</column>
<column name="src2_data_stream_2_V_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_arithm_pro_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="src1_data_stream_0_V_dout">in, 8, ap_fifo, src1_data_stream_0_V, pointer</column>
<column name="src1_data_stream_0_V_empty_n">in, 1, ap_fifo, src1_data_stream_0_V, pointer</column>
<column name="src1_data_stream_0_V_read">out, 1, ap_fifo, src1_data_stream_0_V, pointer</column>
<column name="src1_data_stream_1_V_dout">in, 8, ap_fifo, src1_data_stream_1_V, pointer</column>
<column name="src1_data_stream_1_V_empty_n">in, 1, ap_fifo, src1_data_stream_1_V, pointer</column>
<column name="src1_data_stream_1_V_read">out, 1, ap_fifo, src1_data_stream_1_V, pointer</column>
<column name="src1_data_stream_2_V_dout">in, 8, ap_fifo, src1_data_stream_2_V, pointer</column>
<column name="src1_data_stream_2_V_empty_n">in, 1, ap_fifo, src1_data_stream_2_V, pointer</column>
<column name="src1_data_stream_2_V_read">out, 1, ap_fifo, src1_data_stream_2_V, pointer</column>
<column name="src2_data_stream_0_V_dout">in, 8, ap_fifo, src2_data_stream_0_V, pointer</column>
<column name="src2_data_stream_0_V_empty_n">in, 1, ap_fifo, src2_data_stream_0_V, pointer</column>
<column name="src2_data_stream_0_V_read">out, 1, ap_fifo, src2_data_stream_0_V, pointer</column>
<column name="src2_data_stream_1_V_dout">in, 8, ap_fifo, src2_data_stream_1_V, pointer</column>
<column name="src2_data_stream_1_V_empty_n">in, 1, ap_fifo, src2_data_stream_1_V, pointer</column>
<column name="src2_data_stream_1_V_read">out, 1, ap_fifo, src2_data_stream_1_V, pointer</column>
<column name="src2_data_stream_2_V_dout">in, 8, ap_fifo, src2_data_stream_2_V, pointer</column>
<column name="src2_data_stream_2_V_empty_n">in, 1, ap_fifo, src2_data_stream_2_V, pointer</column>
<column name="src2_data_stream_2_V_read">out, 1, ap_fifo, src2_data_stream_2_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
