<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file testnco_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Tue Oct 29 23:32:30 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o testNCO_impl1.twr -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml testNCO_impl1.ncd testNCO_impl1.prf 
Design file:     testnco_impl1.ncd
Preference file: testnco_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osc_clk" 120.000000 MHz (0 errors)</A></LI>            11 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "TX_NCO_c_9" 22.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "XIn_c" 8.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "TX_c" 22.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY PORT "XIn" 8.000000 MHz (0 errors)</A></LI>            211 items scored, 0 timing errors detected.
Report:   28.168MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            11 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_10

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 6.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i62  (to osc_clk +)

   Delay:               1.979ns  (47.9% logic, 52.1% route), 2 logic levels.

 Constraint Details:

      1.979ns physical path delay ncoGen/SLICE_12 to SLICE_13 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.188ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     1.032     R11C40D.Q1 to     R11C40A.B0 phase_accum_61
CTOF_DEL    ---     0.495     R11C40A.B0 to     R11C40A.F0 SLICE_13
ROUTE         1     0.000     R11C40A.F0 to    R11C40A.DI0 ncoGen/phase_accum_63_N_3_62 (to osc_clk)
                  --------
                    1.979   (47.9% logic, 52.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               1.979ns  (47.9% logic, 52.1% route), 2 logic levels.

 Constraint Details:

      1.979ns physical path delay ncoGen/SLICE_12 to SLICE_10 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.188ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     1.032     R11C40D.Q1 to     R11C40C.B0 phase_accum_61
CTOF_DEL    ---     0.495     R11C40C.B0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    1.979   (47.9% logic, 52.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               1.707ns  (55.5% logic, 44.5% route), 2 logic levels.

 Constraint Details:

      1.707ns physical path delay SLICE_13 to SLICE_10 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.460ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     0.760     R11C40A.Q0 to     R11C40C.C0 phase_accum_62
CTOF_DEL    ---     0.495     R11C40C.C0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    1.707   (55.5% logic, 44.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               1.623ns  (58.3% logic, 41.7% route), 2 logic levels.

 Constraint Details:

      1.623ns physical path delay ncoGen/SLICE_12 to SLICE_10 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.544ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.676     R11C40D.Q0 to     R11C40C.D0 phase_accum_60
CTOF_DEL    ---     0.495     R11C40C.D0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    1.623   (58.3% logic, 41.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i62  (to osc_clk +)

   Delay:               1.623ns  (58.3% logic, 41.7% route), 2 logic levels.

 Constraint Details:

      1.623ns physical path delay ncoGen/SLICE_12 to SLICE_13 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.544ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.676     R11C40D.Q0 to     R11C40A.D0 phase_accum_60
CTOF_DEL    ---     0.495     R11C40A.D0 to     R11C40A.F0 SLICE_13
ROUTE         1     0.000     R11C40A.F0 to    R11C40A.DI0 ncoGen/phase_accum_63_N_3_62 (to osc_clk)
                  --------
                    1.623   (58.3% logic, 41.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i61  (to osc_clk +)

   Delay:               1.623ns  (58.3% logic, 41.7% route), 2 logic levels.

 Constraint Details:

      1.623ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.544ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.676     R11C40D.Q0 to     R11C40D.D1 phase_accum_60
CTOF_DEL    ---     0.495     R11C40D.D1 to     R11C40D.F1 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F1 to    R11C40D.DI1 ncoGen/phase_accum_63_N_3_61 (to osc_clk)
                  --------
                    1.623   (58.3% logic, 41.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i60  (to osc_clk +)

   Delay:               1.623ns  (58.3% logic, 41.7% route), 2 logic levels.

 Constraint Details:

      1.623ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.544ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.676     R11C40D.Q0 to     R11C40D.D0 phase_accum_60
CTOF_DEL    ---     0.495     R11C40D.D0 to     R11C40D.F0 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F0 to    R11C40D.DI0 ncoGen/phase_accum_63_N_3_60 (to osc_clk)
                  --------
                    1.623   (58.3% logic, 41.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               1.616ns  (58.6% logic, 41.4% route), 2 logic levels.

 Constraint Details:

      1.616ns physical path delay SLICE_10 to SLICE_10 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.551ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40C.CLK to     R11C40C.Q0 SLICE_10 (from osc_clk)
ROUTE         3     0.669     R11C40C.Q0 to     R11C40C.A0 TX_NCO_c_9
CTOF_DEL    ---     0.495     R11C40C.A0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i62  (to osc_clk +)

   Delay:               1.616ns  (58.6% logic, 41.4% route), 2 logic levels.

 Constraint Details:

      1.616ns physical path delay SLICE_13 to SLICE_13 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.551ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     0.669     R11C40A.Q0 to     R11C40A.A0 phase_accum_62
CTOF_DEL    ---     0.495     R11C40A.A0 to     R11C40A.F0 SLICE_13
ROUTE         1     0.000     R11C40A.F0 to    R11C40A.DI0 ncoGen/phase_accum_63_N_3_62 (to osc_clk)
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i61  (to osc_clk +)

   Delay:               1.616ns  (58.6% logic, 41.4% route), 2 logic levels.

 Constraint Details:

      1.616ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 6.551ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     0.669     R11C40D.Q1 to     R11C40D.A1 phase_accum_61
CTOF_DEL    ---     0.495     R11C40D.A1 to     R11C40D.F1 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F1 to    R11C40D.DI1 ncoGen/phase_accum_63_N_3_61 (to osc_clk)
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "TX_NCO_c_9" 22.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "TX_c" 22.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY PORT "XIn" 8.000000 MHz ;
            211 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.970ns (weighted slack = 89.550ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_26  (to clk_adc +)

   Delay:               6.286ns  (7.2% logic, 92.8% route), 1 logic levels.

 Constraint Details:

      6.286ns physical path delay ncoGen/SLICE_12 to SLICE_9 meets
      8.338ns delay constraint less
     -4.266ns skew and
      0.000ns feedback compensation and
      0.348ns M_SET requirement (totaling 12.256ns) by 5.970ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     5.834     R11C40D.Q1 to     R11C40B.M1 phase_accum_61 (to clk_adc)
                  --------
                    6.286   (7.2% logic, 92.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     3.814      R2C19D.Q0 to    R11C40B.CLK clk_adc
                  --------
                    8.301   (22.0% logic, 78.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.970ns (weighted slack = 89.550ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_25  (to clk_adc +)

   Delay:               6.286ns  (7.2% logic, 92.8% route), 1 logic levels.

 Constraint Details:

      6.286ns physical path delay SLICE_13 to SLICE_5 meets
      8.338ns delay constraint less
     -4.266ns skew and
      0.000ns feedback compensation and
      0.348ns M_SET requirement (totaling 12.256ns) by 5.970ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     5.834     R11C40A.Q0 to     R12C40D.M0 phase_accum_62 (to clk_adc)
                  --------
                    6.286   (7.2% logic, 92.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     3.814      R2C19D.Q0 to    R12C40D.CLK clk_adc
                  --------
                    8.301   (22.0% logic, 78.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 6.054ns (weighted slack = 90.810ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_27  (to clk_adc +)

   Delay:               6.202ns  (7.3% logic, 92.7% route), 1 logic levels.

 Constraint Details:

      6.202ns physical path delay ncoGen/SLICE_12 to SinCos1/SLICE_3 meets
      8.338ns delay constraint less
     -4.266ns skew and
      0.000ns feedback compensation and
      0.348ns M_SET requirement (totaling 12.256ns) by 6.054ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SinCos1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     5.750     R11C40D.Q0 to     R11C36D.M1 phase_accum_60 (to clk_adc)
                  --------
                    6.202   (7.3% logic, 92.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SinCos1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     1.880     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     3.814      R2C19D.Q0 to    R11C36D.CLK clk_adc
                  --------
                    8.301   (22.0% logic, 78.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 116.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_30  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.896ns  (30.5% logic, 69.5% route), 5 logic levels.

 Constraint Details:

      8.896ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 125.199ns) by 116.303ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q0 SLICE_8 (from clk_adc)
ROUTE         3     2.490     R16C40A.Q0 to     R11C36C.B0 SinCos1/rom_addr0_r_3
C0TOFCO_DE  ---     1.023     R11C36C.B0 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOFCO_D  ---     0.162    R11C36D.FCI to    R11C36D.FCO SinCos1/SLICE_3
ROUTE         1     0.000    R11C36D.FCO to    R11C37A.FCI SinCos1/co3
FCITOF0_DE  ---     0.585    R11C37A.FCI to     R11C37A.F0 SinCos1/SLICE_4
ROUTE         2     0.993     R11C37A.F0 to     R12C37C.A0 SinCos1/rom_addr0_r_n_7
CTOF_DEL    ---     0.495     R12C37C.A0 to     R12C37C.F0 SinCos1/SLICE_21
ROUTE         2     2.696     R12C37C.F0 to *_R13C36.ADA10 SinCos1/rom_addr0_r_15 (to clk_adc)
                  --------
                    8.896   (30.5% logic, 69.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKA clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 116.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_30  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.924ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      8.924ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.133ns ADDR_SET requirement (totaling 125.306ns) by 116.382ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q0 SLICE_8 (from clk_adc)
ROUTE         3     2.490     R16C40A.Q0 to     R11C36C.B0 SinCos1/rom_addr0_r_3
C0TOFCO_DE  ---     1.023     R11C36C.B0 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOF1_DE  ---     0.643    R11C36D.FCI to     R11C36D.F1 SinCos1/SLICE_3
ROUTE         2     1.306     R11C36D.F1 to     R12C35D.A1 SinCos1/rom_addr0_r_n_6
CTOF_DEL    ---     0.495     R12C35D.A1 to     R12C35D.F1 SinCos1/SLICE_20
ROUTE         2     2.515     R12C35D.F1 to *R_R13C36.ADB9 SinCos1/rom_addr0_r_n_14 (to clk_adc)
                  --------
                    8.924   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKB clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 116.428ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_29  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.771ns  (29.4% logic, 70.6% route), 5 logic levels.

 Constraint Details:

      8.771ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 125.199ns) by 116.428ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q1 SLICE_8 (from clk_adc)
ROUTE         3     2.499     R16C40A.Q1 to     R11C36C.B1 SinCos1/rom_addr0_r_4
C1TOFCO_DE  ---     0.889     R11C36C.B1 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOFCO_D  ---     0.162    R11C36D.FCI to    R11C36D.FCO SinCos1/SLICE_3
ROUTE         1     0.000    R11C36D.FCO to    R11C37A.FCI SinCos1/co3
FCITOF0_DE  ---     0.585    R11C37A.FCI to     R11C37A.F0 SinCos1/SLICE_4
ROUTE         2     0.993     R11C37A.F0 to     R12C37C.A0 SinCos1/rom_addr0_r_n_7
CTOF_DEL    ---     0.495     R12C37C.A0 to     R12C37C.F0 SinCos1/SLICE_21
ROUTE         2     2.696     R12C37C.F0 to *_R13C36.ADA10 SinCos1/rom_addr0_r_15 (to clk_adc)
                  --------
                    8.771   (29.4% logic, 70.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKA clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 116.507ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_29  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.799ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      8.799ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.133ns ADDR_SET requirement (totaling 125.306ns) by 116.507ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q1 SLICE_8 (from clk_adc)
ROUTE         3     2.499     R16C40A.Q1 to     R11C36C.B1 SinCos1/rom_addr0_r_4
C1TOFCO_DE  ---     0.889     R11C36C.B1 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOF1_DE  ---     0.643    R11C36D.FCI to     R11C36D.F1 SinCos1/SLICE_3
ROUTE         2     1.306     R11C36D.F1 to     R12C35D.A1 SinCos1/rom_addr0_r_n_6
CTOF_DEL    ---     0.495     R12C35D.A1 to     R12C35D.F1 SinCos1/SLICE_20
ROUTE         2     2.515     R12C35D.F1 to *R_R13C36.ADB9 SinCos1/rom_addr0_r_n_14 (to clk_adc)
                  --------
                    8.799   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKB clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 116.799ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_30  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.507ns  (30.0% logic, 70.0% route), 4 logic levels.

 Constraint Details:

      8.507ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.133ns ADDR_SET requirement (totaling 125.306ns) by 116.799ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q0 SLICE_8 (from clk_adc)
ROUTE         3     2.490     R16C40A.Q0 to     R11C36C.B0 SinCos1/rom_addr0_r_3
C0TOFCO_DE  ---     1.023     R11C36C.B0 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOF0_DE  ---     0.585    R11C36D.FCI to     R11C36D.F0 SinCos1/SLICE_3
ROUTE         2     0.965     R11C36D.F0 to     R12C37B.D1 SinCos1/rom_addr0_r_n_5
CTOF_DEL    ---     0.495     R12C37B.D1 to     R12C37B.F1 SinCos1/SLICE_19
ROUTE         2     2.497     R12C37B.F1 to *R_R13C36.ADB8 SinCos1/rom_addr0_r_n_13 (to clk_adc)
                  --------
                    8.507   (30.0% logic, 70.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKB clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 116.924ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_29  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.382ns  (28.9% logic, 71.1% route), 4 logic levels.

 Constraint Details:

      8.382ns physical path delay SLICE_8 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.133ns ADDR_SET requirement (totaling 125.306ns) by 116.924ns

 Physical Path Details:

      Data path SLICE_8 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C40A.CLK to     R16C40A.Q1 SLICE_8 (from clk_adc)
ROUTE         3     2.499     R16C40A.Q1 to     R11C36C.B1 SinCos1/rom_addr0_r_4
C1TOFCO_DE  ---     0.889     R11C36C.B1 to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOF0_DE  ---     0.585    R11C36D.FCI to     R11C36D.F0 SinCos1/SLICE_3
ROUTE         2     0.965     R11C36D.F0 to     R12C37B.D1 SinCos1/rom_addr0_r_n_5
CTOF_DEL    ---     0.495     R12C37B.D1 to     R12C37B.F1 SinCos1/SLICE_19
ROUTE         2     2.497     R12C37B.F1 to *R_R13C36.ADB8 SinCos1/rom_addr0_r_n_13 (to clk_adc)
                  --------
                    8.382   (28.9% logic, 71.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to    R16C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKB clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 117.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_33  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               8.187ns  (35.5% logic, 64.5% route), 7 logic levels.

 Constraint Details:

      8.187ns physical path delay SLICE_6 to SinCos1/triglut_1_0_1_0 meets
    125.000ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 125.199ns) by 117.012ns

 Physical Path Details:

      Data path SLICE_6 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C40A.CLK to      R9C40A.Q0 SLICE_6 (from clk_adc)
ROUTE         3     1.591      R9C40A.Q0 to     R11C36A.D1 SinCos1/rom_addr0_r
C1TOFCO_DE  ---     0.889     R11C36A.D1 to    R11C36A.FCO SinCos1/SLICE_0
ROUTE         1     0.000    R11C36A.FCO to    R11C36B.FCI SinCos1/co0
FCITOFCO_D  ---     0.162    R11C36B.FCI to    R11C36B.FCO SinCos1/SLICE_1
ROUTE         1     0.000    R11C36B.FCO to    R11C36C.FCI SinCos1/co1
FCITOFCO_D  ---     0.162    R11C36C.FCI to    R11C36C.FCO SinCos1/SLICE_2
ROUTE         1     0.000    R11C36C.FCO to    R11C36D.FCI SinCos1/co2
FCITOFCO_D  ---     0.162    R11C36D.FCI to    R11C36D.FCO SinCos1/SLICE_3
ROUTE         1     0.000    R11C36D.FCO to    R11C37A.FCI SinCos1/co3
FCITOF0_DE  ---     0.585    R11C37A.FCI to     R11C37A.F0 SinCos1/SLICE_4
ROUTE         2     0.993     R11C37A.F0 to     R12C37C.A0 SinCos1/rom_addr0_r_n_7
CTOF_DEL    ---     0.495     R12C37C.A0 to     R12C37C.F0 SinCos1/SLICE_21
ROUTE         2     2.696     R12C37C.F0 to *_R13C36.ADA10 SinCos1/rom_addr0_r_15 (to clk_adc)
                  --------
                    8.187   (35.5% logic, 64.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.814      R2C19D.Q0 to     R9C40A.CLK clk_adc
                  --------
                    3.814   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.987      R2C19D.Q0 to *R_R13C36.CLKA clk_adc
                  --------
                    3.987   (0.0% logic, 100.0% route), 0 logic levels.

Report:   28.168MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |  120.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "TX_NCO_c_9" 22.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TX_c" 22.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "XIn" 8.000000 MHz ;     |    8.000 MHz|   28.168 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 5
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

Clock Domain: clk_adc   Source: SLICE_11.Q0   Loads: 11
   Covered under: FREQUENCY PORT "XIn" 8.000000 MHz ;

   Data transfers from:
   Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "XIn" 8.000000 MHz ;   Transfers: 3

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: TX_c   Source: PLL2/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: TX_NCO_c_9   Source: SLICE_10.Q0   Loads: 3
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 222 paths, 6 nets, and 156 connections (98.11% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Tue Oct 29 23:32:30 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o testNCO_impl1.twr -gui -msgset C:/Users/alberto/Lattice/testNCO/promote.xml testNCO_impl1.ncd testNCO_impl1.prf 
Design file:     testnco_impl1.ncd
Preference file: testnco_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_clk" 120.000000 MHz (0 errors)</A></LI>            11 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "TX_NCO_c_9" 22.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "XIn_c" 8.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "TX_c" 22.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY PORT "XIn" 8.000000 MHz (0 errors)</A></LI>            211 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            11 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40C.CLK to     R11C40C.Q0 SLICE_10 (from osc_clk)
ROUTE         3     0.133     R11C40C.Q0 to     R11C40C.A0 TX_NCO_c_9
CTOF_DEL    ---     0.101     R11C40C.A0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i62  (to osc_clk +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     0.133     R11C40A.Q0 to     R11C40A.A0 phase_accum_62
CTOF_DEL    ---     0.101     R11C40A.A0 to     R11C40A.F0 SLICE_13
ROUTE         1     0.000     R11C40A.F0 to    R11C40A.DI0 ncoGen/phase_accum_63_N_3_62 (to osc_clk)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i61  (to osc_clk +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     0.133     R11C40D.Q1 to     R11C40D.A1 phase_accum_61
CTOF_DEL    ---     0.101     R11C40D.A1 to     R11C40D.F1 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F1 to    R11C40D.DI1 ncoGen/phase_accum_63_N_3_61 (to osc_clk)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_adc_9  (from osc_clk +)
   Destination:    FF         Data in        clk_adc_9  (to osc_clk +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 SLICE_11 (from osc_clk)
ROUTE        11     0.135      R2C19D.Q0 to      R2C19D.D0 clk_adc
CTOF_DEL    ---     0.101      R2C19D.D0 to      R2C19D.F0 SLICE_11
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 clk_adc_N_2 (to osc_clk)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to     R2C19D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to     R2C19D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               0.373ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay SLICE_13 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.386ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     0.139     R11C40A.Q0 to     R11C40C.C0 phase_accum_62
CTOF_DEL    ---     0.101     R11C40C.C0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    0.373   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay ncoGen/SLICE_12 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.395ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.148     R11C40D.Q0 to     R11C40C.D0 phase_accum_60
CTOF_DEL    ---     0.101     R11C40C.D0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i62  (to osc_clk +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay ncoGen/SLICE_12 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.395ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.148     R11C40D.Q0 to     R11C40A.D0 phase_accum_60
CTOF_DEL    ---     0.101     R11C40A.D0 to     R11C40A.F0 SLICE_13
ROUTE         1     0.000     R11C40A.F0 to    R11C40A.DI0 ncoGen/phase_accum_63_N_3_62 (to osc_clk)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i61  (to osc_clk +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.395ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.148     R11C40D.Q0 to     R11C40D.D1 phase_accum_60
CTOF_DEL    ---     0.101     R11C40D.D1 to     R11C40D.F1 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F1 to    R11C40D.DI1 ncoGen/phase_accum_63_N_3_61 (to osc_clk)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i60  (to osc_clk +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay ncoGen/SLICE_12 to ncoGen/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.395ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     0.148     R11C40D.Q0 to     R11C40D.D0 phase_accum_60
CTOF_DEL    ---     0.101     R11C40D.D0 to     R11C40D.F0 ncoGen/SLICE_12
ROUTE         1     0.000     R11C40D.F0 to    R11C40D.DI0 ncoGen/phase_accum_63_N_3_60 (to osc_clk)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        ncoGen/phase_accum_i63  (to osc_clk +)

   Delay:               0.464ns  (50.4% logic, 49.6% route), 2 logic levels.

 Constraint Details:

      0.464ns physical path delay ncoGen/SLICE_12 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.477ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     0.230     R11C40D.Q1 to     R11C40C.B0 phase_accum_61
CTOF_DEL    ---     0.101     R11C40C.B0 to     R11C40C.F0 SLICE_10
ROUTE         1     0.000     R11C40C.F0 to    R11C40C.DI0 ncoGen/phase_accum_63_N_3_63 (to osc_clk)
                  --------
                    0.464   (50.4% logic, 49.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.698     LPLL.CLKOP to    R11C40C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "TX_NCO_c_9" 22.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "TX_c" 22.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY PORT "XIn" 8.000000 MHz ;
            211 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i62  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_25  (to clk_adc +)

   Delay:               1.613ns  (8.2% logic, 91.8% route), 1 logic levels.

 Constraint Details:

      1.613ns physical path delay SLICE_13 to SLICE_5 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.506ns skew less
      0.000ns feedback compensation requirement (totaling 1.487ns) by 0.126ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40A.CLK to     R11C40A.Q0 SLICE_13 (from osc_clk)
ROUTE         3     1.480     R11C40A.Q0 to     R12C40D.M0 phase_accum_62 (to clk_adc)
                  --------
                    1.613   (8.2% logic, 91.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to    R11C40A.CLK osc_clk
                  --------
                    1.439   (33.5% logic, 66.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     1.352      R2C19D.Q0 to    R12C40D.CLK clk_adc
                  --------
                    2.945   (21.6% logic, 78.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i61  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_26  (to clk_adc +)

   Delay:               1.613ns  (8.2% logic, 91.8% route), 1 logic levels.

 Constraint Details:

      1.613ns physical path delay ncoGen/SLICE_12 to SLICE_9 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.506ns skew less
      0.000ns feedback compensation requirement (totaling 1.487ns) by 0.126ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q1 ncoGen/SLICE_12 (from osc_clk)
ROUTE         4     1.480     R11C40D.Q1 to     R11C40B.M1 phase_accum_61 (to clk_adc)
                  --------
                    1.613   (8.2% logic, 91.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.439   (33.5% logic, 66.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     1.352      R2C19D.Q0 to    R11C40B.CLK clk_adc
                  --------
                    2.945   (21.6% logic, 78.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i60  (from osc_clk +)
   Destination:    FF         Data in        SinCos1/FF_27  (to clk_adc +)

   Delay:               1.614ns  (8.2% logic, 91.8% route), 1 logic levels.

 Constraint Details:

      1.614ns physical path delay ncoGen/SLICE_12 to SinCos1/SLICE_3 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.506ns skew less
      0.000ns feedback compensation requirement (totaling 1.487ns) by 0.127ns

 Physical Path Details:

      Data path ncoGen/SLICE_12 to SinCos1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C40D.CLK to     R11C40D.Q0 ncoGen/SLICE_12 (from osc_clk)
ROUTE         5     1.481     R11C40D.Q0 to     R11C36D.M1 phase_accum_60 (to clk_adc)
                  --------
                    1.614   (8.2% logic, 91.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to ncoGen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to    R11C40D.CLK osc_clk
                  --------
                    1.439   (33.5% logic, 66.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SinCos1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          3.PAD to        3.PADDI XIn
ROUTE         1     0.259        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.698     LPLL.CLKOP to     R2C19D.CLK osc_clk
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_11
ROUTE        11     1.352      R2C19D.Q0 to    R11C36D.CLK clk_adc
                  --------
                    2.945   (21.6% logic, 78.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_31  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_0_1(ASIC)  (to clk_adc +)

   Delay:               0.545ns  (42.9% logic, 57.1% route), 2 logic levels.

 Constraint Details:

      0.545ns physical path delay SLICE_7 to SinCos1/triglut_1_0_0_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.439ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q1 SLICE_7 (from clk_adc)
ROUTE         3     0.138     R12C36C.Q1 to     R12C35B.D0 SinCos1/rom_addr0_r_2
CTOF_DEL    ---     0.101     R12C35B.D0 to     R12C35B.F0 SinCos1/SLICE_16
ROUTE         2     0.173     R12C35B.F0 to *R_R13C33.ADA5 SinCos1/rom_addr0_r_10 (to clk_adc)
                  --------
                    0.545   (42.9% logic, 57.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C33.CLKA clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_32  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_0_1(ASIC)  (to clk_adc +)

   Delay:               0.670ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.670ns physical path delay SLICE_7 to SinCos1/triglut_1_0_0_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.564ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q0 SLICE_7 (from clk_adc)
ROUTE         3     0.143     R12C36C.Q0 to     R12C36A.C0 SinCos1/rom_addr0_r_1
CTOF_DEL    ---     0.101     R12C36A.C0 to     R12C36A.F0 SinCos1/SLICE_15
ROUTE         2     0.293     R12C36A.F0 to *R_R13C33.ADA4 SinCos1/rom_addr0_r_9 (to clk_adc)
                  --------
                    0.670   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C33.CLKA clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_31  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_0_1(ASIC)  (to clk_adc +)

   Delay:               0.694ns  (33.7% logic, 66.3% route), 2 logic levels.

 Constraint Details:

      0.694ns physical path delay SLICE_7 to SinCos1/triglut_1_0_0_1 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.568ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q1 SLICE_7 (from clk_adc)
ROUTE         3     0.138     R12C36C.Q1 to     R12C35B.D1 SinCos1/rom_addr0_r_2
CTOF_DEL    ---     0.101     R12C35B.D1 to     R12C35B.F1 SinCos1/SLICE_16
ROUTE         2     0.322     R12C35B.F1 to *R_R13C33.ADB5 SinCos1/rom_addr0_r_n_10 (to clk_adc)
                  --------
                    0.694   (33.7% logic, 66.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C33.CLKB clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_32  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               0.692ns  (33.8% logic, 66.2% route), 2 logic levels.

 Constraint Details:

      0.692ns physical path delay SLICE_7 to SinCos1/triglut_1_0_1_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.586ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q0 SLICE_7 (from clk_adc)
ROUTE         3     0.143     R12C36C.Q0 to     R12C36A.C0 SinCos1/rom_addr0_r_1
CTOF_DEL    ---     0.101     R12C36A.C0 to     R12C36A.F0 SinCos1/SLICE_15
ROUTE         2     0.315     R12C36A.F0 to *R_R13C36.ADA4 SinCos1/rom_addr0_r_9 (to clk_adc)
                  --------
                    0.692   (33.8% logic, 66.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C36.CLKA clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.619ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_31  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_1_0(ASIC)  (to clk_adc +)

   Delay:               0.725ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      0.725ns physical path delay SLICE_7 to SinCos1/triglut_1_0_1_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.619ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q1 SLICE_7 (from clk_adc)
ROUTE         3     0.138     R12C36C.Q1 to     R12C35B.D0 SinCos1/rom_addr0_r_2
CTOF_DEL    ---     0.101     R12C35B.D0 to     R12C35B.F0 SinCos1/SLICE_16
ROUTE         2     0.353     R12C35B.F0 to *R_R13C36.ADA5 SinCos1/rom_addr0_r_10 (to clk_adc)
                  --------
                    0.725   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C36.CLKA clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_32  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_0_1(ASIC)  (to clk_adc +)

   Delay:               0.806ns  (29.0% logic, 71.0% route), 2 logic levels.

 Constraint Details:

      0.806ns physical path delay SLICE_7 to SinCos1/triglut_1_0_0_1 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.680ns

 Physical Path Details:

      Data path SLICE_7 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C36C.CLK to     R12C36C.Q0 SLICE_7 (from clk_adc)
ROUTE         3     0.143     R12C36C.Q0 to     R12C36A.C1 SinCos1/rom_addr0_r_1
CTOF_DEL    ---     0.101     R12C36A.C1 to     R12C36A.F1 SinCos1/SLICE_15
ROUTE         2     0.429     R12C36A.F1 to *R_R13C33.ADB4 SinCos1/rom_addr0_r_n_9 (to clk_adc)
                  --------
                    0.806   (29.0% logic, 71.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C36C.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C33.CLKB clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_25  (from clk_adc +)
   Destination:    DP8KC      Port           SinCos1/triglut_1_0_0_1(ASIC)  (to clk_adc +)

   Delay:               0.810ns  (28.9% logic, 71.1% route), 2 logic levels.

 Constraint Details:

      0.810ns physical path delay SLICE_5 to SinCos1/triglut_1_0_0_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.704ns

 Physical Path Details:

      Data path SLICE_5 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C40D.CLK to     R12C40D.Q0 SLICE_5 (from clk_adc)
ROUTE        16     0.403     R12C40D.Q0 to     R12C35B.C0 SinCos1/mx_ctrl_r
CTOF_DEL    ---     0.101     R12C35B.C0 to     R12C35B.F0 SinCos1/SLICE_16
ROUTE         2     0.173     R12C35B.F0 to *R_R13C33.ADA5 SinCos1/rom_addr0_r_10 (to clk_adc)
                  --------
                    0.810   (28.9% logic, 71.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_11 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.352      R2C19D.Q0 to    R12C40D.CLK clk_adc
                  --------
                    1.352   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_11 to SinCos1/triglut_1_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.406      R2C19D.Q0 to *R_R13C33.CLKA clk_adc
                  --------
                    1.406   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.380 ns|   2  
                                        |             |             |
FREQUENCY NET "TX_NCO_c_9" 22.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "TX_c" 22.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "XIn" 8.000000 MHz ;     |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 5
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

Clock Domain: clk_adc   Source: SLICE_11.Q0   Loads: 11
   Covered under: FREQUENCY PORT "XIn" 8.000000 MHz ;

   Data transfers from:
   Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "XIn" 8.000000 MHz ;   Transfers: 3

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: TX_c   Source: PLL2/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: TX_NCO_c_9   Source: SLICE_10.Q0   Loads: 3
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 222 paths, 6 nets, and 156 connections (98.11% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
