<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'loop_imperfect' consists of the following:&#xA;&#x9;'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)&#xA;&#x9;'add' operation ('add_ln104', loop_imperfect.c:104) [23]  (1.78 ns)&#xA;&#x9;'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.534+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.483ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.501+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.486+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.461+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.450+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.433+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.423+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('A_addr_write_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' and 'load' operation ('beta', loop_imperfect.c:102) on array 'A'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:14:45.391+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date         : Sun Jun 25 13:18:54 2023&#xA;| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : xc7k160t&#xA;| Design State : Physopt postRoute&#xA;-------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Design Analysis&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. Setup Path Characteristics 1-1&#xA;2. Logic Level Distribution&#xA;3. Placer Final Level Congestion Reporting&#xA;4. Initial Estimated Router Congestion Reporting&#xA;5. SLR Net Crossing Reporting&#xA;&#xA;&#xA;1. Setup Path Characteristics 1-1&#xA;---------------------------------&#xA;&#xA;&#xA;+---------------------------+---------------------------------------------+&#xA;|      Characteristics      |                   Path #1                   |&#xA;+---------------------------+---------------------------------------------+&#xA;| Requirement               |                                       4.000 |&#xA;| Path Delay                |                                       2.413 |&#xA;| Logic Delay               | 1.078(45%)                                  |&#xA;| Net Delay                 | 1.335(55%)                                  |&#xA;| Clock Skew                |                                      -0.034 |&#xA;| Slack                     |                                       1.035 |&#xA;| Clock Relationship        | Safely Timed                                |&#xA;| Logic Levels              |                                           4 |&#xA;| Routes                    |                                           0 |&#xA;| Logical Path              | DSP48E1 CARRY4 CARRY4 CARRY4 CARRY4 DSP48E1 |&#xA;| Start Point Clock         | ap_clk                                      |&#xA;| End Point Clock           | ap_clk                                      |&#xA;| DSP Block                 | Seq                                         |&#xA;| BRAM                      | None                                        |&#xA;| IO Crossings              |                                           0 |&#xA;| Config Crossings          |                                           0 |&#xA;| SLR Crossings             |                                           0 |&#xA;| PBlocks                   |                                           0 |&#xA;| High Fanout               |                                           1 |&#xA;| Dont Touch                |                                           0 |&#xA;| Mark Debug                |                                           0 |&#xA;| Start Point Pin Primitive | DSP48E1/CLK                                 |&#xA;| End Point Pin Primitive   | DSP48E1/B[13]                               |&#xA;| Start Point Pin           | buff2_reg/CLK                               |&#xA;| End Point Pin             | buff1_reg/B[13]                             |&#xA;+---------------------------+---------------------------------------------+&#xA;* Bounding box calculated as % of dimensions for the target device (308, 500)&#xA;&#xA;&#xA;&#xA;&#xA;2. Logic Level Distribution&#xA;---------------------------&#xA;&#xA;&#xA;+-----------------+-------------+-----+----+----+----+----+---+&#xA;| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 | 5 |&#xA;+-----------------+-------------+-----+----+----+----+----+---+&#xA;| ap_clk          | 4.000ns     | 482 | 85 | 39 | 37 | 16 | 1 |&#xA;+-----------------+-------------+-----+----+----+----+----+---+&#xA;* Columns represent the logic levels per end point clock&#xA;** Distribution is for top worst 660 paths&#xA;&#xA;&#xA;&#xA;&#xA;3. Placer Final Level Congestion Reporting&#xA;------------------------------------------&#xA;&#xA;&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;* No congestion windows are found above level 5&#xA;&#xA;&#xA;&#xA;&#xA;4. Initial Estimated Router Congestion Reporting&#xA;------------------------------------------------&#xA;&#xA;&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;&#xA;&#xA;&#xA;&#xA;5. SLR Net Crossing Reporting&#xA;-----------------------------&#xA;&#xA;&#xA;+------------+-----------------------------+&#xA;| Cell Names | Number of Nets crossing SLR |&#xA;+------------+-----------------------------+&#xA;* The current part is not an SSI device&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt&#xA; -I- design metrics completed in 0 seconds&#xA; -I- DONT_TOUCH metric completed in 0 seconds&#xA; -I- utilization metrics completed in 1 seconds&#xA; -I- control set metrics completed in 0 seconds&#xA; -I- methodology check metrics completed in 0 seconds&#xA; -I- average fanout metrics completed in 0 seconds (0 modules)&#xA; -I- non-FD high fanout nets completed in 0 seconds&#xA; -I- path budgeting metrics completed in 0 seconds&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.05%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.08%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 1.50%  | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 1.50%  | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 6      | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA; -I- Generated file /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt&#xA; -I- Number of criteria to review: 0&#xA; -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging&#xA; -I- report_failfast completed in 1 seconds&#xA;Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:&#xA;# ---------------------------------------------------------------------------------&#xA;# Created on Sun Jun 25 13:18:55 CEST 2023 with report_failfast (2019.08.23)&#xA;# ---------------------------------------------------------------------------------&#xA;&#xA;&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.05%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.08%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 1.50%  | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 1.50%  | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 6      | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;&#xA;&#xA;&#xA;&#xA;HLS: impl run complete: worst setup slack (WNS)=1.035097, worst hold slack (WHS)=0.093293, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0&#xA;HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0&#xA;HLS EXTRACTION: impl area_current: 49 51 166 9 0 0 0 0 0 0&#xA;HLS EXTRACTION: generated /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             proj_loop_imperfect&#xA;Solution:            solution1&#xA;Device target:       xc7k160t-fbg484-1&#xA;Report date:         Sun Jun 25 13:18:55 CEST 2023&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           49&#xA;LUT:             51&#xA;FF:             166&#xA;DSP:              9&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    4.000&#xA;CP achieved post-synthesis:    3.292&#xA;CP achieved post-implementation:    3.292&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:55.596+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:54.337+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:47.024+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 17c8b680c&#xA;&#xA;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2730.191 ; gain = 172.961 ; free physical = 2574 ; free virtual = 8293&#xA;Post Restoration Checksum: NetGraph: 81f68b21 NumContArr: fa94dceb Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 17c8b680c&#xA;&#xA;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2754.004 ; gain = 196.773 ; free physical = 2576 ; free virtual = 8295&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 17c8b680c&#xA;&#xA;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2754.004 ; gain = 196.773 ; free physical = 2571 ; free virtual = 8289&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 17c8b680c&#xA;&#xA;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2754.004 ; gain = 196.773 ; free physical = 2571 ; free virtual = 8289&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 17cb6a184&#xA;&#xA;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2754.004 ; gain = 196.773 ; free physical = 2568 ; free virtual = 8286" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:47.013+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.685+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.674+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.664+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.656+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.632+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.606+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.600+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.563+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.530+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.511+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.500+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.487+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.447+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.438+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.426+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.418+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.401+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.371+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.362+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.345+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.329+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.318+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.287+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.283+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.278+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.236+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.223+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.215+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.186+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.182+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.167+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.154+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.145+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.139+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.109+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.106+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.103+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.084+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.058+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.049+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:32.019+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:31.970+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:31.968+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:31.961+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:00.548+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2457.891 ; gain = 477.922 ; free physical = 4046 ; free virtual = 9763&#xA;Contents of report file './report/loop_imperfect_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;--------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date         : Sun Jun 25 13:18:00 2023&#xA;| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7k160t-fbg484&#xA;| Speed File   : -1  PRODUCTION 1.12 2017-02-17&#xA;--------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 44 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 58 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.048        0.000                      0                  660        0.196        0.000                      0                  660        0.708        0.000                       0                   175  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 2.000}        4.000           250.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.048        0.000                      0                  660        0.196        0.000                      0                  660        0.708        0.000                       0                   175  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.048ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        2.403ns  (logic 1.230ns (51.195%)  route 1.173ns (48.805%))&#xA;  Logic Levels:           8  (CARRY4=8)&#xA;  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) &#xA;    Source Clock Delay      (SCD):    0.672ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/Q&#xA;                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[4]&#xA;                         CARRY4 (Prop_carry4_S[3]_CO[3])&#xA;                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_4/CO[3]&#xA;                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_4_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_3/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_3_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_2/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_2_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_1/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_i_1_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xA;                                                      0.220     2.491 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[1]&#xA;                         net (fo=1, unplaced)         0.584     3.075    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[30]&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     4.000     4.000 r  &#xA;                                                      0.000     4.000 r  ap_clk (IN)&#xA;                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK&#xA;                         clock pessimism              0.000     4.638    &#xA;                         clock uncertainty           -0.035     4.603    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_B[13])&#xA;                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                          4.123    &#xA;                         arrival time                          -3.075    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.048    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.196ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/i_0_reg_68_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/i_reg_135_reg[0]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.280ns  (logic 0.170ns (60.802%)  route 0.110ns (39.198%))&#xA;  Logic Levels:           1  (LUT5=1)&#xA;  Clock Path Skew:        0.015ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.298ns&#xA;    Source Clock Delay      (SCD):    0.283ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_68_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.104     0.387 f  bd_0_i/hls_inst/inst/i_0_reg_68_reg[0]/Q&#xA;                         net (fo=3, unplaced)         0.110     0.497    bd_0_i/hls_inst/inst/i_0_reg_68_reg_n_1_[0]&#xA;                         LUT5 (Prop_lut5_I4_O)        0.066     0.563 r  bd_0_i/hls_inst/inst/i_reg_135[0]_i_1/O&#xA;                         net (fo=7, unplaced)         0.000     0.563    bd_0_i/hls_inst/inst/i_fu_85_p2[0]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_135_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_135_reg[0]/C&#xA;                         clock pessimism              0.000     0.298    &#xA;                         FDRE (Hold_fdre_C_D)         0.069     0.367    bd_0_i/hls_inst/inst/i_reg_135_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.367    &#xA;                         arrival time                           0.563    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.196    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 2.000 }&#xA;Period(ns):         4.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708                bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK&#xA;Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/A_addr_reg_145_reg[0]/C&#xA;High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/A_addr_reg_145_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:18:00.193+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:17:43.455+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.758 ; gain = 292.250 ; free physical = 3817 ; free virtual = 9537&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.758 ; gain = 315.250 ; free physical = 3697 ; free virtual = 9417&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.758 ; gain = 315.250 ; free physical = 3697 ; free virtual = 9417&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2107.773 ; gain = 324.266 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    58|&#xA;|2     |  bd_0_i |bd_0   |    58|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.648 ; gain = 339.141 ; free physical = 3696 ; free virtual = 9416&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2122.648 ; gain = 312.324 ; free physical = 3750 ; free virtual = 9470&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.656 ; gain = 339.141 ; free physical = 3751 ; free virtual = 9471" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:17:43.445+0200" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;FREQ_HZ=250000000.0 &#xA;Wrote  : &lt;/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;VHDL Output written to : /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xA;VHDL Output written to : /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xA;VHDL Output written to : /home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;Using BD top: bd_0_wrapper" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:16:25.458+0200" type="Warning"/>
        <logs message="WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-06-25T13:16:05.955+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
