// Seed: 733539806
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7
);
  parameter id_9 = 1'd0 & 1 & 1 * !1;
  wire id_10;
  real id_11, id_12;
  wire id_13;
  wire [1  ^  1 : -1] id_14, id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_2 = 32'd99,
    parameter id_7 = 32'd34
) (
    output wor id_0,
    input wand _id_1,
    output tri0 _id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire _id_7,
    input wand id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri id_13,
    output uwire id_14,
    output supply0 id_15,
    output uwire id_16,
    input wand id_17
);
  assign id_16 = id_1;
  wire [id_7 : -1] id_19;
  struct packed {
    logic ['b0 : !  -1  ==  id_1  *  -1  *  1] id_20;
    logic [id_2 : 1] id_21;
  } id_22;
  assign id_10 = id_22;
  module_0 modCall_1 (
      id_3,
      id_14,
      id_5,
      id_12,
      id_3,
      id_5,
      id_13,
      id_9
  );
endmodule
