// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..8], a=loada, b=loadb, c=loadc, d=loadd, e=loade, f=loadf, g=loadg, h=loadh);
    RAM64(in=in, load=loada, address=address[0..5], out=ra);
    RAM64(in=in, load=loadb, address=address[0..5], out=rb);
    RAM64(in=in, load=loadc, address=address[0..5], out=rc);
    RAM64(in=in, load=loadd, address=address[0..5], out=rd);
    RAM64(in=in, load=loade, address=address[0..5], out=re);
    RAM64(in=in, load=loadf, address=address[0..5], out=rf);
    RAM64(in=in, load=loadg, address=address[0..5], out=rg);
    RAM64(in=in, load=loadh, address=address[0..5], out=rh);
    Mux8Way16(a=ra, b=rb, c=rc, d=rd, e=re, f=rf, g=rg, h=rh, sel=address[6..8], out=out);
}