$date
	Sun Oct 23 06:22:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#331459
b1111 !
1"
#331462
b1111 &
b1111 %
1$
#331463
0"
#331466
b101110 &
b101110 %
#331470
b10111 &
b10111 %
#331474
b1000110 &
b1000110 %
#331478
b100011 &
b100011 %
#331482
b1101010 &
b1101010 %
#331486
b110101 &
b110101 %
#331490
b10100000 &
b10100000 %
#331494
b1010000 &
b1010000 %
#331498
b101000 &
b101000 %
#331502
b10100 &
b10100 %
#331506
b1010 &
b1010 %
#331510
b101 &
b101 %
#331514
b10000 &
b10000 %
#331518
b1000 &
b1000 %
#331522
b100 &
b100 %
#331526
b10 &
b10 %
#331530
b1 &
b1 %
1#
#331534
b0 &
0#
b0 %
0$
#1250372
b1110 !
1"
#1250374
b1110 &
b1110 %
1$
#1250375
0"
#1250378
b111 &
b111 %
#1250382
b10110 &
b10110 %
#1250386
b1011 &
b1011 %
#1250390
b100010 &
b100010 %
#1250394
b10001 &
b10001 %
#1250398
b110100 &
b110100 %
#1250402
b11010 &
b11010 %
#1250406
b1101 &
b1101 %
#1250410
b101000 &
b101000 %
#1250414
b10100 &
b10100 %
#1250418
b1010 &
b1010 %
#1250422
b101 &
b101 %
#1250426
b10000 &
b10000 %
#1250430
b1000 &
b1000 %
#1250434
b100 &
b100 %
#1250438
b10 &
b10 %
#1250442
b1 &
b1 %
1#
#1250446
b0 &
0#
b0 %
0$
#2318355
b1 !
1"
#2318358
b1 &
b1 %
1$
#2318359
0"
#2318362
1#
#2318366
b0 &
0#
b0 %
0$
#4500012
