#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561fd75b7bb0 .scope module, "tbbs" "tbbs" 2 3;
 .timescale 0 0;
v0x561fd7625e80_0 .net "clk", 0 0, v0x561fd76044b0_0;  1 drivers
v0x561fd7625f40_0 .net "data", 7 0, v0x561fd7624640_0;  1 drivers
v0x561fd7626050_0 .net "data_out0", 7 0, v0x561fd7625300_0;  1 drivers
v0x561fd7626140_0 .net "data_out1", 7 0, v0x561fd76254a0_0;  1 drivers
v0x561fd7626250_0 .net "data_out2", 7 0, v0x561fd7625670_0;  1 drivers
v0x561fd76263b0_0 .net "data_out3", 7 0, v0x561fd7625820_0;  1 drivers
v0x561fd76264c0_0 .net "reset", 0 0, v0x561fd7624b00_0;  1 drivers
v0x561fd76265b0_0 .net "valid", 0 0, v0x561fd7624bc0_0;  1 drivers
S_0x561fd75b7d30 .scope module, "bancopruebasBS" "bpbs" 2 9, 3 2 0, S_0x561fd75b7bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /INPUT 8 "data_out0"
    .port_info 5 /INPUT 8 "data_out1"
    .port_info 6 /INPUT 8 "data_out2"
    .port_info 7 /INPUT 8 "data_out3"
v0x561fd76044b0_0 .var "clk", 0 0;
v0x561fd7624640_0 .var "data", 7 0;
v0x561fd7624720_0 .net "data_out0", 7 0, v0x561fd7625300_0;  alias, 1 drivers
v0x561fd7624810_0 .net "data_out1", 7 0, v0x561fd76254a0_0;  alias, 1 drivers
v0x561fd76248f0_0 .net "data_out2", 7 0, v0x561fd7625670_0;  alias, 1 drivers
v0x561fd7624a20_0 .net "data_out3", 7 0, v0x561fd7625820_0;  alias, 1 drivers
v0x561fd7624b00_0 .var "reset", 0 0;
v0x561fd7624bc0_0 .var "valid", 0 0;
E_0x561fd7605ad0 .event posedge, v0x561fd76044b0_0;
S_0x561fd7624dd0 .scope module, "bytestrip" "bytestripingTX" 2 8, 4 2 0, S_0x561fd75b7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 8 "data_out0"
    .port_info 5 /OUTPUT 8 "data_out1"
    .port_info 6 /OUTPUT 8 "data_out2"
    .port_info 7 /OUTPUT 8 "data_out3"
v0x561fd7625170_0 .net "clk", 0 0, v0x561fd76044b0_0;  alias, 1 drivers
v0x561fd7625230_0 .net "data", 7 0, v0x561fd7624640_0;  alias, 1 drivers
v0x561fd7625300_0 .var "data_out0", 7 0;
v0x561fd7625400_0 .var "data_out0_next", 7 0;
v0x561fd76254a0_0 .var "data_out1", 7 0;
v0x561fd76255b0_0 .var "data_out1_next", 7 0;
v0x561fd7625670_0 .var "data_out2", 7 0;
v0x561fd7625760_0 .var "data_out2_next", 7 0;
v0x561fd7625820_0 .var "data_out3", 7 0;
v0x561fd76259a0_0 .var "data_out3_next", 7 0;
v0x561fd7625a60_0 .var "next_state", 3 0;
v0x561fd7625b40_0 .net "reset", 0 0, v0x561fd7624b00_0;  alias, 1 drivers
v0x561fd7625c10_0 .var "state", 3 0;
v0x561fd7625cd0_0 .net "valid", 0 0, v0x561fd7624bc0_0;  alias, 1 drivers
E_0x561fd7625090/0 .event edge, v0x561fd7624720_0, v0x561fd7624810_0, v0x561fd76248f0_0, v0x561fd7624a20_0;
E_0x561fd7625090/1 .event edge, v0x561fd7624bc0_0, v0x561fd7625c10_0, v0x561fd7624640_0;
E_0x561fd7625090 .event/or E_0x561fd7625090/0, E_0x561fd7625090/1;
E_0x561fd7625110/0 .event edge, v0x561fd7624b00_0;
E_0x561fd7625110/1 .event posedge, v0x561fd76044b0_0;
E_0x561fd7625110 .event/or E_0x561fd7625110/0, E_0x561fd7625110/1;
    .scope S_0x561fd7624dd0;
T_0 ;
    %wait E_0x561fd7625110;
    %load/vec4 v0x561fd7625b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561fd7625c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561fd7625a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561fd7625300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561fd76254a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561fd7625670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561fd7625820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561fd7625a60_0;
    %assign/vec4 v0x561fd7625c10_0, 0;
    %load/vec4 v0x561fd7625400_0;
    %assign/vec4 v0x561fd7625300_0, 0;
    %load/vec4 v0x561fd76255b0_0;
    %assign/vec4 v0x561fd76254a0_0, 0;
    %load/vec4 v0x561fd7625760_0;
    %assign/vec4 v0x561fd7625670_0, 0;
    %load/vec4 v0x561fd76259a0_0;
    %assign/vec4 v0x561fd7625820_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561fd7624dd0;
T_1 ;
    %wait E_0x561fd7625090;
    %load/vec4 v0x561fd7625300_0;
    %store/vec4 v0x561fd7625400_0, 0, 8;
    %load/vec4 v0x561fd76254a0_0;
    %store/vec4 v0x561fd76255b0_0, 0, 8;
    %load/vec4 v0x561fd7625670_0;
    %store/vec4 v0x561fd7625760_0, 0, 8;
    %load/vec4 v0x561fd7625820_0;
    %store/vec4 v0x561fd76259a0_0, 0, 8;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561fd7625c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561fd7625a60_0, 0, 4;
    %load/vec4 v0x561fd7625230_0;
    %store/vec4 v0x561fd7625400_0, 0, 8;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561fd7625a60_0, 0, 4;
    %load/vec4 v0x561fd7625230_0;
    %store/vec4 v0x561fd7625400_0, 0, 8;
T_1.10 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561fd7625a60_0, 0, 4;
    %load/vec4 v0x561fd7625230_0;
    %store/vec4 v0x561fd76255b0_0, 0, 8;
T_1.12 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561fd7625a60_0, 0, 4;
    %load/vec4 v0x561fd7625230_0;
    %store/vec4 v0x561fd7625760_0, 0, 8;
T_1.14 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x561fd7625cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561fd7625a60_0, 0, 4;
    %load/vec4 v0x561fd7625230_0;
    %store/vec4 v0x561fd76259a0_0, 0, 8;
T_1.16 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561fd75b7d30;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fd7624b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fd76044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fd7624bc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %delay 10, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd7624b00_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd7624bc0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %wait E_0x561fd7605ad0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x561fd7624640_0, 0;
    %end;
    .thread T_2;
    .scope S_0x561fd75b7d30;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x561fd76044b0_0;
    %inv;
    %store/vec4 v0x561fd76044b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561fd75b7bb0;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "prueba_Byte_StripingTX.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561fd75b7bb0 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 17 "$display", "FIN TestBench" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbbs.v";
    "./bpbs.v";
    "./byte_stripingTx.v";
