INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/Memory_RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_RW
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/make_imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module make_imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_write_choice
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/RISCV-CPU/RISCV_CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
