--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP_ADC_FPGA_V0.twx TOP_ADC_FPGA_V0.ncd -o
TOP_ADC_FPGA_V0.twr TOP_ADC_FPGA_V0.pcf -ucf DelayLineTDC.ucf

Design file:              TOP_ADC_FPGA_V0.ncd
Physical constraint file: TOP_ADC_FPGA_V0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<8>        |    2.407(R)|      SLOW  |   -0.979(R)|      FAST  |CLK_BUFGP         |   0.000|
D<9>        |    2.241(R)|      SLOW  |   -0.877(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<10>       |    3.282(R)|      SLOW  |   -1.447(R)|      FAST  |CLK_BUFGP         |   0.000|
D<11>       |    3.065(R)|      SLOW  |   -1.365(R)|      FAST  |CLK_BUFGP         |   0.000|
SCL         |    1.597(R)|      SLOW  |   -0.253(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDA         |    3.280(R)|      SLOW  |   -1.447(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK_ADC     |         9.672(R)|      SLOW  |         4.102(R)|      FAST  |CLK_BUFGP         |   0.000|
SDA         |        10.471(R)|      SLOW  |         4.360(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.099|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D<0>           |LED<0>         |   12.098|
D<1>           |LED<1>         |   11.203|
D<2>           |LED<2>         |   12.349|
D<3>           |LED<3>         |   11.774|
D<4>           |LED<4>         |   12.100|
D<5>           |LED<5>         |   12.207|
D<6>           |LED<6>         |   12.223|
D<7>           |LED<7>         |   12.520|
---------------+---------------+---------+


Analysis completed Mon Mar  2 21:41:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



