
*** Running vivado
    with args -log AES_Core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_Core.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AES_Core.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 459.637 ; gain = 181.910
Command: read_checkpoint -auto_incremental -incremental C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/utils_1/imports/synth_1/AES_Core.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/utils_1/imports/synth_1/AES_Core.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AES_Core -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.742 ; gain = 439.984
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'scan_1', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:91]
INFO: [Synth 8-11241] undeclared symbol 'scan_2', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:92]
INFO: [Synth 8-11241] undeclared symbol 'scan_3', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:93]
INFO: [Synth 8-11241] undeclared symbol 'scan_4', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:94]
INFO: [Synth 8-11241] undeclared symbol 'scan_5', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:95]
INFO: [Synth 8-11241] undeclared symbol 'scan_6', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:96]
INFO: [Synth 8-11241] undeclared symbol 'scan_7', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:97]
INFO: [Synth 8-11241] undeclared symbol 'scan_8', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:98]
INFO: [Synth 8-11241] undeclared symbol 'scan_9', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:99]
INFO: [Synth 8-11241] undeclared symbol 'scan_10', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:100]
INFO: [Synth 8-11241] undeclared symbol 'scan_11', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:101]
INFO: [Synth 8-11241] undeclared symbol 'scan_12', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:102]
INFO: [Synth 8-11241] undeclared symbol 'scan_13', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:103]
INFO: [Synth 8-11241] undeclared symbol 'scan_14', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:104]
INFO: [Synth 8-11241] undeclared symbol 'scan_15', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:105]
INFO: [Synth 8-11241] undeclared symbol 'scan_16', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:106]
INFO: [Synth 8-11241] undeclared symbol 'scan_17', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:107]
INFO: [Synth 8-11241] undeclared symbol 'scan_18', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:108]
INFO: [Synth 8-11241] undeclared symbol 'scan_19', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:109]
INFO: [Synth 8-11241] undeclared symbol 'scan_20', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:110]
INFO: [Synth 8-11241] undeclared symbol 'scan_21', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:111]
INFO: [Synth 8-11241] undeclared symbol 'scan_22', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:112]
INFO: [Synth 8-11241] undeclared symbol 'scan_23', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:113]
INFO: [Synth 8-11241] undeclared symbol 'scan_24', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:114]
INFO: [Synth 8-11241] undeclared symbol 'scan_25', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:115]
INFO: [Synth 8-11241] undeclared symbol 'scan_26', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:116]
INFO: [Synth 8-11241] undeclared symbol 'scan_27', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:117]
INFO: [Synth 8-11241] undeclared symbol 'scan_28', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:118]
INFO: [Synth 8-11241] undeclared symbol 'scan_29', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:119]
INFO: [Synth 8-11241] undeclared symbol 'scan_30', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:120]
INFO: [Synth 8-11241] undeclared symbol 'scan_31', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:121]
INFO: [Synth 8-11241] undeclared symbol 'scan_32', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:122]
INFO: [Synth 8-11241] undeclared symbol 'scan_33', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:123]
INFO: [Synth 8-11241] undeclared symbol 'scan_34', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:124]
INFO: [Synth 8-11241] undeclared symbol 'scan_35', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:125]
INFO: [Synth 8-11241] undeclared symbol 'scan_36', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:126]
INFO: [Synth 8-11241] undeclared symbol 'scan_37', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:127]
INFO: [Synth 8-11241] undeclared symbol 'scan_38', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:128]
INFO: [Synth 8-11241] undeclared symbol 'scan_39', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:129]
INFO: [Synth 8-11241] undeclared symbol 'scan_40', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:130]
INFO: [Synth 8-11241] undeclared symbol 'scan_41', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:131]
INFO: [Synth 8-11241] undeclared symbol 'scan_42', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:132]
INFO: [Synth 8-11241] undeclared symbol 'scan_43', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:133]
INFO: [Synth 8-11241] undeclared symbol 'scan_44', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:134]
INFO: [Synth 8-11241] undeclared symbol 'scan_45', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:135]
INFO: [Synth 8-11241] undeclared symbol 'scan_46', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:136]
INFO: [Synth 8-11241] undeclared symbol 'scan_47', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:137]
INFO: [Synth 8-11241] undeclared symbol 'scan_48', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:138]
INFO: [Synth 8-11241] undeclared symbol 'scan_49', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:139]
INFO: [Synth 8-11241] undeclared symbol 'scan_50', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:140]
INFO: [Synth 8-11241] undeclared symbol 'scan_51', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:141]
INFO: [Synth 8-11241] undeclared symbol 'scan_52', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:142]
INFO: [Synth 8-11241] undeclared symbol 'scan_53', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:143]
INFO: [Synth 8-11241] undeclared symbol 'scan_54', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:144]
INFO: [Synth 8-11241] undeclared symbol 'scan_55', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:145]
INFO: [Synth 8-11241] undeclared symbol 'scan_56', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:146]
INFO: [Synth 8-11241] undeclared symbol 'scan_57', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:147]
INFO: [Synth 8-11241] undeclared symbol 'scan_58', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:148]
INFO: [Synth 8-11241] undeclared symbol 'scan_59', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:149]
INFO: [Synth 8-11241] undeclared symbol 'scan_60', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:150]
INFO: [Synth 8-11241] undeclared symbol 'scan_61', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:151]
INFO: [Synth 8-11241] undeclared symbol 'scan_62', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:152]
INFO: [Synth 8-11241] undeclared symbol 'scan_63', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:153]
INFO: [Synth 8-11241] undeclared symbol 'scan_64', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:154]
INFO: [Synth 8-11241] undeclared symbol 'scan_65', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:155]
INFO: [Synth 8-11241] undeclared symbol 'scan_66', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:156]
INFO: [Synth 8-11241] undeclared symbol 'scan_67', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:157]
INFO: [Synth 8-11241] undeclared symbol 'scan_68', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:158]
INFO: [Synth 8-11241] undeclared symbol 'scan_69', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:159]
INFO: [Synth 8-11241] undeclared symbol 'scan_70', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:160]
INFO: [Synth 8-11241] undeclared symbol 'scan_71', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:161]
INFO: [Synth 8-11241] undeclared symbol 'scan_72', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:162]
INFO: [Synth 8-11241] undeclared symbol 'scan_73', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:163]
INFO: [Synth 8-11241] undeclared symbol 'scan_74', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:164]
INFO: [Synth 8-11241] undeclared symbol 'scan_75', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:165]
INFO: [Synth 8-11241] undeclared symbol 'scan_76', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:166]
INFO: [Synth 8-11241] undeclared symbol 'scan_77', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:167]
INFO: [Synth 8-11241] undeclared symbol 'scan_78', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:168]
INFO: [Synth 8-11241] undeclared symbol 'scan_79', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:169]
INFO: [Synth 8-11241] undeclared symbol 'scan_80', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:170]
INFO: [Synth 8-11241] undeclared symbol 'scan_81', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:171]
INFO: [Synth 8-11241] undeclared symbol 'scan_82', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:172]
INFO: [Synth 8-11241] undeclared symbol 'scan_83', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:173]
INFO: [Synth 8-11241] undeclared symbol 'scan_84', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:174]
INFO: [Synth 8-11241] undeclared symbol 'scan_85', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:175]
INFO: [Synth 8-11241] undeclared symbol 'scan_86', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:176]
INFO: [Synth 8-11241] undeclared symbol 'scan_87', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:177]
INFO: [Synth 8-11241] undeclared symbol 'scan_88', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:178]
INFO: [Synth 8-11241] undeclared symbol 'scan_89', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:179]
INFO: [Synth 8-11241] undeclared symbol 'scan_90', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:180]
INFO: [Synth 8-11241] undeclared symbol 'scan_91', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:181]
INFO: [Synth 8-11241] undeclared symbol 'scan_92', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:182]
INFO: [Synth 8-11241] undeclared symbol 'scan_93', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:183]
INFO: [Synth 8-11241] undeclared symbol 'scan_94', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:184]
INFO: [Synth 8-11241] undeclared symbol 'scan_95', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:185]
INFO: [Synth 8-11241] undeclared symbol 'scan_96', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:186]
INFO: [Synth 8-11241] undeclared symbol 'scan_97', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:187]
INFO: [Synth 8-11241] undeclared symbol 'scan_98', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:188]
INFO: [Synth 8-11241] undeclared symbol 'scan_99', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:189]
INFO: [Synth 8-11241] undeclared symbol 'scan_100', assumed default net type 'wire' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:190]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dbg0' is not allowed [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Core.v:40]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dbg1' is not allowed [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Core.v:40]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dbg2' is not allowed [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Core.v:40]
INFO: [Synth 8-6157] synthesizing module 'AES_Core' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Core.v:28]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:22]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_ENC' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:217]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_EncCore' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:166]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_SubBytesComp' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:120]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_SboxComp' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:90]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_GFinvComp' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_GFinvComp' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_SboxComp' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:90]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_SubBytesComp' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:120]
INFO: [Synth 8-6157] synthesizing module 'AES_Comp_MixColumns' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:133]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_MixColumns' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:194]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_EncCore' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:166]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp_ENC' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:217]
INFO: [Synth 8-6155] done synthesizing module 'AES_Comp' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Comp.v:22]
INFO: [Synth 8-6157] synthesizing module 'scan' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:83]
INFO: [Synth 8-6157] synthesizing module 'SCAN_IN_CELL' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SCAN_IN_CELL' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:22]
INFO: [Synth 8-6157] synthesizing module 'SCAN_OUT_CELL' [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:55]
INFO: [Synth 8-6155] done synthesizing module 'SCAN_OUT_CELL' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:55]
INFO: [Synth 8-6155] done synthesizing module 'scan' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/scanchain.v:83]
INFO: [Synth 8-6155] done synthesizing module 'AES_Core' (0#1) [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/sources_1/new/AES_Core.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.820 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.820 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.820 ; gain = 555.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1410.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/constrs_1/imports/AES_TestBench/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/constrs_1/imports/AES_TestBench/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.srcs/constrs_1/imports/AES_TestBench/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AES_Core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AES_Core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1500.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1500.797 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1500.797 ; gain = 645.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1500.797 ; gain = 645.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1500.797 ; gain = 645.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1500.797 ; gain = 645.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 20    
	   2 Input      8 Bit         XORs := 17    
	   2 Input      1 Bit         XORs := 980   
	   4 Input      1 Bit         XORs := 88    
	   3 Input      1 Bit         XORs := 380   
	   5 Input      1 Bit         XORs := 60    
+---Registers : 
	              128 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 662   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 5     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 133   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AES_Core    | scan/scan_ins_9/w1_reg | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    75|
|4     |LUT3   |   387|
|5     |LUT4   |   295|
|6     |LUT5   |   262|
|7     |LUT6   |   827|
|8     |MUXF7  |    46|
|9     |SRL16E |     1|
|10    |FDRE   |  1043|
|11    |FDSE   |     3|
|12    |IBUF   |    10|
|13    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1607.781 ; gain = 662.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.781 ; gain = 752.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1607.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1607.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 8918b1dd
INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1607.781 ; gain = 1144.148
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1607.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/manth/Github/ASICDesign2/AES_Emulation_FPGA/AES_Emulation_FPGA.runs/synth_1/AES_Core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_Core_utilization_synth.rpt -pb AES_Core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 13:13:39 2024...
