

================================================================
== Vitis HLS Report for 'fft_8pt'
================================================================
* Date:           Sat May 31 09:38:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_8pt_Pipeline_1_fu_82                 |fft_8pt_Pipeline_1                |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_fft_8pt_Pipeline_2_fu_90                 |fft_8pt_Pipeline_2                |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98   |fft_8pt_Pipeline_VITIS_LOOP_55_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_fft_8pt_Pipeline_4_fu_106                |fft_8pt_Pipeline_4                |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112  |fft_8pt_Pipeline_VITIS_LOOP_14_1  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122  |fft_8pt_Pipeline_VITIS_LOOP_20_1  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_bfs2_fu_130                              |bfs2                              |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        |grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140  |fft_8pt_Pipeline_VITIS_LOOP_36_1  |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152  |fft_8pt_Pipeline_VITIS_LOOP_72_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%buffer_M_value = alloca i64 1" [../../src/fft_8pt.cpp:49]   --->   Operation 18 'alloca' 'buffer_M_value' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%buffer_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:49]   --->   Operation 19 'alloca' 'buffer_M_value_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%temp1_M_value = alloca i64 1" [../../src/fft_8pt.cpp:50]   --->   Operation 20 'alloca' 'temp1_M_value' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%temp1_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:50]   --->   Operation 21 'alloca' 'temp1_M_value_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%reversed_buffer_M_value = alloca i64 1" [../../src/fft_8pt.cpp:62]   --->   Operation 22 'alloca' 'reversed_buffer_M_value' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%reversed_buffer_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:62]   --->   Operation 23 'alloca' 'reversed_buffer_M_value_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_1, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_2, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_1, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_2, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_55_1, i96 %in_stream, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_55_1, i96 %in_stream, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_4, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_4, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_14_1, i32 %buffer_M_value, i32 %buffer_M_value_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i3 %rev8"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_14_1, i32 %buffer_M_value, i32 %buffer_M_value_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i3 %rev8"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_20_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_20_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln67 = call void @bfs2, i32 %temp1_M_value, i32 %temp1_M_value_1, i32 %temp2_0, i32 %temp2_1" [../../src/fft_8pt.cpp:67]   --->   Operation 38 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln67 = call void @bfs2, i32 %temp1_M_value, i32 %temp1_M_value_1, i32 %temp2_0, i32 %temp2_1" [../../src/fft_8pt.cpp:67]   --->   Operation 39 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_36_1, i32 %temp2_0, i32 %temp2_1, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_36_1, i32 %temp2_0, i32 %temp2_1, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_72_2, i96 %out_stream, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 44 [1/2] (2.32ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_72_2, i96 %out_stream, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../../src/fft_8pt.cpp:42]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../../src/fft_8pt.cpp:42]   --->   Operation 46 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %in_stream"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %out_stream"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [../../src/fft_8pt.cpp:78]   --->   Operation 51 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rev8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ temp2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ FFT_output_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ FFT_output_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer_M_value            (alloca       ) [ 001111111000000000]
buffer_M_value_1          (alloca       ) [ 001111111000000000]
temp1_M_value             (alloca       ) [ 001111111111100000]
temp1_M_value_1           (alloca       ) [ 001111111111100000]
reversed_buffer_M_value   (alloca       ) [ 001111111110000000]
reversed_buffer_M_value_1 (alloca       ) [ 001111111110000000]
call_ln0                  (call         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
empty                     (wait         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
empty_15                  (wait         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
call_ln67                 (call         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
empty_16                  (wait         ) [ 000000000000000000]
call_ln0                  (call         ) [ 000000000000000000]
spectopmodule_ln42        (spectopmodule) [ 000000000000000000]
specinterface_ln42        (specinterface) [ 000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000]
ret_ln78                  (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rev8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_output_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_output_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_VITIS_LOOP_55_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_VITIS_LOOP_20_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bfs2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_VITIS_LOOP_36_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_8pt_Pipeline_VITIS_LOOP_72_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="buffer_M_value_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_M_value/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buffer_M_value_1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_M_value_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp1_M_value_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1_M_value/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp1_M_value_1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1_M_value_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reversed_buffer_M_value_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reversed_buffer_M_value/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="reversed_buffer_M_value_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reversed_buffer_M_value_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fft_8pt_Pipeline_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fft_8pt_Pipeline_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="96" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fft_8pt_Pipeline_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="3" slack="0"/>
<pin id="119" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_bfs2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="3" bw="32" slack="0"/>
<pin id="135" dir="0" index="4" bw="32" slack="0"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="96" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="58" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="62" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="66" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="70" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="152" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {15 16 }
	Port: temp2_0 | {11 12 }
	Port: temp2_1 | {11 12 }
	Port: FFT_output_0 | {13 14 }
	Port: FFT_output_1 | {13 14 }
 - Input state : 
	Port: fft_8pt : in_stream | {3 4 }
	Port: fft_8pt : rev8 | {7 8 }
	Port: fft_8pt : temp2_0 | {13 14 }
	Port: fft_8pt : temp2_1 | {13 14 }
	Port: fft_8pt : FFT_output_0 | {15 16 }
	Port: fft_8pt : FFT_output_1 | {15 16 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         grp_fft_8pt_Pipeline_1_fu_82        |    0    |    0    |    3    |    19   |
|          |         grp_fft_8pt_Pipeline_2_fu_90        |    0    |    0    |    3    |    19   |
|          |  grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98 |    0    |    0    |    4    |    22   |
|          |        grp_fft_8pt_Pipeline_4_fu_106        |    0    |    0    |    3    |    19   |
|   call   | grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112 |    0    |  4.764  |    78   |    49   |
|          | grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122 |    8    |  6.352  |   1221  |   1609  |
|          |               grp_bfs2_fu_130               |    12   |  28.584 |   1538  |   2116  |
|          | grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140 |    24   |  6.352  |   2461  |   3722  |
|          | grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152 |    0    |  3.176  |    11   |    49   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    44   |  49.228 |   5322  |   7624  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------+--------+--------+--------+--------+
|       FFT_output_0      |    0   |   64   |    4   |    0   |
|       FFT_output_1      |    0   |   64   |    4   |    0   |
|      buffer_M_value     |    0   |   32   |    4   |    0   |
|     buffer_M_value_1    |    0   |   32   |    4   |    0   |
|           rev8          |    0   |    3   |    1   |    -   |
| reversed_buffer_M_value |    0   |   64   |    4   |    0   |
|reversed_buffer_M_value_1|    0   |   64   |    4   |    0   |
|      temp1_M_value      |    0   |   64   |    4   |    0   |
|     temp1_M_value_1     |    0   |   64   |    4   |    0   |
|         temp2_0         |    0   |   64   |    4   |    0   |
|         temp2_1         |    0   |   64   |    4   |    0   |
+-------------------------+--------+--------+--------+--------+
|          Total          |    0   |   579  |   41   |    0   |
+-------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |   49   |  5322  |  7624  |    -   |
|   Memory  |    0   |    -   |    -   |   579  |   41   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   44   |   49   |  5901  |  7665  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
