{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401154803997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401154804035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 18:40:03 2014 " "Processing started: Mon May 26 18:40:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401154804035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401154804035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401154804036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1401154804626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Part4.v 1 1 " "Found 1 design units, including 1 entities, in source file Part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/Part4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401154804912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401154804912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/ALU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401154804915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401154804915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hex7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Hex7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex7Seg " "Found entity 1: Hex7Seg" {  } { { "Hex7Seg.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/Hex7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401154804929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401154804929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401154805100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:I1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:I1\"" {  } { { "Part4.v" "I1" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/Part4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401154805133 ""}
{ "Error" "EVRFX_VERI_EXPONENT_NOT_SUPPORTED_FOR_THE_OPERANDS" "either exponent or base must be a constant. ALU.v(31) " "Verilog HDL error at ALU.v(31): exponentiation is not supported for specified operands, either exponent or base must be a constant." {  } { { "ALU.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/ALU.v" 31 0 0 } }  } 0 10256 "Verilog HDL error at %2!s!: exponentiation is not supported for specified operands, %1!s!" 0 0 "Quartus II" 0 -1 1401154805135 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/ALU.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401154805136 "|Part4|ALU:I1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:I1 " "Can't elaborate user hierarchy \"ALU:I1\"" {  } { { "Part4.v" "I1" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/benf94 - Homework06/Part4/Part4.v" 31 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401154805137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401154805310 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 26 18:40:05 2014 " "Processing ended: Mon May 26 18:40:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401154805310 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401154805310 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401154805310 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401154805310 ""}
