
centos-preinstalled/df:     file format elf32-littlearm


Disassembly of section .init:

00011738 <.init>:
   11738:	push	{r3, lr}
   1173c:	bl	13678 <__assert_fail@plt+0x1a88>
   11740:	pop	{r3, pc}

Disassembly of section .plt:

00011744 <fdopen@plt-0x14>:
   11744:	push	{lr}		; (str lr, [sp, #-4]!)
   11748:	ldr	lr, [pc, #4]	; 11754 <fdopen@plt-0x4>
   1174c:	add	lr, pc, lr
   11750:	ldr	pc, [lr, #8]!
   11754:	andeq	r3, r2, ip, lsr #17

00011758 <fdopen@plt>:
   11758:	add	ip, pc, #0, 12
   1175c:	add	ip, ip, #143360	; 0x23000
   11760:	ldr	pc, [ip, #2220]!	; 0x8ac

00011764 <calloc@plt>:
   11764:	add	ip, pc, #0, 12
   11768:	add	ip, ip, #143360	; 0x23000
   1176c:	ldr	pc, [ip, #2212]!	; 0x8a4

00011770 <fputs_unlocked@plt>:
   11770:	add	ip, pc, #0, 12
   11774:	add	ip, ip, #143360	; 0x23000
   11778:	ldr	pc, [ip, #2204]!	; 0x89c

0001177c <strstr@plt>:
   1177c:	add	ip, pc, #0, 12
   11780:	add	ip, ip, #143360	; 0x23000
   11784:	ldr	pc, [ip, #2196]!	; 0x894

00011788 <raise@plt>:
   11788:	add	ip, pc, #0, 12
   1178c:	add	ip, ip, #143360	; 0x23000
   11790:	ldr	pc, [ip, #2188]!	; 0x88c

00011794 <strverscmp@plt>:
   11794:	add	ip, pc, #0, 12
   11798:	add	ip, ip, #143360	; 0x23000
   1179c:	ldr	pc, [ip, #2180]!	; 0x884

000117a0 <__getdelim@plt>:
   117a0:	add	ip, pc, #0, 12
   117a4:	add	ip, ip, #143360	; 0x23000
   117a8:	ldr	pc, [ip, #2172]!	; 0x87c

000117ac <iconv_close@plt>:
   117ac:	add	ip, pc, #0, 12
   117b0:	add	ip, ip, #143360	; 0x23000
   117b4:	ldr	pc, [ip, #2164]!	; 0x874

000117b8 <iconv@plt>:
   117b8:	add	ip, pc, #0, 12
   117bc:	add	ip, ip, #143360	; 0x23000
   117c0:	ldr	pc, [ip, #2156]!	; 0x86c

000117c4 <strcmp@plt>:
   117c4:	add	ip, pc, #0, 12
   117c8:	add	ip, ip, #143360	; 0x23000
   117cc:	ldr	pc, [ip, #2148]!	; 0x864

000117d0 <fflush@plt>:
   117d0:	add	ip, pc, #0, 12
   117d4:	add	ip, ip, #143360	; 0x23000
   117d8:	ldr	pc, [ip, #2140]!	; 0x85c

000117dc <wcwidth@plt>:
   117dc:	add	ip, pc, #0, 12
   117e0:	add	ip, ip, #143360	; 0x23000
   117e4:	ldr	pc, [ip, #2132]!	; 0x854

000117e8 <memmove@plt>:
   117e8:	add	ip, pc, #0, 12
   117ec:	add	ip, ip, #143360	; 0x23000
   117f0:	ldr	pc, [ip, #2124]!	; 0x84c

000117f4 <free@plt>:
   117f4:	add	ip, pc, #0, 12
   117f8:	add	ip, ip, #143360	; 0x23000
   117fc:	ldr	pc, [ip, #2116]!	; 0x844

00011800 <_exit@plt>:
   11800:	add	ip, pc, #0, 12
   11804:	add	ip, ip, #143360	; 0x23000
   11808:	ldr	pc, [ip, #2108]!	; 0x83c

0001180c <memcpy@plt>:
   1180c:	add	ip, pc, #0, 12
   11810:	add	ip, ip, #143360	; 0x23000
   11814:	ldr	pc, [ip, #2100]!	; 0x834

00011818 <__strtoull_internal@plt>:
   11818:	add	ip, pc, #0, 12
   1181c:	add	ip, ip, #143360	; 0x23000
   11820:	ldr	pc, [ip, #2092]!	; 0x82c

00011824 <mbsinit@plt>:
   11824:	add	ip, pc, #0, 12
   11828:	add	ip, ip, #143360	; 0x23000
   1182c:	ldr	pc, [ip, #2084]!	; 0x824

00011830 <memcmp@plt>:
   11830:	add	ip, pc, #0, 12
   11834:	add	ip, ip, #143360	; 0x23000
   11838:	ldr	pc, [ip, #2076]!	; 0x81c

0001183c <uname@plt>:
   1183c:	add	ip, pc, #0, 12
   11840:	add	ip, ip, #143360	; 0x23000
   11844:	ldr	pc, [ip, #2068]!	; 0x814

00011848 <dcgettext@plt>:
   11848:	add	ip, pc, #0, 12
   1184c:	add	ip, ip, #143360	; 0x23000
   11850:	ldr	pc, [ip, #2060]!	; 0x80c

00011854 <__stack_chk_fail@plt>:
   11854:	add	ip, pc, #0, 12
   11858:	add	ip, ip, #143360	; 0x23000
   1185c:	ldr	pc, [ip, #2052]!	; 0x804

00011860 <realloc@plt>:
   11860:	add	ip, pc, #0, 12
   11864:	add	ip, ip, #143360	; 0x23000
   11868:	ldr	pc, [ip, #2044]!	; 0x7fc

0001186c <textdomain@plt>:
   1186c:	add	ip, pc, #0, 12
   11870:	add	ip, ip, #143360	; 0x23000
   11874:	ldr	pc, [ip, #2036]!	; 0x7f4

00011878 <iswcntrl@plt>:
   11878:	add	ip, pc, #0, 12
   1187c:	add	ip, ip, #143360	; 0x23000
   11880:	ldr	pc, [ip, #2028]!	; 0x7ec

00011884 <chdir@plt>:
   11884:	add	ip, pc, #0, 12
   11888:	add	ip, ip, #143360	; 0x23000
   1188c:	ldr	pc, [ip, #2020]!	; 0x7e4

00011890 <__rawmemchr@plt>:
   11890:	add	ip, pc, #0, 12
   11894:	add	ip, ip, #143360	; 0x23000
   11898:	ldr	pc, [ip, #2012]!	; 0x7dc

0001189c <iswprint@plt>:
   1189c:	add	ip, pc, #0, 12
   118a0:	add	ip, ip, #143360	; 0x23000
   118a4:	ldr	pc, [ip, #2004]!	; 0x7d4

000118a8 <__fxstat64@plt>:
   118a8:	add	ip, pc, #0, 12
   118ac:	add	ip, ip, #143360	; 0x23000
   118b0:	ldr	pc, [ip, #1996]!	; 0x7cc

000118b4 <readlink@plt>:
   118b4:	add	ip, pc, #0, 12
   118b8:	add	ip, ip, #143360	; 0x23000
   118bc:	ldr	pc, [ip, #1988]!	; 0x7c4

000118c0 <__memcpy_chk@plt>:
   118c0:	add	ip, pc, #0, 12
   118c4:	add	ip, ip, #143360	; 0x23000
   118c8:	ldr	pc, [ip, #1980]!	; 0x7bc

000118cc <fwrite@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #143360	; 0x23000
   118d4:	ldr	pc, [ip, #1972]!	; 0x7b4

000118d8 <lseek64@plt>:
   118d8:	add	ip, pc, #0, 12
   118dc:	add	ip, ip, #143360	; 0x23000
   118e0:	ldr	pc, [ip, #1964]!	; 0x7ac

000118e4 <__ctype_get_mb_cur_max@plt>:
   118e4:	add	ip, pc, #0, 12
   118e8:	add	ip, ip, #143360	; 0x23000
   118ec:	ldr	pc, [ip, #1956]!	; 0x7a4

000118f0 <strcpy@plt>:
   118f0:	add	ip, pc, #0, 12
   118f4:	add	ip, ip, #143360	; 0x23000
   118f8:	ldr	pc, [ip, #1948]!	; 0x79c

000118fc <__fpending@plt>:
   118fc:	add	ip, pc, #0, 12
   11900:	add	ip, ip, #143360	; 0x23000
   11904:	ldr	pc, [ip, #1940]!	; 0x794

00011908 <mbrtowc@plt>:
   11908:	add	ip, pc, #0, 12
   1190c:	add	ip, ip, #143360	; 0x23000
   11910:	ldr	pc, [ip, #1932]!	; 0x78c

00011914 <wcstombs@plt>:
   11914:	add	ip, pc, #0, 12
   11918:	add	ip, ip, #143360	; 0x23000
   1191c:	ldr	pc, [ip, #1924]!	; 0x784

00011920 <error@plt>:
   11920:	add	ip, pc, #0, 12
   11924:	add	ip, ip, #143360	; 0x23000
   11928:	ldr	pc, [ip, #1916]!	; 0x77c

0001192c <getmntent@plt>:
   1192c:	add	ip, pc, #0, 12
   11930:	add	ip, ip, #143360	; 0x23000
   11934:	ldr	pc, [ip, #1908]!	; 0x774

00011938 <open64@plt>:
   11938:	add	ip, pc, #0, 12
   1193c:	add	ip, ip, #143360	; 0x23000
   11940:	ldr	pc, [ip, #1900]!	; 0x76c

00011944 <getenv@plt>:
   11944:	add	ip, pc, #0, 12
   11948:	add	ip, ip, #143360	; 0x23000
   1194c:	ldr	pc, [ip, #1892]!	; 0x764

00011950 <malloc@plt>:
   11950:	add	ip, pc, #0, 12
   11954:	add	ip, ip, #143360	; 0x23000
   11958:	ldr	pc, [ip, #1884]!	; 0x75c

0001195c <iconv_open@plt>:
   1195c:	add	ip, pc, #0, 12
   11960:	add	ip, ip, #143360	; 0x23000
   11964:	ldr	pc, [ip, #1876]!	; 0x754

00011968 <__libc_start_main@plt>:
   11968:	add	ip, pc, #0, 12
   1196c:	add	ip, ip, #143360	; 0x23000
   11970:	ldr	pc, [ip, #1868]!	; 0x74c

00011974 <__freading@plt>:
   11974:	add	ip, pc, #0, 12
   11978:	add	ip, ip, #143360	; 0x23000
   1197c:	ldr	pc, [ip, #1860]!	; 0x744

00011980 <__gmon_start__@plt>:
   11980:	add	ip, pc, #0, 12
   11984:	add	ip, ip, #143360	; 0x23000
   11988:	ldr	pc, [ip, #1852]!	; 0x73c

0001198c <mempcpy@plt>:
   1198c:	add	ip, pc, #0, 12
   11990:	add	ip, ip, #143360	; 0x23000
   11994:	ldr	pc, [ip, #1844]!	; 0x734

00011998 <getopt_long@plt>:
   11998:	add	ip, pc, #0, 12
   1199c:	add	ip, ip, #143360	; 0x23000
   119a0:	ldr	pc, [ip, #1836]!	; 0x72c

000119a4 <__ctype_b_loc@plt>:
   119a4:	add	ip, pc, #0, 12
   119a8:	add	ip, ip, #143360	; 0x23000
   119ac:	ldr	pc, [ip, #1828]!	; 0x724

000119b0 <getcwd@plt>:
   119b0:	add	ip, pc, #0, 12
   119b4:	add	ip, ip, #143360	; 0x23000
   119b8:	ldr	pc, [ip, #1820]!	; 0x71c

000119bc <exit@plt>:
   119bc:	add	ip, pc, #0, 12
   119c0:	add	ip, ip, #143360	; 0x23000
   119c4:	ldr	pc, [ip, #1812]!	; 0x714

000119c8 <iswspace@plt>:
   119c8:	add	ip, pc, #0, 12
   119cc:	add	ip, ip, #143360	; 0x23000
   119d0:	ldr	pc, [ip, #1804]!	; 0x70c

000119d4 <strlen@plt>:
   119d4:	add	ip, pc, #0, 12
   119d8:	add	ip, ip, #143360	; 0x23000
   119dc:	ldr	pc, [ip, #1796]!	; 0x704

000119e0 <strchr@plt>:
   119e0:	add	ip, pc, #0, 12
   119e4:	add	ip, ip, #143360	; 0x23000
   119e8:	ldr	pc, [ip, #1788]!	; 0x6fc

000119ec <openat64@plt>:
   119ec:	add	ip, pc, #0, 12
   119f0:	add	ip, ip, #143360	; 0x23000
   119f4:	ldr	pc, [ip, #1780]!	; 0x6f4

000119f8 <memrchr@plt>:
   119f8:	add	ip, pc, #0, 12
   119fc:	add	ip, ip, #143360	; 0x23000
   11a00:	ldr	pc, [ip, #1772]!	; 0x6ec

00011a04 <ungetc@plt>:
   11a04:	add	ip, pc, #0, 12
   11a08:	add	ip, ip, #143360	; 0x23000
   11a0c:	ldr	pc, [ip, #1764]!	; 0x6e4

00011a10 <fcntl@plt>:
   11a10:	add	ip, pc, #0, 12
   11a14:	add	ip, ip, #143360	; 0x23000
   11a18:	ldr	pc, [ip, #1756]!	; 0x6dc

00011a1c <__errno_location@plt>:
   11a1c:	add	ip, pc, #0, 12
   11a20:	add	ip, ip, #143360	; 0x23000
   11a24:	ldr	pc, [ip, #1748]!	; 0x6d4

00011a28 <iswalnum@plt>:
   11a28:	add	ip, pc, #0, 12
   11a2c:	add	ip, ip, #143360	; 0x23000
   11a30:	ldr	pc, [ip, #1740]!	; 0x6cc

00011a34 <__sprintf_chk@plt>:
   11a34:	add	ip, pc, #0, 12
   11a38:	add	ip, ip, #143360	; 0x23000
   11a3c:	ldr	pc, [ip, #1732]!	; 0x6c4

00011a40 <__cxa_atexit@plt>:
   11a40:	add	ip, pc, #0, 12
   11a44:	add	ip, ip, #143360	; 0x23000
   11a48:	ldr	pc, [ip, #1724]!	; 0x6bc

00011a4c <__strdup@plt>:
   11a4c:	add	ip, pc, #0, 12
   11a50:	add	ip, ip, #143360	; 0x23000
   11a54:	ldr	pc, [ip, #1716]!	; 0x6b4

00011a58 <memset@plt>:
   11a58:	add	ip, pc, #0, 12
   11a5c:	add	ip, ip, #143360	; 0x23000
   11a60:	ldr	pc, [ip, #1708]!	; 0x6ac

00011a64 <fscanf@plt>:
   11a64:	add	ip, pc, #0, 12
   11a68:	add	ip, ip, #143360	; 0x23000
   11a6c:	ldr	pc, [ip, #1700]!	; 0x6a4

00011a70 <__printf_chk@plt>:
   11a70:	add	ip, pc, #0, 12
   11a74:	add	ip, ip, #143360	; 0x23000
   11a78:	ldr	pc, [ip, #1692]!	; 0x69c

00011a7c <statvfs64@plt>:
   11a7c:	add	ip, pc, #0, 12
   11a80:	add	ip, ip, #143360	; 0x23000
   11a84:	ldr	pc, [ip, #1684]!	; 0x694

00011a88 <fileno@plt>:
   11a88:	add	ip, pc, #0, 12
   11a8c:	add	ip, ip, #143360	; 0x23000
   11a90:	ldr	pc, [ip, #1676]!	; 0x68c

00011a94 <__fprintf_chk@plt>:
   11a94:	add	ip, pc, #0, 12
   11a98:	add	ip, ip, #143360	; 0x23000
   11a9c:	ldr	pc, [ip, #1668]!	; 0x684

00011aa0 <memchr@plt>:
   11aa0:	add	ip, pc, #0, 12
   11aa4:	add	ip, ip, #143360	; 0x23000
   11aa8:	ldr	pc, [ip, #1660]!	; 0x67c

00011aac <fclose@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #143360	; 0x23000
   11ab4:	ldr	pc, [ip, #1652]!	; 0x674

00011ab8 <strnlen@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #143360	; 0x23000
   11ac0:	ldr	pc, [ip, #1644]!	; 0x66c

00011ac4 <fseeko64@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #143360	; 0x23000
   11acc:	ldr	pc, [ip, #1636]!	; 0x664

00011ad0 <endmntent@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #143360	; 0x23000
   11ad8:	ldr	pc, [ip, #1628]!	; 0x65c

00011adc <__uflow@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #143360	; 0x23000
   11ae4:	ldr	pc, [ip, #1620]!	; 0x654

00011ae8 <__overflow@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #143360	; 0x23000
   11af0:	ldr	pc, [ip, #1612]!	; 0x64c

00011af4 <setlocale@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #143360	; 0x23000
   11afc:	ldr	pc, [ip, #1604]!	; 0x644

00011b00 <wcswidth@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #143360	; 0x23000
   11b08:	ldr	pc, [ip, #1596]!	; 0x63c

00011b0c <strrchr@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #143360	; 0x23000
   11b14:	ldr	pc, [ip, #1588]!	; 0x634

00011b18 <statfs64@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #143360	; 0x23000
   11b20:	ldr	pc, [ip, #1580]!	; 0x62c

00011b24 <nl_langinfo@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #143360	; 0x23000
   11b2c:	ldr	pc, [ip, #1572]!	; 0x624

00011b30 <sscanf@plt>:
   11b30:	add	ip, pc, #0, 12
   11b34:	add	ip, ip, #143360	; 0x23000
   11b38:	ldr	pc, [ip, #1564]!	; 0x61c

00011b3c <localeconv@plt>:
   11b3c:	add	ip, pc, #0, 12
   11b40:	add	ip, ip, #143360	; 0x23000
   11b44:	ldr	pc, [ip, #1556]!	; 0x614

00011b48 <mbstowcs@plt>:
   11b48:	add	ip, pc, #0, 12
   11b4c:	add	ip, ip, #143360	; 0x23000
   11b50:	ldr	pc, [ip, #1548]!	; 0x60c

00011b54 <fchdir@plt>:
   11b54:	add	ip, pc, #0, 12
   11b58:	add	ip, ip, #143360	; 0x23000
   11b5c:	ldr	pc, [ip, #1540]!	; 0x604

00011b60 <canonicalize_file_name@plt>:
   11b60:	add	ip, pc, #0, 12
   11b64:	add	ip, ip, #143360	; 0x23000
   11b68:	ldr	pc, [ip, #1532]!	; 0x5fc

00011b6c <fopen64@plt>:
   11b6c:	add	ip, pc, #0, 12
   11b70:	add	ip, ip, #143360	; 0x23000
   11b74:	ldr	pc, [ip, #1524]!	; 0x5f4

00011b78 <setmntent@plt>:
   11b78:	add	ip, pc, #0, 12
   11b7c:	add	ip, ip, #143360	; 0x23000
   11b80:	ldr	pc, [ip, #1516]!	; 0x5ec

00011b84 <bindtextdomain@plt>:
   11b84:	add	ip, pc, #0, 12
   11b88:	add	ip, ip, #143360	; 0x23000
   11b8c:	ldr	pc, [ip, #1508]!	; 0x5e4

00011b90 <sync@plt>:
   11b90:	add	ip, pc, #0, 12
   11b94:	add	ip, ip, #143360	; 0x23000
   11b98:	ldr	pc, [ip, #1500]!	; 0x5dc

00011b9c <__xstat64@plt>:
   11b9c:	add	ip, pc, #0, 12
   11ba0:	add	ip, ip, #143360	; 0x23000
   11ba4:	ldr	pc, [ip, #1492]!	; 0x5d4

00011ba8 <strncmp@plt>:
   11ba8:	add	ip, pc, #0, 12
   11bac:	add	ip, ip, #143360	; 0x23000
   11bb0:	ldr	pc, [ip, #1484]!	; 0x5cc

00011bb4 <abort@plt>:
   11bb4:	add	ip, pc, #0, 12
   11bb8:	add	ip, ip, #143360	; 0x23000
   11bbc:	ldr	pc, [ip, #1476]!	; 0x5c4

00011bc0 <close@plt>:
   11bc0:	add	ip, pc, #0, 12
   11bc4:	add	ip, ip, #143360	; 0x23000
   11bc8:	ldr	pc, [ip, #1468]!	; 0x5bc

00011bcc <__lxstat64@plt>:
   11bcc:	add	ip, pc, #0, 12
   11bd0:	add	ip, ip, #143360	; 0x23000
   11bd4:	ldr	pc, [ip, #1460]!	; 0x5b4

00011bd8 <__snprintf_chk@plt>:
   11bd8:	add	ip, pc, #0, 12
   11bdc:	add	ip, ip, #143360	; 0x23000
   11be0:	ldr	pc, [ip, #1452]!	; 0x5ac

00011be4 <strspn@plt>:
   11be4:	add	ip, pc, #0, 12
   11be8:	add	ip, ip, #143360	; 0x23000
   11bec:	ldr	pc, [ip, #1444]!	; 0x5a4

00011bf0 <__assert_fail@plt>:
   11bf0:	add	ip, pc, #0, 12
   11bf4:	add	ip, ip, #143360	; 0x23000
   11bf8:	ldr	pc, [ip, #1436]!	; 0x59c

Disassembly of section .text:

00011c00 <close_stdout@@Base-0x3cbc>:
   11c00:	ldr	ip, [pc, #4072]	; 12bf0 <__assert_fail@plt+0x1000>
   11c04:	ldr	r3, [pc, #4072]	; 12bf4 <__assert_fail@plt+0x1004>
   11c08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c0c:	add	ip, pc, ip
   11c10:	sub	sp, sp, #228	; 0xe4
   11c14:	ldr	r5, [pc, #4060]	; 12bf8 <__assert_fail@plt+0x1008>
   11c18:	mov	r8, r1
   11c1c:	ldr	r9, [pc, #4056]	; 12bfc <__assert_fail@plt+0x100c>
   11c20:	str	ip, [sp, #40]	; 0x28
   11c24:	add	r5, pc, r5
   11c28:	str	r0, [sp, #36]	; 0x24
   11c2c:	add	r9, pc, r9
   11c30:	ldr	r3, [ip, r3]
   11c34:	mov	r4, #0
   11c38:	ldr	ip, [pc, #4032]	; 12c00 <__assert_fail@plt+0x1010>
   11c3c:	add	fp, sp, #112	; 0x70
   11c40:	ldr	r0, [r1]
   11c44:	mov	sl, r4
   11c48:	ldr	r3, [r3]
   11c4c:	add	ip, pc, ip
   11c50:	str	ip, [sp, #44]	; 0x2c
   11c54:	add	ip, r5, #20
   11c58:	str	ip, [sp, #56]	; 0x38
   11c5c:	str	r3, [sp, #220]	; 0xdc
   11c60:	bl	180fc <triple_free@@Base+0x1318>
   11c64:	ldr	r1, [pc, #3992]	; 12c04 <__assert_fail@plt+0x1014>
   11c68:	mov	r0, #6
   11c6c:	ldr	r7, [pc, #3988]	; 12c08 <__assert_fail@plt+0x1018>
   11c70:	add	r1, pc, r1
   11c74:	ldr	r6, [pc, #3984]	; 12c0c <__assert_fail@plt+0x101c>
   11c78:	bl	11af4 <setlocale@plt>
   11c7c:	ldr	r1, [pc, #3980]	; 12c10 <__assert_fail@plt+0x1020>
   11c80:	mov	r0, r9
   11c84:	add	r7, pc, r7
   11c88:	add	r1, pc, r1
   11c8c:	add	r6, pc, r6
   11c90:	bl	11b84 <bindtextdomain@plt>
   11c94:	mov	r0, r9
   11c98:	bl	1186c <textdomain@plt>
   11c9c:	ldr	r3, [pc, #3952]	; 12c14 <__assert_fail@plt+0x1024>
   11ca0:	ldr	ip, [sp, #40]	; 0x28
   11ca4:	ldr	r9, [pc, #3948]	; 12c18 <__assert_fail@plt+0x1028>
   11ca8:	ldr	r0, [ip, r3]
   11cac:	add	r9, pc, r9
   11cb0:	bl	229dc <triple_free@@Base+0xbbf8>
   11cb4:	ldr	r1, [pc, #3936]	; 12c1c <__assert_fail@plt+0x102c>
   11cb8:	mvn	r3, #0
   11cbc:	mov	r2, #1
   11cc0:	add	r1, pc, r1
   11cc4:	mov	r0, r4
   11cc8:	str	r3, [r1, #20]
   11ccc:	mov	r3, #0
   11cd0:	str	r4, [r1]
   11cd4:	strd	r2, [r1, #64]	; 0x40
   11cd8:	mov	r2, #5
   11cdc:	str	r4, [r1, #4]
   11ce0:	strb	r4, [r1, #49]	; 0x31
   11ce4:	strb	r4, [r1, #50]	; 0x32
   11ce8:	strb	r4, [r1, #120]	; 0x78
   11cec:	strb	r4, [r1, #60]	; 0x3c
   11cf0:	str	r4, [r1, #52]	; 0x34
   11cf4:	strb	r4, [r1, #61]	; 0x3d
   11cf8:	ldr	r1, [pc, #3872]	; 12c20 <__assert_fail@plt+0x1030>
   11cfc:	add	r1, pc, r1
   11d00:	bl	11848 <dcgettext@plt>
   11d04:	str	r0, [sp, #48]	; 0x30
   11d08:	ldr	r4, [pc, #3860]	; 12c24 <__assert_fail@plt+0x1034>
   11d0c:	mov	r1, r8
   11d10:	ldr	r2, [pc, #3856]	; 12c28 <__assert_fail@plt+0x1038>
   11d14:	mvn	ip, #0
   11d18:	add	r4, pc, r4
   11d1c:	ldr	r0, [sp, #36]	; 0x24
   11d20:	str	fp, [sp]
   11d24:	add	r2, pc, r2
   11d28:	mov	r3, r4
   11d2c:	str	ip, [sp, #112]	; 0x70
   11d30:	bl	11998 <getopt_long@plt>
   11d34:	cmn	r0, #1
   11d38:	mov	r3, r0
   11d3c:	beq	12110 <__assert_fail@plt+0x520>
   11d40:	cmp	r0, #107	; 0x6b
   11d44:	beq	120c0 <__assert_fail@plt+0x4d0>
   11d48:	bgt	11d9c <__assert_fail@plt+0x1ac>
   11d4c:	cmp	r0, #72	; 0x48
   11d50:	beq	120a0 <__assert_fail@plt+0x4b0>
   11d54:	ble	11de0 <__assert_fail@plt+0x1f0>
   11d58:	cmp	r0, #97	; 0x61
   11d5c:	beq	1208c <__assert_fail@plt+0x49c>
   11d60:	bgt	11e64 <__assert_fail@plt+0x274>
   11d64:	cmp	r0, #80	; 0x50
   11d68:	beq	11f50 <__assert_fail@plt+0x360>
   11d6c:	cmp	r0, #84	; 0x54
   11d70:	bne	11e5c <__assert_fail@plt+0x26c>
   11d74:	ldr	r3, [pc, #3760]	; 12c2c <__assert_fail@plt+0x103c>
   11d78:	add	r3, pc, r3
   11d7c:	ldr	r3, [r3, #32]
   11d80:	cmp	r3, #4
   11d84:	beq	13520 <__assert_fail@plt+0x1930>
   11d88:	ldr	r3, [pc, #3744]	; 12c30 <__assert_fail@plt+0x1040>
   11d8c:	mov	r2, #1
   11d90:	add	r3, pc, r3
   11d94:	strb	r2, [r3, #120]	; 0x78
   11d98:	b	11d08 <__assert_fail@plt+0x118>
   11d9c:	cmp	r0, #120	; 0x78
   11da0:	beq	12060 <__assert_fail@plt+0x470>
   11da4:	ble	11e40 <__assert_fail@plt+0x250>
   11da8:	movw	r2, #258	; 0x102
   11dac:	cmp	r0, r2
   11db0:	beq	12054 <__assert_fail@plt+0x464>
   11db4:	bgt	11e9c <__assert_fail@plt+0x2ac>
   11db8:	cmp	r0, #256	; 0x100
   11dbc:	beq	11f3c <__assert_fail@plt+0x34c>
   11dc0:	movw	r2, #257	; 0x101
   11dc4:	cmp	r0, r2
   11dc8:	bne	11e5c <__assert_fail@plt+0x26c>
   11dcc:	ldr	r3, [pc, #3680]	; 12c34 <__assert_fail@plt+0x1044>
   11dd0:	mov	r2, #1
   11dd4:	add	r3, pc, r3
   11dd8:	strb	r2, [r3, #121]	; 0x79
   11ddc:	b	11d08 <__assert_fail@plt+0x118>
   11de0:	cmn	r0, #2
   11de4:	beq	1202c <__assert_fail@plt+0x43c>
   11de8:	ble	11ec4 <__assert_fail@plt+0x2d4>
   11dec:	cmp	r0, #66	; 0x42
   11df0:	bne	11ff8 <__assert_fail@plt+0x408>
   11df4:	ldr	ip, [sp, #40]	; 0x28
   11df8:	add	r2, r5, #40	; 0x28
   11dfc:	ldr	r0, [pc, #3636]	; 12c38 <__assert_fail@plt+0x1048>
   11e00:	ldr	r1, [sp, #56]	; 0x38
   11e04:	ldr	r0, [ip, r0]
   11e08:	str	r0, [sp, #60]	; 0x3c
   11e0c:	ldr	r0, [r0]
   11e10:	str	r3, [sp, #28]
   11e14:	bl	1784c <triple_free@@Base+0xa68>
   11e18:	ldr	r3, [sp, #28]
   11e1c:	cmp	r0, #0
   11e20:	beq	11d08 <__assert_fail@plt+0x118>
   11e24:	ldr	lr, [sp, #60]	; 0x3c
   11e28:	mov	r2, r3
   11e2c:	ldr	r1, [sp, #112]	; 0x70
   11e30:	mov	r3, r4
   11e34:	ldr	ip, [lr]
   11e38:	str	ip, [sp]
   11e3c:	bl	1b5e4 <triple_free@@Base+0x4800>
   11e40:	cmp	r0, #109	; 0x6d
   11e44:	beq	12034 <__assert_fail@plt+0x444>
   11e48:	blt	11f8c <__assert_fail@plt+0x39c>
   11e4c:	cmp	r0, #116	; 0x74
   11e50:	beq	12000 <__assert_fail@plt+0x410>
   11e54:	cmp	r0, #118	; 0x76
   11e58:	beq	11d08 <__assert_fail@plt+0x118>
   11e5c:	mov	r0, #1
   11e60:	bl	14adc <__assert_fail@plt+0x2eec>
   11e64:	cmp	r0, #104	; 0x68
   11e68:	beq	11f6c <__assert_fail@plt+0x37c>
   11e6c:	cmp	r0, #105	; 0x69
   11e70:	bne	11e5c <__assert_fail@plt+0x26c>
   11e74:	ldr	r3, [pc, #3520]	; 12c3c <__assert_fail@plt+0x104c>
   11e78:	add	r3, pc, r3
   11e7c:	ldr	r3, [r3, #32]
   11e80:	cmp	r3, #4
   11e84:	beq	1349c <__assert_fail@plt+0x18ac>
   11e88:	ldr	r3, [pc, #3504]	; 12c40 <__assert_fail@plt+0x1050>
   11e8c:	mov	r2, #1
   11e90:	add	r3, pc, r3
   11e94:	str	r2, [r3, #32]
   11e98:	b	11d08 <__assert_fail@plt+0x118>
   11e9c:	movw	r2, #259	; 0x103
   11ea0:	cmp	r0, r2
   11ea4:	beq	11fa0 <__assert_fail@plt+0x3b0>
   11ea8:	cmp	r0, #260	; 0x104
   11eac:	bne	11e5c <__assert_fail@plt+0x26c>
   11eb0:	ldr	r3, [pc, #3468]	; 12c44 <__assert_fail@plt+0x1054>
   11eb4:	mov	r2, #1
   11eb8:	add	r3, pc, r3
   11ebc:	strb	r2, [r3, #28]
   11ec0:	b	11d08 <__assert_fail@plt+0x118>
   11ec4:	cmn	r0, #3
   11ec8:	bne	11e5c <__assert_fail@plt+0x26c>
   11ecc:	ldr	ip, [sp, #40]	; 0x28
   11ed0:	mov	r4, #0
   11ed4:	ldr	r2, [pc, #3436]	; 12c48 <__assert_fail@plt+0x1058>
   11ed8:	ldr	r3, [pc, #3436]	; 12c4c <__assert_fail@plt+0x105c>
   11edc:	ldr	r0, [pc, #3436]	; 12c50 <__assert_fail@plt+0x1060>
   11ee0:	ldr	r2, [ip, r2]
   11ee4:	ldr	r3, [ip, r3]
   11ee8:	add	r0, pc, r0
   11eec:	ldr	r1, [pc, #3424]	; 12c54 <__assert_fail@plt+0x1064>
   11ef0:	ldr	r5, [r2]
   11ef4:	add	r1, pc, r1
   11ef8:	ldr	r6, [r3]
   11efc:	bl	18af0 <triple_free@@Base+0x1d0c>
   11f00:	ldr	r1, [pc, #3408]	; 12c58 <__assert_fail@plt+0x1068>
   11f04:	ldr	r2, [pc, #3408]	; 12c5c <__assert_fail@plt+0x106c>
   11f08:	add	r1, pc, r1
   11f0c:	mov	r3, r6
   11f10:	add	r2, pc, r2
   11f14:	stmib	sp, {r1, r2, r4}
   11f18:	ldr	r1, [pc, #3392]	; 12c60 <__assert_fail@plt+0x1070>
   11f1c:	ldr	r2, [pc, #3392]	; 12c64 <__assert_fail@plt+0x1074>
   11f20:	add	r1, pc, r1
   11f24:	add	r2, pc, r2
   11f28:	str	r0, [sp]
   11f2c:	mov	r0, r5
   11f30:	bl	1b1a0 <triple_free@@Base+0x43bc>
   11f34:	mov	r0, r4
   11f38:	bl	119bc <exit@plt>
   11f3c:	ldr	r3, [pc, #3364]	; 12c68 <__assert_fail@plt+0x1078>
   11f40:	mov	r2, #0
   11f44:	add	r3, pc, r3
   11f48:	strb	r2, [r3, #121]	; 0x79
   11f4c:	b	11d08 <__assert_fail@plt+0x118>
   11f50:	ldr	r3, [pc, #3348]	; 12c6c <__assert_fail@plt+0x107c>
   11f54:	add	r3, pc, r3
   11f58:	ldr	r3, [r3, #32]
   11f5c:	cmp	r3, #4
   11f60:	beq	1354c <__assert_fail@plt+0x195c>
   11f64:	mov	sl, #1
   11f68:	b	11d08 <__assert_fail@plt+0x118>
   11f6c:	ldr	r1, [pc, #3324]	; 12c70 <__assert_fail@plt+0x1080>
   11f70:	mov	r0, #176	; 0xb0
   11f74:	mov	r2, #1
   11f78:	mov	r3, #0
   11f7c:	add	r1, pc, r1
   11f80:	str	r0, [r1, #20]
   11f84:	strd	r2, [r1, #40]	; 0x28
   11f88:	b	11d08 <__assert_fail@plt+0x118>
   11f8c:	ldr	r3, [pc, #3296]	; 12c74 <__assert_fail@plt+0x1084>
   11f90:	mov	r2, #1
   11f94:	add	r3, pc, r3
   11f98:	strb	r2, [r3, #48]	; 0x30
   11f9c:	b	11d08 <__assert_fail@plt+0x118>
   11fa0:	ldr	r3, [pc, #3280]	; 12c78 <__assert_fail@plt+0x1088>
   11fa4:	add	r3, pc, r3
   11fa8:	ldr	r4, [r3, #32]
   11fac:	cmp	r4, #1
   11fb0:	beq	134c8 <__assert_fail@plt+0x18d8>
   11fb4:	cmp	sl, #0
   11fb8:	bne	120dc <__assert_fail@plt+0x4ec>
   11fbc:	ldr	r3, [pc, #3256]	; 12c7c <__assert_fail@plt+0x108c>
   11fc0:	add	r3, pc, r3
   11fc4:	ldrb	r2, [r3, #120]	; 0x78
   11fc8:	cmp	r2, #0
   11fcc:	bne	134f4 <__assert_fail@plt+0x1904>
   11fd0:	ldr	r2, [pc, #3168]	; 12c38 <__assert_fail@plt+0x1048>
   11fd4:	mov	r1, #4
   11fd8:	ldr	ip, [sp, #40]	; 0x28
   11fdc:	str	r1, [r3, #32]
   11fe0:	ldr	r3, [ip, r2]
   11fe4:	ldr	r0, [r3]
   11fe8:	cmp	r0, #0
   11fec:	beq	11d08 <__assert_fail@plt+0x118>
   11ff0:	bl	14da8 <__assert_fail@plt+0x31b8>
   11ff4:	b	11d08 <__assert_fail@plt+0x118>
   11ff8:	cmp	r0, #70	; 0x46
   11ffc:	bne	11e5c <__assert_fail@plt+0x26c>
   12000:	ldr	ip, [sp, #40]	; 0x28
   12004:	mov	r0, #8
   12008:	ldr	r3, [pc, #3112]	; 12c38 <__assert_fail@plt+0x1048>
   1200c:	ldr	r3, [ip, r3]
   12010:	ldr	r4, [r3]
   12014:	bl	1b2b0 <triple_free@@Base+0x44cc>
   12018:	ldr	r3, [r7]
   1201c:	str	r4, [r0]
   12020:	str	r0, [r7]
   12024:	str	r3, [r0, #4]
   12028:	b	11d08 <__assert_fail@plt+0x118>
   1202c:	mov	r0, #0
   12030:	bl	14adc <__assert_fail@plt+0x2eec>
   12034:	ldr	r1, [pc, #3140]	; 12c80 <__assert_fail@plt+0x1090>
   12038:	mov	r0, #0
   1203c:	mov	r2, #1048576	; 0x100000
   12040:	mov	r3, #0
   12044:	add	r1, pc, r1
   12048:	str	r0, [r1, #20]
   1204c:	strd	r2, [r1, #40]	; 0x28
   12050:	b	11d08 <__assert_fail@plt+0x118>
   12054:	mov	r3, #1
   12058:	strb	r3, [r9, #61]	; 0x3d
   1205c:	b	11d08 <__assert_fail@plt+0x118>
   12060:	ldr	ip, [sp, #40]	; 0x28
   12064:	mov	r0, #8
   12068:	ldr	r3, [pc, #3016]	; 12c38 <__assert_fail@plt+0x1048>
   1206c:	ldr	r3, [ip, r3]
   12070:	ldr	r4, [r3]
   12074:	bl	1b2b0 <triple_free@@Base+0x44cc>
   12078:	ldr	r3, [r6, #4]
   1207c:	str	r4, [r0]
   12080:	str	r0, [r6, #4]
   12084:	str	r3, [r0, #4]
   12088:	b	11d08 <__assert_fail@plt+0x118>
   1208c:	ldr	r3, [pc, #3056]	; 12c84 <__assert_fail@plt+0x1094>
   12090:	mov	r2, #1
   12094:	add	r3, pc, r3
   12098:	strb	r2, [r3, #49]	; 0x31
   1209c:	b	11d08 <__assert_fail@plt+0x118>
   120a0:	ldr	r1, [pc, #3040]	; 12c88 <__assert_fail@plt+0x1098>
   120a4:	mov	r0, #144	; 0x90
   120a8:	mov	r2, #1
   120ac:	mov	r3, #0
   120b0:	add	r1, pc, r1
   120b4:	str	r0, [r1, #20]
   120b8:	strd	r2, [r1, #40]	; 0x28
   120bc:	b	11d08 <__assert_fail@plt+0x118>
   120c0:	ldr	ip, [sp, #44]	; 0x2c
   120c4:	mov	r3, #0
   120c8:	mov	r2, #1024	; 0x400
   120cc:	str	r3, [ip, #20]
   120d0:	mov	r3, #0
   120d4:	strd	r2, [ip, #40]	; 0x28
   120d8:	b	11d08 <__assert_fail@plt+0x118>
   120dc:	cmp	r4, #0
   120e0:	bne	11fbc <__assert_fail@plt+0x3cc>
   120e4:	ldr	ip, [pc, #2976]	; 12c8c <__assert_fail@plt+0x109c>
   120e8:	mov	r0, r4
   120ec:	ldr	r3, [pc, #2972]	; 12c90 <__assert_fail@plt+0x10a0>
   120f0:	mov	r1, r4
   120f4:	add	ip, pc, ip
   120f8:	ldr	r2, [sp, #48]	; 0x30
   120fc:	add	r3, pc, r3
   12100:	str	ip, [sp]
   12104:	bl	11920 <error@plt>
   12108:	mov	r0, #1
   1210c:	bl	14adc <__assert_fail@plt+0x2eec>
   12110:	ldr	r3, [pc, #2940]	; 12c94 <__assert_fail@plt+0x10a4>
   12114:	add	r3, pc, r3
   12118:	ldrb	r2, [r3, #28]
   1211c:	cmp	r2, #0
   12120:	beq	12130 <__assert_fail@plt+0x540>
   12124:	ldrb	r3, [r3, #48]	; 0x30
   12128:	cmp	r3, #0
   1212c:	bne	122d4 <__assert_fail@plt+0x6e4>
   12130:	ldr	r4, [pc, #2912]	; 12c98 <__assert_fail@plt+0x10a8>
   12134:	add	r4, pc, r4
   12138:	ldr	r3, [r4, #20]
   1213c:	cmn	r3, #1
   12140:	beq	12f7c <__assert_fail@plt+0x138c>
   12144:	ldr	r2, [pc, #2896]	; 12c9c <__assert_fail@plt+0x10ac>
   12148:	add	r2, pc, r2
   1214c:	ldr	r3, [r2, #32]
   12150:	cmp	r3, #1
   12154:	cmpne	r3, #4
   12158:	beq	12170 <__assert_fail@plt+0x580>
   1215c:	ldr	r3, [r2, #20]
   12160:	tst	r3, #16
   12164:	movne	r3, #2
   12168:	strne	r3, [r2, #32]
   1216c:	beq	122c4 <__assert_fail@plt+0x6d4>
   12170:	ldr	r6, [pc, #2856]	; 12ca0 <__assert_fail@plt+0x10b0>
   12174:	add	r6, pc, r6
   12178:	ldr	r5, [r6]
   1217c:	cmp	r5, #0
   12180:	beq	12210 <__assert_fail@plt+0x620>
   12184:	ldr	sl, [pc, #2840]	; 12ca4 <__assert_fail@plt+0x10b4>
   12188:	mov	r7, #0
   1218c:	str	r8, [sp, #44]	; 0x2c
   12190:	add	sl, pc, sl
   12194:	ldr	r4, [r6, #4]
   12198:	cmp	r4, #0
   1219c:	beq	121f8 <__assert_fail@plt+0x608>
   121a0:	ldr	r9, [r5]
   121a4:	b	121b4 <__assert_fail@plt+0x5c4>
   121a8:	ldr	r4, [r4, #4]
   121ac:	cmp	r4, #0
   121b0:	beq	121f8 <__assert_fail@plt+0x608>
   121b4:	mov	r0, r9
   121b8:	ldr	r1, [r4]
   121bc:	bl	117c4 <strcmp@plt>
   121c0:	subs	r8, r0, #0
   121c4:	bne	121a8 <__assert_fail@plt+0x5b8>
   121c8:	mov	r1, sl
   121cc:	mov	r2, #5
   121d0:	bl	11848 <dcgettext@plt>
   121d4:	mov	r7, #1
   121d8:	mov	r4, r0
   121dc:	ldr	r0, [r5]
   121e0:	bl	1a514 <triple_free@@Base+0x3730>
   121e4:	mov	r1, r8
   121e8:	mov	r2, r4
   121ec:	mov	r3, r0
   121f0:	mov	r0, r8
   121f4:	bl	11920 <error@plt>
   121f8:	ldr	r5, [r5, #4]
   121fc:	cmp	r5, #0
   12200:	bne	12194 <__assert_fail@plt+0x5a4>
   12204:	cmp	r7, #0
   12208:	ldr	r8, [sp, #44]	; 0x2c
   1220c:	bne	12f74 <__assert_fail@plt+0x1384>
   12210:	ldr	ip, [sp, #40]	; 0x28
   12214:	ldr	r3, [pc, #2700]	; 12ca8 <__assert_fail@plt+0x10b8>
   12218:	ldr	r3, [ip, r3]
   1221c:	ldr	ip, [sp, #36]	; 0x24
   12220:	str	r3, [sp, #76]	; 0x4c
   12224:	ldr	r3, [r3]
   12228:	cmp	ip, r3
   1222c:	ble	12250 <__assert_fail@plt+0x660>
   12230:	rsb	r0, r3, ip
   12234:	movw	r2, #10082	; 0x2762
   12238:	movt	r2, #630	; 0x276
   1223c:	cmp	r0, r2
   12240:	bls	13034 <__assert_fail@plt+0x1444>
   12244:	bl	1b4c4 <triple_free@@Base+0x46e0>
   12248:	ldr	r8, [sp, #56]	; 0x38
   1224c:	ldr	fp, [sp, #48]	; 0x30
   12250:	ldr	r3, [pc, #2644]	; 12cac <__assert_fail@plt+0x10bc>
   12254:	add	r3, pc, r3
   12258:	ldr	r2, [r3]
   1225c:	cmp	r2, #0
   12260:	beq	12944 <__assert_fail@plt+0xd54>
   12264:	mov	r0, #1
   12268:	and	r0, r0, #1
   1226c:	bl	1c588 <triple_free@@Base+0x57a4>
   12270:	ldr	r3, [pc, #2616]	; 12cb0 <__assert_fail@plt+0x10c0>
   12274:	add	r3, pc, r3
   12278:	cmp	r0, #0
   1227c:	str	r0, [r3, #124]	; 0x7c
   12280:	beq	128c4 <__assert_fail@plt+0xcd4>
   12284:	ldr	r3, [pc, #2600]	; 12cb4 <__assert_fail@plt+0x10c4>
   12288:	add	r3, pc, r3
   1228c:	ldrb	r3, [r3, #121]	; 0x79
   12290:	cmp	r3, #0
   12294:	bne	122fc <__assert_fail@plt+0x70c>
   12298:	ldr	r3, [pc, #2584]	; 12cb8 <__assert_fail@plt+0x10c8>
   1229c:	add	r3, pc, r3
   122a0:	ldr	r3, [r3, #32]
   122a4:	cmp	r3, #4
   122a8:	addls	pc, pc, r3, lsl #2
   122ac:	b	1346c <__assert_fail@plt+0x187c>
   122b0:	b	12850 <__assert_fail@plt+0xc60>
   122b4:	b	127f8 <__assert_fail@plt+0xc08>
   122b8:	b	12784 <__assert_fail@plt+0xb94>
   122bc:	b	12304 <__assert_fail@plt+0x714>
   122c0:	b	128a0 <__assert_fail@plt+0xcb0>
   122c4:	cmp	sl, #0
   122c8:	movne	r3, #3
   122cc:	strne	r3, [r2, #32]
   122d0:	b	12170 <__assert_fail@plt+0x580>
   122d4:	ldr	r1, [pc, #2528]	; 12cbc <__assert_fail@plt+0x10cc>
   122d8:	mov	r2, #5
   122dc:	mov	r0, #0
   122e0:	add	r1, pc, r1
   122e4:	bl	11848 <dcgettext@plt>
   122e8:	mov	r2, r0
   122ec:	mov	r0, #0
   122f0:	mov	r1, r0
   122f4:	bl	11920 <error@plt>
   122f8:	b	11e5c <__assert_fail@plt+0x26c>
   122fc:	bl	11b90 <sync@plt>
   12300:	b	12298 <__assert_fail@plt+0x6a8>
   12304:	mov	r0, #0
   12308:	mov	r1, r0
   1230c:	bl	13d1c <__assert_fail@plt+0x212c>
   12310:	ldr	r3, [pc, #2472]	; 12cc0 <__assert_fail@plt+0x10d0>
   12314:	add	r3, pc, r3
   12318:	ldrb	r3, [r3, #120]	; 0x78
   1231c:	cmp	r3, #0
   12320:	beq	12330 <__assert_fail@plt+0x740>
   12324:	mov	r0, #1
   12328:	mov	r1, #0
   1232c:	bl	13d1c <__assert_fail@plt+0x212c>
   12330:	mov	r0, #2
   12334:	mov	r1, #0
   12338:	bl	13d1c <__assert_fail@plt+0x212c>
   1233c:	mov	r0, #3
   12340:	mov	r1, #0
   12344:	bl	13d1c <__assert_fail@plt+0x212c>
   12348:	mov	r0, #4
   1234c:	mov	r1, #0
   12350:	bl	13d1c <__assert_fail@plt+0x212c>
   12354:	ldr	r1, [pc, #2408]	; 12cc4 <__assert_fail@plt+0x10d4>
   12358:	mov	r0, #5
   1235c:	add	r1, pc, r1
   12360:	bl	13d1c <__assert_fail@plt+0x212c>
   12364:	mov	r0, #10
   12368:	mov	r1, #0
   1236c:	bl	13d1c <__assert_fail@plt+0x212c>
   12370:	bl	13984 <__assert_fail@plt+0x1d94>
   12374:	ldr	ip, [sp, #76]	; 0x4c
   12378:	ldr	lr, [sp, #36]	; 0x24
   1237c:	ldr	ip, [ip]
   12380:	cmp	lr, ip
   12384:	str	ip, [sp, #44]	; 0x2c
   12388:	ble	1316c <__assert_fail@plt+0x157c>
   1238c:	ldr	ip, [pc, #2356]	; 12cc8 <__assert_fail@plt+0x10d8>
   12390:	mov	r2, #1
   12394:	ldr	r3, [pc, #2352]	; 12ccc <__assert_fail@plt+0x10dc>
   12398:	add	ip, pc, ip
   1239c:	str	ip, [sp, #96]	; 0x60
   123a0:	ldr	ip, [pc, #2344]	; 12cd0 <__assert_fail@plt+0x10e0>
   123a4:	add	r3, pc, r3
   123a8:	str	r8, [sp, #88]	; 0x58
   123ac:	add	ip, pc, ip
   123b0:	str	ip, [sp, #100]	; 0x64
   123b4:	ldr	ip, [pc, #2328]	; 12cd4 <__assert_fail@plt+0x10e4>
   123b8:	strb	r2, [r3, #50]	; 0x32
   123bc:	add	ip, pc, ip
   123c0:	str	ip, [sp, #108]	; 0x6c
   123c4:	ldr	ip, [pc, #2316]	; 12cd8 <__assert_fail@plt+0x10e8>
   123c8:	str	fp, [sp, #80]	; 0x50
   123cc:	add	ip, pc, ip
   123d0:	str	ip, [sp, #104]	; 0x68
   123d4:	ldr	ip, [sp, #44]	; 0x2c
   123d8:	ldr	lr, [sp, #88]	; 0x58
   123dc:	ldr	ip, [lr, ip, lsl #2]
   123e0:	cmp	ip, #0
   123e4:	str	ip, [sp, #56]	; 0x38
   123e8:	beq	125c8 <__assert_fail@plt+0x9d8>
   123ec:	ldr	ip, [sp, #76]	; 0x4c
   123f0:	mov	r2, #104	; 0x68
   123f4:	ldr	r3, [ip]
   123f8:	ldr	ip, [sp, #96]	; 0x60
   123fc:	ldrb	r1, [ip, #28]
   12400:	ldr	ip, [sp, #44]	; 0x2c
   12404:	cmp	r1, #0
   12408:	rsb	r3, r3, ip
   1240c:	ldr	ip, [sp, #92]	; 0x5c
   12410:	mul	r2, r2, r3
   12414:	add	ip, ip, r2
   12418:	str	ip, [sp, #64]	; 0x40
   1241c:	str	r2, [sp, #72]	; 0x48
   12420:	bne	12b50 <__assert_fail@plt+0xf60>
   12424:	ldr	ip, [sp, #64]	; 0x40
   12428:	ldr	r3, [ip, #16]
   1242c:	and	r3, r3, #45056	; 0xb000
   12430:	cmp	r3, #8192	; 0x2000
   12434:	bne	12a58 <__assert_fail@plt+0xe68>
   12438:	ldr	r0, [sp, #56]	; 0x38
   1243c:	bl	11b60 <canonicalize_file_name@plt>
   12440:	cmp	r0, #0
   12444:	str	r0, [sp, #84]	; 0x54
   12448:	ldreq	r9, [sp, #56]	; 0x38
   1244c:	beq	12464 <__assert_fail@plt+0x874>
   12450:	ldrb	r9, [r0]
   12454:	ldr	ip, [sp, #56]	; 0x38
   12458:	cmp	r9, #47	; 0x2f
   1245c:	movne	r0, ip
   12460:	mov	r9, r0
   12464:	ldr	r3, [pc, #2160]	; 12cdc <__assert_fail@plt+0x10ec>
   12468:	add	r3, pc, r3
   1246c:	ldr	r6, [r3, #124]	; 0x7c
   12470:	cmp	r6, #0
   12474:	beq	12a50 <__assert_fail@plt+0xe60>
   12478:	mov	r4, #0
   1247c:	ldr	r3, [pc, #2140]	; 12ce0 <__assert_fail@plt+0x10f0>
   12480:	mov	sl, r4
   12484:	mov	r5, r4
   12488:	add	r3, pc, r3
   1248c:	mvn	ip, #0
   12490:	str	r3, [sp, #48]	; 0x30
   12494:	str	r4, [sp, #68]	; 0x44
   12498:	str	ip, [sp, #60]	; 0x3c
   1249c:	ldr	fp, [r6]
   124a0:	mov	r0, fp
   124a4:	bl	11b60 <canonicalize_file_name@plt>
   124a8:	subs	r7, r0, #0
   124ac:	beq	124bc <__assert_fail@plt+0x8cc>
   124b0:	ldrb	r3, [r7]
   124b4:	cmp	r3, #47	; 0x2f
   124b8:	moveq	fp, r7
   124bc:	mov	r0, r9
   124c0:	mov	r1, fp
   124c4:	bl	117c4 <strcmp@plt>
   124c8:	cmp	r0, #0
   124cc:	bne	12560 <__assert_fail@plt+0x970>
   124d0:	ldr	r3, [sp, #48]	; 0x30
   124d4:	ldr	r5, [r6, #4]
   124d8:	ldr	r8, [r3, #124]	; 0x7c
   124dc:	cmp	r8, #0
   124e0:	beq	1297c <__assert_fail@plt+0xd8c>
   124e4:	mov	r4, r0
   124e8:	ldr	r0, [r8, #4]
   124ec:	mov	r1, r5
   124f0:	bl	117c4 <strcmp@plt>
   124f4:	cmp	r0, #0
   124f8:	moveq	r4, r8
   124fc:	ldr	r8, [r8, #28]
   12500:	cmp	r8, #0
   12504:	bne	124e8 <__assert_fail@plt+0x8f8>
   12508:	cmp	r4, #0
   1250c:	beq	12978 <__assert_fail@plt+0xd88>
   12510:	ldr	r0, [r4]
   12514:	bl	11b60 <canonicalize_file_name@plt>
   12518:	cmp	r0, #0
   1251c:	beq	1252c <__assert_fail@plt+0x93c>
   12520:	ldrb	r2, [r0]
   12524:	cmp	r2, #47	; 0x2f
   12528:	beq	12a48 <__assert_fail@plt+0xe58>
   1252c:	bl	117f4 <free@plt>
   12530:	ldr	r0, [r4]
   12534:	bl	1b4a8 <triple_free@@Base+0x46c4>
   12538:	subs	r8, r0, #0
   1253c:	beq	129b0 <__assert_fail@plt+0xdc0>
   12540:	mov	r1, fp
   12544:	mov	r0, r8
   12548:	bl	117c4 <strcmp@plt>
   1254c:	cmp	r0, #0
   12550:	beq	129b0 <__assert_fail@plt+0xdc0>
   12554:	mov	r5, #1
   12558:	mov	r0, r8
   1255c:	bl	117f4 <free@plt>
   12560:	mov	r0, r7
   12564:	bl	117f4 <free@plt>
   12568:	ldr	r6, [r6, #28]
   1256c:	cmp	r6, #0
   12570:	bne	1249c <__assert_fail@plt+0x8ac>
   12574:	ldr	r0, [sp, #84]	; 0x54
   12578:	bl	117f4 <free@plt>
   1257c:	ldr	ip, [sp, #68]	; 0x44
   12580:	cmp	ip, #0
   12584:	beq	12dcc <__assert_fail@plt+0x11dc>
   12588:	ldr	ip, [sp, #68]	; 0x44
   1258c:	mov	r1, #0
   12590:	mov	r3, r1
   12594:	ldr	r2, [sp, #56]	; 0x38
   12598:	ldr	r0, [ip, #12]
   1259c:	str	r0, [sp]
   125a0:	ldrb	r0, [ip, #24]
   125a4:	and	r0, r0, #1
   125a8:	str	r0, [sp, #4]
   125ac:	ldrb	r0, [ip, #24]
   125b0:	str	r1, [sp, #12]
   125b4:	ubfx	r0, r0, #1, #1
   125b8:	str	r1, [sp, #16]
   125bc:	str	r0, [sp, #8]
   125c0:	ldm	ip, {r0, r1}
   125c4:	bl	13ddc <__assert_fail@plt+0x21ec>
   125c8:	ldr	ip, [sp, #44]	; 0x2c
   125cc:	ldr	lr, [sp, #36]	; 0x24
   125d0:	add	ip, ip, #1
   125d4:	str	ip, [sp, #44]	; 0x2c
   125d8:	cmp	ip, lr
   125dc:	bne	123d4 <__assert_fail@plt+0x7e4>
   125e0:	ldr	fp, [sp, #80]	; 0x50
   125e4:	ldr	r3, [pc, #1784]	; 12ce4 <__assert_fail@plt+0x10f4>
   125e8:	add	r3, pc, r3
   125ec:	ldrb	r2, [r3, #60]	; 0x3c
   125f0:	cmp	r2, #0
   125f4:	beq	12bb0 <__assert_fail@plt+0xfc0>
   125f8:	ldrb	r3, [r3, #61]	; 0x3d
   125fc:	cmp	r3, #0
   12600:	beq	12658 <__assert_fail@plt+0xa68>
   12604:	ldr	r3, [pc, #1756]	; 12ce8 <__assert_fail@plt+0x10f8>
   12608:	add	r3, pc, r3
   1260c:	ldrb	r3, [r3, #24]
   12610:	cmp	r3, #0
   12614:	beq	13490 <__assert_fail@plt+0x18a0>
   12618:	ldr	r1, [pc, #1740]	; 12cec <__assert_fail@plt+0x10fc>
   1261c:	add	r1, pc, r1
   12620:	mov	r0, #0
   12624:	ldr	ip, [pc, #1732]	; 12cf0 <__assert_fail@plt+0x1100>
   12628:	mov	r2, r0
   1262c:	str	r0, [sp]
   12630:	mov	r3, r0
   12634:	str	r0, [sp, #4]
   12638:	str	r0, [sp, #8]
   1263c:	add	ip, pc, ip
   12640:	str	r0, [sp, #16]
   12644:	add	ip, ip, #64	; 0x40
   12648:	ldr	r0, [pc, #1700]	; 12cf4 <__assert_fail@plt+0x1104>
   1264c:	str	ip, [sp, #12]
   12650:	add	r0, pc, r0
   12654:	bl	13ddc <__assert_fail@plt+0x21ec>
   12658:	ldr	r7, [pc, #1688]	; 12cf8 <__assert_fail@plt+0x1108>
   1265c:	mov	ip, #0
   12660:	ldr	r5, [pc, #1684]	; 12cfc <__assert_fail@plt+0x110c>
   12664:	str	ip, [sp, #36]	; 0x24
   12668:	add	r7, pc, r7
   1266c:	ldr	ip, [pc, #1676]	; 12d00 <__assert_fail@plt+0x1110>
   12670:	add	r5, pc, r5
   12674:	add	ip, pc, ip
   12678:	str	ip, [sp, #44]	; 0x2c
   1267c:	ldr	ip, [sp, #44]	; 0x2c
   12680:	ldr	r3, [ip, #8]
   12684:	ldr	ip, [sp, #36]	; 0x24
   12688:	cmp	ip, r3
   1268c:	bcs	12be0 <__assert_fail@plt+0xff0>
   12690:	ldr	ip, [sp, #44]	; 0x2c
   12694:	ldr	r3, [ip, #16]
   12698:	cmp	r3, #0
   1269c:	beq	129b8 <__assert_fail@plt+0xdc8>
   126a0:	ldr	ip, [sp, #44]	; 0x2c
   126a4:	mov	r9, #0
   126a8:	ldr	r1, [pc, #1432]	; 12c48 <__assert_fail@plt+0x1058>
   126ac:	mov	r4, r9
   126b0:	ldr	r2, [ip, #12]
   126b4:	ldr	ip, [sp, #36]	; 0x24
   126b8:	ldr	r2, [r2, ip, lsl #2]
   126bc:	lsl	r8, ip, #2
   126c0:	ldr	ip, [sp, #40]	; 0x28
   126c4:	ldr	r2, [r2]
   126c8:	ldr	r6, [ip, r1]
   126cc:	mov	sl, r2
   126d0:	ldr	ip, [r7, #24]
   126d4:	sub	r3, r3, #1
   126d8:	cmp	r4, r3
   126dc:	mov	r0, sl
   126e0:	mov	r1, fp
   126e4:	add	r4, r4, #1
   126e8:	ldr	r2, [ip, r9]
   126ec:	moveq	r3, #8
   126f0:	movne	r3, #0
   126f4:	ldr	r2, [r2, #16]
   126f8:	str	r2, [sp, #112]	; 0x70
   126fc:	ldr	r2, [ip, r9]
   12700:	ldr	r2, [r2, #20]
   12704:	bl	17e14 <triple_free@@Base+0x1030>
   12708:	ldr	r1, [r6]
   1270c:	subs	sl, r0, #0
   12710:	ldreq	r3, [r7, #12]
   12714:	movne	r0, sl
   12718:	ldreq	r3, [r3, r8]
   1271c:	ldreq	r0, [r3, r9]
   12720:	bl	11770 <fputs_unlocked@plt>
   12724:	mov	r0, sl
   12728:	bl	117f4 <free@plt>
   1272c:	ldr	r3, [r5, #16]
   12730:	cmp	r4, r3
   12734:	bcs	129c4 <__assert_fail@plt+0xdd4>
   12738:	ldr	r2, [r5, #12]
   1273c:	cmp	r4, #0
   12740:	lsl	r9, r4, #2
   12744:	ldr	r2, [r2, r8]
   12748:	ldr	sl, [r2, r4, lsl #2]
   1274c:	beq	126d0 <__assert_fail@plt+0xae0>
   12750:	ldr	r0, [r6]
   12754:	ldr	r1, [r0, #20]
   12758:	ldr	ip, [r0, #24]
   1275c:	cmp	r1, ip
   12760:	addcc	ip, r1, #1
   12764:	strcc	ip, [r0, #20]
   12768:	movcc	lr, #32
   1276c:	strbcc	lr, [r1]
   12770:	bcc	126d0 <__assert_fail@plt+0xae0>
   12774:	mov	r1, #32
   12778:	bl	11ae8 <__overflow@plt>
   1277c:	ldr	r3, [r5, #16]
   12780:	b	126d0 <__assert_fail@plt+0xae0>
   12784:	mov	r0, #0
   12788:	mov	r1, r0
   1278c:	bl	13d1c <__assert_fail@plt+0x212c>
   12790:	ldr	r3, [pc, #1388]	; 12d04 <__assert_fail@plt+0x1114>
   12794:	add	r3, pc, r3
   12798:	ldrb	r3, [r3, #120]	; 0x78
   1279c:	cmp	r3, #0
   127a0:	beq	127b0 <__assert_fail@plt+0xbc0>
   127a4:	mov	r0, #1
   127a8:	mov	r1, #0
   127ac:	bl	13d1c <__assert_fail@plt+0x212c>
   127b0:	ldr	r1, [pc, #1360]	; 12d08 <__assert_fail@plt+0x1118>
   127b4:	mov	r0, #2
   127b8:	add	r1, pc, r1
   127bc:	bl	13d1c <__assert_fail@plt+0x212c>
   127c0:	mov	r0, #3
   127c4:	mov	r1, #0
   127c8:	bl	13d1c <__assert_fail@plt+0x212c>
   127cc:	ldr	r1, [pc, #1336]	; 12d0c <__assert_fail@plt+0x111c>
   127d0:	mov	r0, #4
   127d4:	add	r1, pc, r1
   127d8:	bl	13d1c <__assert_fail@plt+0x212c>
   127dc:	mov	r0, #5
   127e0:	mov	r1, #0
   127e4:	bl	13d1c <__assert_fail@plt+0x212c>
   127e8:	mov	r0, #10
   127ec:	mov	r1, #0
   127f0:	bl	13d1c <__assert_fail@plt+0x212c>
   127f4:	b	12370 <__assert_fail@plt+0x780>
   127f8:	mov	r0, #0
   127fc:	mov	r1, r0
   12800:	bl	13d1c <__assert_fail@plt+0x212c>
   12804:	ldr	r3, [pc, #1284]	; 12d10 <__assert_fail@plt+0x1120>
   12808:	add	r3, pc, r3
   1280c:	ldrb	r3, [r3, #120]	; 0x78
   12810:	cmp	r3, #0
   12814:	beq	12824 <__assert_fail@plt+0xc34>
   12818:	mov	r0, #1
   1281c:	mov	r1, #0
   12820:	bl	13d1c <__assert_fail@plt+0x212c>
   12824:	mov	r0, #6
   12828:	mov	r1, #0
   1282c:	bl	13d1c <__assert_fail@plt+0x212c>
   12830:	mov	r0, #7
   12834:	mov	r1, #0
   12838:	bl	13d1c <__assert_fail@plt+0x212c>
   1283c:	mov	r0, #8
   12840:	mov	r1, #0
   12844:	bl	13d1c <__assert_fail@plt+0x212c>
   12848:	mov	r0, #9
   1284c:	b	127e0 <__assert_fail@plt+0xbf0>
   12850:	mov	r0, #0
   12854:	mov	r1, r0
   12858:	bl	13d1c <__assert_fail@plt+0x212c>
   1285c:	ldr	r3, [pc, #1200]	; 12d14 <__assert_fail@plt+0x1124>
   12860:	add	r3, pc, r3
   12864:	ldrb	r3, [r3, #120]	; 0x78
   12868:	cmp	r3, #0
   1286c:	beq	1287c <__assert_fail@plt+0xc8c>
   12870:	mov	r0, #1
   12874:	mov	r1, #0
   12878:	bl	13d1c <__assert_fail@plt+0x212c>
   1287c:	mov	r0, #2
   12880:	mov	r1, #0
   12884:	bl	13d1c <__assert_fail@plt+0x212c>
   12888:	mov	r0, #3
   1288c:	mov	r1, #0
   12890:	bl	13d1c <__assert_fail@plt+0x212c>
   12894:	mov	r0, #4
   12898:	mov	r1, #0
   1289c:	b	127d8 <__assert_fail@plt+0xbe8>
   128a0:	ldr	r3, [pc, #1136]	; 12d18 <__assert_fail@plt+0x1128>
   128a4:	add	r3, pc, r3
   128a8:	ldr	r3, [r3, #16]
   128ac:	cmp	r3, #0
   128b0:	bne	12370 <__assert_fail@plt+0x780>
   128b4:	ldr	r0, [pc, #1120]	; 12d1c <__assert_fail@plt+0x112c>
   128b8:	add	r0, pc, r0
   128bc:	bl	14da8 <__assert_fail@plt+0x31b8>
   128c0:	b	12370 <__assert_fail@plt+0x780>
   128c4:	ldr	ip, [sp, #76]	; 0x4c
   128c8:	ldr	r2, [ip]
   128cc:	ldr	ip, [sp, #36]	; 0x24
   128d0:	cmp	ip, r2
   128d4:	ble	135a0 <__assert_fail@plt+0x19b0>
   128d8:	ldrb	r2, [r3, #49]	; 0x31
   128dc:	cmp	r2, #0
   128e0:	bne	135dc <__assert_fail@plt+0x19ec>
   128e4:	ldrb	r2, [r3, #48]	; 0x30
   128e8:	cmp	r2, #0
   128ec:	bne	135ec <__assert_fail@plt+0x19fc>
   128f0:	ldr	r2, [r3]
   128f4:	cmp	r2, #0
   128f8:	beq	135fc <__assert_fail@plt+0x1a0c>
   128fc:	ldr	r5, [pc, #1052]	; 12d20 <__assert_fail@plt+0x1130>
   12900:	mov	r4, #1
   12904:	add	r5, pc, r5
   12908:	bl	11a1c <__errno_location@plt>
   1290c:	ldr	r1, [pc, #1040]	; 12d24 <__assert_fail@plt+0x1134>
   12910:	mov	r2, #5
   12914:	add	r1, pc, r1
   12918:	ldr	r6, [r0]
   1291c:	mov	r0, #0
   12920:	bl	11848 <dcgettext@plt>
   12924:	ldr	r2, [pc, #1020]	; 12d28 <__assert_fail@plt+0x1138>
   12928:	mov	r3, r5
   1292c:	add	r2, pc, r2
   12930:	mov	r1, r6
   12934:	str	r0, [sp]
   12938:	mov	r0, r4
   1293c:	bl	11920 <error@plt>
   12940:	b	12284 <__assert_fail@plt+0x694>
   12944:	ldr	r2, [r3, #4]
   12948:	cmp	r2, #0
   1294c:	bne	12264 <__assert_fail@plt+0x674>
   12950:	ldrb	r2, [r3, #120]	; 0x78
   12954:	cmp	r2, #0
   12958:	bne	12264 <__assert_fail@plt+0x674>
   1295c:	ldr	r2, [pc, #968]	; 12d2c <__assert_fail@plt+0x113c>
   12960:	add	r2, pc, r2
   12964:	ldrb	r2, [r2, #52]	; 0x34
   12968:	cmp	r2, #0
   1296c:	ldrbeq	r0, [r3, #48]	; 0x30
   12970:	beq	12268 <__assert_fail@plt+0x678>
   12974:	b	12264 <__assert_fail@plt+0x674>
   12978:	mov	r8, r4
   1297c:	mov	r0, r5
   12980:	eor	fp, sl, #1
   12984:	bl	119d4 <strlen@plt>
   12988:	ldr	lr, [sp, #60]	; 0x3c
   1298c:	cmp	r0, lr
   12990:	mov	ip, r0
   12994:	movcs	r3, #0
   12998:	movcc	r3, #1
   1299c:	orrs	r2, r3, fp
   129a0:	bne	129f8 <__assert_fail@plt+0xe08>
   129a4:	mov	r5, r2
   129a8:	mov	sl, #1
   129ac:	b	12558 <__assert_fail@plt+0x968>
   129b0:	ldr	r5, [r6, #4]
   129b4:	b	1297c <__assert_fail@plt+0xd8c>
   129b8:	ldr	r3, [pc, #648]	; 12c48 <__assert_fail@plt+0x1058>
   129bc:	ldr	ip, [sp, #40]	; 0x28
   129c0:	ldr	r6, [ip, r3]
   129c4:	ldr	r0, [r6]
   129c8:	ldr	r3, [r0, #20]
   129cc:	ldr	r2, [r0, #24]
   129d0:	cmp	r3, r2
   129d4:	addcc	r1, r3, #1
   129d8:	strcc	r1, [r0, #20]
   129dc:	movcc	r2, #10
   129e0:	strbcc	r2, [r3]
   129e4:	bcs	13618 <__assert_fail@plt+0x1a28>
   129e8:	ldr	ip, [sp, #36]	; 0x24
   129ec:	add	ip, ip, #1
   129f0:	str	ip, [sp, #36]	; 0x24
   129f4:	b	1267c <__assert_fail@plt+0xa8c>
   129f8:	mov	r1, r5
   129fc:	mov	r0, #3
   12a00:	ldr	r2, [sp, #80]	; 0x50
   12a04:	str	r3, [sp, #28]
   12a08:	str	ip, [sp, #32]
   12a0c:	bl	11b9c <__xstat64@plt>
   12a10:	ldr	r3, [sp, #28]
   12a14:	ldr	ip, [sp, #32]
   12a18:	cmp	r0, #0
   12a1c:	moveq	sl, #1
   12a20:	beq	12a30 <__assert_fail@plt+0xe40>
   12a24:	tst	r3, fp
   12a28:	beq	12a40 <__assert_fail@plt+0xe50>
   12a2c:	mov	sl, #0
   12a30:	cmp	ip, #1
   12a34:	beq	13578 <__assert_fail@plt+0x1988>
   12a38:	str	ip, [sp, #60]	; 0x3c
   12a3c:	str	r6, [sp, #68]	; 0x44
   12a40:	mov	r5, #0
   12a44:	b	12558 <__assert_fail@plt+0x968>
   12a48:	mov	r8, r0
   12a4c:	b	12540 <__assert_fail@plt+0x950>
   12a50:	ldr	r0, [sp, #84]	; 0x54
   12a54:	bl	117f4 <free@plt>
   12a58:	ldr	r0, [sp, #56]	; 0x38
   12a5c:	bl	11b60 <canonicalize_file_name@plt>
   12a60:	subs	r4, r0, #0
   12a64:	beq	12a74 <__assert_fail@plt+0xe84>
   12a68:	ldrb	r3, [r4]
   12a6c:	cmp	r3, #47	; 0x2f
   12a70:	beq	12e1c <__assert_fail@plt+0x122c>
   12a74:	mov	r0, r4
   12a78:	bl	117f4 <free@plt>
   12a7c:	ldr	ip, [sp, #100]	; 0x64
   12a80:	mvn	fp, #0
   12a84:	ldr	r5, [pc, #676]	; 12d30 <__assert_fail@plt+0x1140>
   12a88:	mvn	sl, #1
   12a8c:	mov	r6, #0
   12a90:	strd	sl, [sp, #48]	; 0x30
   12a94:	ldr	r7, [ip, #124]	; 0x7c
   12a98:	add	r5, pc, r5
   12a9c:	mvn	r8, #0
   12aa0:	mvn	r9, #0
   12aa4:	mov	fp, r7
   12aa8:	mov	r7, r5
   12aac:	ldr	r5, [sp, #64]	; 0x40
   12ab0:	b	12ab8 <__assert_fail@plt+0xec8>
   12ab4:	ldr	fp, [fp, #28]
   12ab8:	cmp	fp, #0
   12abc:	beq	12fd8 <__assert_fail@plt+0x13e8>
   12ac0:	ldrd	r0, [fp, #16]
   12ac4:	cmp	r1, r9
   12ac8:	cmpeq	r0, r8
   12acc:	beq	12f40 <__assert_fail@plt+0x1350>
   12ad0:	ldrd	r2, [r5]
   12ad4:	cmp	r3, r1
   12ad8:	cmpeq	r2, r0
   12adc:	bne	12ab4 <__assert_fail@plt+0xec4>
   12ae0:	ldr	r0, [fp, #12]
   12ae4:	ldr	r1, [sp, #104]	; 0x68
   12ae8:	bl	117c4 <strcmp@plt>
   12aec:	cmp	r0, #0
   12af0:	beq	12ab4 <__assert_fail@plt+0xec4>
   12af4:	cmp	r6, #0
   12af8:	beq	12b14 <__assert_fail@plt+0xf24>
   12afc:	ldrb	r3, [r6, #24]
   12b00:	tst	r3, #1
   12b04:	bne	12b14 <__assert_fail@plt+0xf24>
   12b08:	ldrb	r3, [fp, #24]
   12b0c:	tst	r3, #1
   12b10:	bne	12ab4 <__assert_fail@plt+0xec4>
   12b14:	mov	r0, #3
   12b18:	ldr	r1, [fp, #4]
   12b1c:	ldr	r2, [sp, #80]	; 0x50
   12b20:	bl	11b9c <__xstat64@plt>
   12b24:	cmp	r0, #0
   12b28:	bne	12b44 <__assert_fail@plt+0xf54>
   12b2c:	ldrd	r2, [sp, #112]	; 0x70
   12b30:	ldrd	r0, [fp, #16]
   12b34:	cmp	r3, r1
   12b38:	cmpeq	r2, r0
   12b3c:	moveq	r6, fp
   12b40:	beq	12ab4 <__assert_fail@plt+0xec4>
   12b44:	ldrd	r0, [sp, #48]	; 0x30
   12b48:	strd	r0, [fp, #16]
   12b4c:	b	12ab4 <__assert_fail@plt+0xec4>
   12b50:	ldr	r0, [sp, #56]	; 0x38
   12b54:	bl	11b60 <canonicalize_file_name@plt>
   12b58:	subs	r4, r0, #0
   12b5c:	beq	12424 <__assert_fail@plt+0x834>
   12b60:	ldr	r1, [sp, #64]	; 0x40
   12b64:	ldr	r0, [sp, #56]	; 0x38
   12b68:	bl	14f70 <__assert_fail@plt+0x3380>
   12b6c:	mov	ip, #0
   12b70:	mov	r3, ip
   12b74:	str	ip, [sp]
   12b78:	str	ip, [sp, #4]
   12b7c:	mov	r2, r4
   12b80:	str	ip, [sp, #8]
   12b84:	str	ip, [sp, #12]
   12b88:	str	ip, [sp, #16]
   12b8c:	mov	r1, r0
   12b90:	mov	r5, r0
   12b94:	mov	r0, ip
   12b98:	bl	13ddc <__assert_fail@plt+0x21ec>
   12b9c:	mov	r0, r5
   12ba0:	bl	117f4 <free@plt>
   12ba4:	mov	r0, r4
   12ba8:	bl	117f4 <free@plt>
   12bac:	b	125c8 <__assert_fail@plt+0x9d8>
   12bb0:	ldr	r4, [r3, #52]	; 0x34
   12bb4:	cmp	r4, #0
   12bb8:	bne	12be0 <__assert_fail@plt+0xff0>
   12bbc:	ldr	r1, [pc, #368]	; 12d34 <__assert_fail@plt+0x1144>
   12bc0:	mov	r2, #5
   12bc4:	mov	r0, r4
   12bc8:	add	r1, pc, r1
   12bcc:	bl	11848 <dcgettext@plt>
   12bd0:	mov	r1, r4
   12bd4:	mov	r2, r0
   12bd8:	mov	r0, #1
   12bdc:	bl	11920 <error@plt>
   12be0:	ldr	r3, [pc, #336]	; 12d38 <__assert_fail@plt+0x1148>
   12be4:	add	r3, pc, r3
   12be8:	ldr	r0, [r3, #52]	; 0x34
   12bec:	bl	119bc <exit@plt>
   12bf0:	andeq	r3, r2, ip, ror #7
   12bf4:	andeq	r0, r0, r0, lsr #3
   12bf8:	andeq	r3, r2, r4, ror #14
   12bfc:	muleq	r1, r4, r7
   12c00:	andeq	r3, r2, ip, lsr r7
   12c04:	andeq	r1, r1, r0, lsl r8
   12c08:	andeq	r3, r2, r4, lsl #14
   12c0c:	strdeq	r3, [r2], -ip
   12c10:	andeq	r1, r1, ip, ror r8
   12c14:			; <UNDEFINED> instruction: 0x000001b4
   12c18:	ldrdeq	r3, [r2], -ip
   12c1c:	andeq	r3, r2, r8, asr #13
   12c20:	andeq	r1, r1, ip, lsl r8
   12c24:	muleq	r2, r8, r0
   12c28:	andeq	r1, r1, r0, lsr #16
   12c2c:	andeq	r3, r2, r0, lsl r6
   12c30:	strdeq	r3, [r2], -r8
   12c34:			; <UNDEFINED> instruction: 0x000235b4
   12c38:	andeq	r0, r0, r0, ror #3
   12c3c:	andeq	r3, r2, r0, lsl r5
   12c40:	strdeq	r3, [r2], -r8
   12c44:	ldrdeq	r3, [r2], -r0
   12c48:	andeq	r0, r0, r8, asr #3
   12c4c:	andeq	r0, r0, ip, lsr #3
   12c50:	andeq	r1, r1, r8, lsl #13
   12c54:	muleq	r1, r0, r6
   12c58:	muleq	r1, r4, r6
   12c5c:	muleq	r1, ip, r6
   12c60:	andeq	r1, r1, r8, ror r6
   12c64:	muleq	r1, r8, r4
   12c68:	andeq	r3, r2, r4, asr #8
   12c6c:	andeq	r3, r2, r4, lsr r4
   12c70:	andeq	r3, r2, ip, lsl #8
   12c74:	strdeq	r3, [r2], -r4
   12c78:	andeq	r3, r2, r4, ror #7
   12c7c:	andeq	r3, r2, r8, asr #7
   12c80:	andeq	r3, r2, r4, asr #6
   12c84:	strdeq	r3, [r2], -r4
   12c88:	ldrdeq	r3, [r2], -r8
   12c8c:	andeq	r1, r1, r8, ror #8
   12c90:	andeq	r1, r1, r0, ror r4
   12c94:	andeq	r3, r2, r4, ror r2
   12c98:	andeq	r3, r2, r4, asr r2
   12c9c:	andeq	r3, r2, r0, asr #4
   12ca0:	andeq	r3, r2, r4, lsl r2
   12ca4:	andeq	r1, r1, r4, lsl #9
   12ca8:	andeq	r0, r0, r8, lsr #3
   12cac:	andeq	r3, r2, r4, lsr r1
   12cb0:	andeq	r3, r2, r4, lsl r1
   12cb4:	andeq	r3, r2, r0, lsl #2
   12cb8:	andeq	r3, r2, ip, ror #1
   12cbc:	ldrdeq	r1, [r1], -r8
   12cc0:	andeq	r3, r2, r4, ror r0
   12cc4:	andeq	r1, r1, ip, lsl r3
   12cc8:	strdeq	r2, [r2], -r0
   12ccc:	andeq	r2, r2, r4, ror #31
   12cd0:	ldrdeq	r2, [r2], -ip
   12cd4:	andeq	r2, r2, ip, asr #31
   12cd8:	andeq	r1, r1, r0, asr r3
   12cdc:	andeq	r2, r2, r0, lsr #30
   12ce0:	andeq	r2, r2, r0, lsl #30
   12ce4:	andeq	r2, r2, r0, lsr #27
   12ce8:	ldrdeq	r2, [r2], -r8
   12cec:	andeq	r0, r1, ip, lsr #8
   12cf0:	andeq	r2, r2, ip, asr #26
   12cf4:	andeq	r0, r1, ip, lsr #29
   12cf8:	andeq	r2, r2, r0, lsr #26
   12cfc:	andeq	r2, r2, r8, lsl sp
   12d00:	andeq	r2, r2, r4, lsl sp
   12d04:	strdeq	r2, [r2], -r4
   12d08:	strdeq	r0, [r1], -ip
   12d0c:	andeq	r0, r1, r8, ror #25
   12d10:	andeq	r2, r2, r0, lsl #23
   12d14:	andeq	r2, r2, r8, lsr #22
   12d18:	andeq	r2, r2, r4, ror #21
   12d1c:	andeq	r0, r1, ip, asr #27
   12d20:	andeq	r0, r1, ip, ror fp
   12d24:	andeq	r0, r1, r0, lsr sp
   12d28:	andeq	r0, r1, r4, asr #26
   12d2c:	andeq	r2, r2, r0, lsl #17
   12d30:			; <UNDEFINED> instruction: 0x00010ebc
   12d34:	andeq	r0, r1, ip, asr fp
   12d38:	andeq	r2, r2, r4, lsr #15
   12d3c:	andeq	r0, r1, r8, lsl #18
   12d40:	andeq	r2, r2, r8, ror r5
   12d44:	andeq	r2, r2, ip, asr r5
   12d48:	andeq	r0, r1, r8, ror #17
   12d4c:	andeq	r0, r1, r4, ror #12
   12d50:	andeq	r2, r2, r8, ror #7
   12d54:	andeq	r0, r1, r4, lsl r9
   12d58:	andeq	r2, r2, ip, lsr #6
   12d5c:			; <UNDEFINED> instruction: 0x000104b0
   12d60:	andeq	r2, r2, r4, lsl r2
   12d64:	andeq	r2, r2, ip, lsl #4
   12d68:	andeq	r2, r2, r0, lsl #4
   12d6c:	andeq	r2, r2, ip, ror #3
   12d70:	andeq	r2, r2, r4, ror #3
   12d74:	ldrdeq	r2, [r2], -ip
   12d78:	andeq	r2, r2, r8, lsr #2
   12d7c:	andeq	r2, r2, r4, ror #1
   12d80:	muleq	r0, r4, r5
   12d84:	andeq	r0, r1, r0, asr r2
   12d88:	andeq	pc, r0, ip, ror #11
   12d8c:	andeq	r0, r1, r8, rrx
   12d90:	strheq	r0, [r1], -r0	; <UNPREDICTABLE>
   12d94:	andeq	r0, r1, r4, lsr #1
   12d98:	andeq	r0, r1, r4, lsl #1
   12d9c:	andeq	r0, r1, r8, ror r0
   12da0:	andeq	r0, r1, r8, asr r0
   12da4:	andeq	r0, r1, ip, asr r0
   12da8:	andeq	r0, r1, ip, lsr #32
   12dac:	andeq	r0, r1, r0, lsr r0
   12db0:	andeq	r0, r1, r0
   12db4:	andeq	r0, r1, r8
   12db8:	ldrdeq	pc, [r0], -r8
   12dbc:	muleq	r0, ip, lr
   12dc0:	andeq	pc, r0, ip, lsl #29
   12dc4:	andeq	pc, r0, r0, ror lr	; <UNPREDICTABLE>
   12dc8:	andeq	r0, r1, r4, lsl r1
   12dcc:	cmp	r5, #0
   12dd0:	beq	12a58 <__assert_fail@plt+0xe68>
   12dd4:	ldr	r1, [pc, #-160]	; 12d3c <__assert_fail@plt+0x114c>
   12dd8:	mov	r2, #5
   12ddc:	ldr	r0, [sp, #68]	; 0x44
   12de0:	add	r1, pc, r1
   12de4:	bl	11848 <dcgettext@plt>
   12de8:	mov	r4, r0
   12dec:	ldr	r0, [sp, #56]	; 0x38
   12df0:	bl	1a514 <triple_free@@Base+0x3730>
   12df4:	mov	r2, r4
   12df8:	mov	r3, r0
   12dfc:	ldr	r0, [sp, #68]	; 0x44
   12e00:	mov	r1, r0
   12e04:	bl	11920 <error@plt>
   12e08:	ldr	r3, [pc, #-208]	; 12d40 <__assert_fail@plt+0x1150>
   12e0c:	mov	r2, #1
   12e10:	add	r3, pc, r3
   12e14:	str	r2, [r3, #52]	; 0x34
   12e18:	b	125c8 <__assert_fail@plt+0x9d8>
   12e1c:	bl	119d4 <strlen@plt>
   12e20:	ldr	r3, [pc, #-228]	; 12d44 <__assert_fail@plt+0x1154>
   12e24:	ldr	r5, [pc, #-228]	; 12d48 <__assert_fail@plt+0x1158>
   12e28:	mov	r7, #0
   12e2c:	add	r3, pc, r3
   12e30:	mov	r6, r7
   12e34:	add	r5, pc, r5
   12e38:	ldr	r9, [r3, #124]	; 0x7c
   12e3c:	mov	r8, r0
   12e40:	b	12eb4 <__assert_fail@plt+0x12c4>
   12e44:	ldr	r0, [r9, #12]
   12e48:	mov	r1, r5
   12e4c:	bl	117c4 <strcmp@plt>
   12e50:	cmp	r0, #0
   12e54:	beq	12eb0 <__assert_fail@plt+0x12c0>
   12e58:	cmp	r6, #0
   12e5c:	beq	12e78 <__assert_fail@plt+0x1288>
   12e60:	ldrb	r3, [r6, #24]
   12e64:	tst	r3, #1
   12e68:	bne	12e78 <__assert_fail@plt+0x1288>
   12e6c:	ldrb	r3, [r9, #24]
   12e70:	tst	r3, #1
   12e74:	bne	12eb0 <__assert_fail@plt+0x12c0>
   12e78:	ldr	fp, [r9, #4]
   12e7c:	mov	r0, fp
   12e80:	bl	119d4 <strlen@plt>
   12e84:	cmp	r8, r0
   12e88:	cmpcs	r0, r7
   12e8c:	mov	sl, r0
   12e90:	bcc	12eb0 <__assert_fail@plt+0x12c0>
   12e94:	cmp	r0, #1
   12e98:	beq	13028 <__assert_fail@plt+0x1438>
   12e9c:	cmp	r8, r0
   12ea0:	beq	12fb8 <__assert_fail@plt+0x13c8>
   12ea4:	ldrb	r3, [r4, r0]
   12ea8:	cmp	r3, #47	; 0x2f
   12eac:	beq	12fb8 <__assert_fail@plt+0x13c8>
   12eb0:	ldr	r9, [r9, #28]
   12eb4:	cmp	r9, #0
   12eb8:	bne	12e44 <__assert_fail@plt+0x1254>
   12ebc:	mov	r0, r4
   12ec0:	bl	117f4 <free@plt>
   12ec4:	cmp	r6, #0
   12ec8:	beq	12a7c <__assert_fail@plt+0xe8c>
   12ecc:	mov	r0, #3
   12ed0:	ldr	r1, [r6, #4]
   12ed4:	ldr	r2, [sp, #80]	; 0x50
   12ed8:	bl	11b9c <__xstat64@plt>
   12edc:	cmp	r0, #0
   12ee0:	bne	12a7c <__assert_fail@plt+0xe8c>
   12ee4:	ldr	lr, [sp, #92]	; 0x5c
   12ee8:	ldr	ip, [sp, #72]	; 0x48
   12eec:	ldrd	r2, [sp, #112]	; 0x70
   12ef0:	ldrd	r0, [lr, ip]
   12ef4:	cmp	r3, r1
   12ef8:	cmpeq	r2, r0
   12efc:	bne	12a7c <__assert_fail@plt+0xe8c>
   12f00:	ldr	r0, [r6, #12]
   12f04:	mov	r1, #0
   12f08:	ldr	r2, [sp, #56]	; 0x38
   12f0c:	str	r0, [sp]
   12f10:	ldrb	r0, [r6, #24]
   12f14:	mov	r3, r2
   12f18:	and	r0, r0, #1
   12f1c:	str	r0, [sp, #4]
   12f20:	ldrb	r0, [r6, #24]
   12f24:	str	r1, [sp, #12]
   12f28:	ubfx	r0, r0, #1, #1
   12f2c:	str	r1, [sp, #16]
   12f30:	str	r0, [sp, #8]
   12f34:	ldm	r6, {r0, r1}
   12f38:	bl	13ddc <__assert_fail@plt+0x21ec>
   12f3c:	b	125c8 <__assert_fail@plt+0x9d8>
   12f40:	mov	r0, #3
   12f44:	ldr	r1, [fp, #4]
   12f48:	ldr	r2, [sp, #80]	; 0x50
   12f4c:	bl	11b9c <__xstat64@plt>
   12f50:	cmp	r0, #0
   12f54:	bne	1312c <__assert_fail@plt+0x153c>
   12f58:	ldr	r2, [sp, #112]	; 0x70
   12f5c:	ldr	r3, [sp, #116]	; 0x74
   12f60:	mov	r0, r2
   12f64:	str	r2, [fp, #16]
   12f68:	str	r3, [fp, #20]
   12f6c:	mov	r1, r3
   12f70:	b	12ad0 <__assert_fail@plt+0xee0>
   12f74:	mov	r0, #1
   12f78:	bl	119bc <exit@plt>
   12f7c:	cmp	sl, #0
   12f80:	beq	13150 <__assert_fail@plt+0x1560>
   12f84:	ldr	r0, [pc, #-576]	; 12d4c <__assert_fail@plt+0x115c>
   12f88:	mov	r3, #0
   12f8c:	str	r3, [r4, #20]
   12f90:	add	r0, pc, r0
   12f94:	bl	11944 <getenv@plt>
   12f98:	ldr	r1, [pc, #-592]	; 12d50 <__assert_fail@plt+0x1160>
   12f9c:	mov	r3, #0
   12fa0:	add	r1, pc, r1
   12fa4:	cmp	r0, #0
   12fa8:	movne	r2, #512	; 0x200
   12fac:	moveq	r2, #1024	; 0x400
   12fb0:	strd	r2, [r1, #40]	; 0x28
   12fb4:	b	12144 <__assert_fail@plt+0x554>
   12fb8:	mov	r0, fp
   12fbc:	mov	r1, r4
   12fc0:	mov	r2, sl
   12fc4:	bl	11ba8 <strncmp@plt>
   12fc8:	cmp	r0, #0
   12fcc:	moveq	r7, sl
   12fd0:	moveq	r6, r9
   12fd4:	b	12eb0 <__assert_fail@plt+0x12c0>
   12fd8:	cmp	r6, #0
   12fdc:	bne	12f00 <__assert_fail@plt+0x1310>
   12fe0:	ldr	r1, [sp, #64]	; 0x40
   12fe4:	ldr	r0, [sp, #56]	; 0x38
   12fe8:	bl	14f70 <__assert_fail@plt+0x3380>
   12fec:	subs	r4, r0, #0
   12ff0:	beq	125c8 <__assert_fail@plt+0x9d8>
   12ff4:	mov	r0, r6
   12ff8:	str	r6, [sp]
   12ffc:	str	r6, [sp, #4]
   13000:	mov	r3, r6
   13004:	ldr	r2, [sp, #56]	; 0x38
   13008:	mov	r1, r4
   1300c:	str	r6, [sp, #8]
   13010:	str	r6, [sp, #12]
   13014:	str	r6, [sp, #16]
   13018:	bl	13ddc <__assert_fail@plt+0x21ec>
   1301c:	mov	r0, r4
   13020:	bl	117f4 <free@plt>
   13024:	b	125c8 <__assert_fail@plt+0x9d8>
   13028:	mov	r7, r0
   1302c:	mov	r6, r9
   13030:	b	12eb0 <__assert_fail@plt+0x12c0>
   13034:	mov	r7, #104	; 0x68
   13038:	ldr	ip, [pc, #-748]	; 12d54 <__assert_fail@plt+0x1164>
   1303c:	mul	r0, r7, r0
   13040:	add	ip, pc, ip
   13044:	str	ip, [sp, #44]	; 0x2c
   13048:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1304c:	ldr	ip, [sp, #76]	; 0x4c
   13050:	ldr	r9, [pc, #-768]	; 12d58 <__assert_fail@plt+0x1168>
   13054:	str	r8, [sp, #56]	; 0x38
   13058:	ldr	r4, [ip]
   1305c:	add	r9, pc, r9
   13060:	str	fp, [sp, #48]	; 0x30
   13064:	mov	sl, ip
   13068:	ldr	fp, [sp, #36]	; 0x24
   1306c:	add	r5, r8, r4, lsl #2
   13070:	str	r0, [sp, #92]	; 0x5c
   13074:	mov	r8, r0
   13078:	b	13088 <__assert_fail@plt+0x1498>
   1307c:	mov	r0, r6
   13080:	bl	11bc0 <close@plt>
   13084:	add	r4, r4, #1
   13088:	cmp	r4, fp
   1308c:	bge	12248 <__assert_fail@plt+0x658>
   13090:	ldr	r0, [r5], #4
   13094:	mov	r1, #256	; 0x100
   13098:	bl	11938 <open64@plt>
   1309c:	subs	r6, r0, #0
   130a0:	blt	130c4 <__assert_fail@plt+0x14d4>
   130a4:	ldr	r2, [sl]
   130a8:	mov	r0, #3
   130ac:	mov	r1, r6
   130b0:	rsb	r2, r2, r4
   130b4:	mla	r2, r7, r2, r8
   130b8:	bl	118a8 <__fxstat64@plt>
   130bc:	cmp	r0, #0
   130c0:	beq	1307c <__assert_fail@plt+0x148c>
   130c4:	ldr	r2, [sl]
   130c8:	mov	r0, #3
   130cc:	ldr	r1, [r5, #-4]
   130d0:	rsb	r2, r2, r4
   130d4:	mla	r2, r7, r2, r8
   130d8:	bl	11b9c <__xstat64@plt>
   130dc:	cmp	r0, #0
   130e0:	bne	130f0 <__assert_fail@plt+0x1500>
   130e4:	cmp	r6, #0
   130e8:	blt	13084 <__assert_fail@plt+0x1494>
   130ec:	b	1307c <__assert_fail@plt+0x148c>
   130f0:	bl	11a1c <__errno_location@plt>
   130f4:	ldr	r1, [r0]
   130f8:	ldr	r0, [r5, #-4]
   130fc:	str	r1, [sp, #32]
   13100:	bl	1a514 <triple_free@@Base+0x3730>
   13104:	ldr	r2, [sp, #44]	; 0x2c
   13108:	ldr	r1, [sp, #32]
   1310c:	mov	r3, r0
   13110:	mov	r0, #0
   13114:	bl	11920 <error@plt>
   13118:	mov	r2, #1
   1311c:	mov	r3, #0
   13120:	str	r2, [r9, #52]	; 0x34
   13124:	str	r3, [r5, #-4]
   13128:	b	130e4 <__assert_fail@plt+0x14f4>
   1312c:	bl	11a1c <__errno_location@plt>
   13130:	ldr	r4, [r0]
   13134:	cmp	r4, #5
   13138:	beq	135b0 <__assert_fail@plt+0x19c0>
   1313c:	ldrd	r2, [sp, #48]	; 0x30
   13140:	mvn	r0, #1
   13144:	mvn	r1, #0
   13148:	strd	r2, [fp, #16]
   1314c:	b	12ad0 <__assert_fail@plt+0xee0>
   13150:	ldr	r0, [pc, #-1020]	; 12d5c <__assert_fail@plt+0x116c>
   13154:	add	r0, pc, r0
   13158:	bl	11944 <getenv@plt>
   1315c:	add	r1, r4, #20
   13160:	add	r2, r4, #40	; 0x28
   13164:	bl	1784c <triple_free@@Base+0xa68>
   13168:	b	12144 <__assert_fail@plt+0x554>
   1316c:	ldr	r3, [pc, #-1044]	; 12d60 <__assert_fail@plt+0x1170>
   13170:	ldr	ip, [pc, #-1044]	; 12d64 <__assert_fail@plt+0x1174>
   13174:	add	r3, pc, r3
   13178:	ldr	r9, [pc, #-1048]	; 12d68 <__assert_fail@plt+0x1178>
   1317c:	add	ip, pc, ip
   13180:	str	ip, [sp, #64]	; 0x40
   13184:	ldrb	ip, [r3, #49]	; 0x31
   13188:	add	r9, pc, r9
   1318c:	ldr	sl, [r3, #124]	; 0x7c
   13190:	ldr	r6, [pc, #-1068]	; 12d6c <__assert_fail@plt+0x117c>
   13194:	str	ip, [sp, #44]	; 0x2c
   13198:	ldr	r3, [pc, #-1072]	; 12d70 <__assert_fail@plt+0x1180>
   1319c:	add	r6, pc, r6
   131a0:	ldr	ip, [pc, #-1076]	; 12d74 <__assert_fail@plt+0x1184>
   131a4:	add	r3, pc, r3
   131a8:	str	r3, [sp, #68]	; 0x44
   131ac:	add	ip, pc, ip
   131b0:	str	ip, [sp, #36]	; 0x24
   131b4:	b	13244 <__assert_fail@plt+0x1654>
   131b8:	ldrb	r3, [sl, #24]
   131bc:	tst	r3, #2
   131c0:	beq	131d4 <__assert_fail@plt+0x15e4>
   131c4:	ldr	ip, [sp, #36]	; 0x24
   131c8:	ldrb	r2, [ip, #48]	; 0x30
   131cc:	cmp	r2, #0
   131d0:	bne	13218 <__assert_fail@plt+0x1628>
   131d4:	tst	r3, #1
   131d8:	beq	131f4 <__assert_fail@plt+0x1604>
   131dc:	ldrb	r3, [r6, #49]	; 0x31
   131e0:	cmp	r3, #0
   131e4:	bne	131f4 <__assert_fail@plt+0x1604>
   131e8:	ldrb	r3, [r6, #50]	; 0x32
   131ec:	cmp	r3, #0
   131f0:	beq	13218 <__assert_fail@plt+0x1628>
   131f4:	ldr	r4, [sl, #12]
   131f8:	mov	r0, r4
   131fc:	bl	13770 <__assert_fail@plt+0x1b80>
   13200:	cmp	r0, #0
   13204:	beq	13218 <__assert_fail@plt+0x1628>
   13208:	mov	r0, r4
   1320c:	bl	137c8 <__assert_fail@plt+0x1bd8>
   13210:	cmp	r0, #0
   13214:	beq	132f8 <__assert_fail@plt+0x1708>
   13218:	ldrd	r2, [sl, #16]
   1321c:	strd	r2, [sp, #112]	; 0x70
   13220:	mov	r0, #16
   13224:	bl	1b2b0 <triple_free@@Base+0x44cc>
   13228:	ldr	r1, [r9, #56]	; 0x38
   1322c:	ldrd	r2, [sp, #112]	; 0x70
   13230:	str	sl, [r0, #8]
   13234:	strd	r2, [r0]
   13238:	str	r1, [r0, #12]
   1323c:	ldr	sl, [sl, #28]
   13240:	str	r0, [r9, #56]	; 0x38
   13244:	cmp	sl, #0
   13248:	bne	131b8 <__assert_fail@plt+0x15c8>
   1324c:	ldr	r3, [sp, #44]	; 0x2c
   13250:	cmp	r3, #0
   13254:	bne	13298 <__assert_fail@plt+0x16a8>
   13258:	ldr	r4, [pc, #-1256]	; 12d78 <__assert_fail@plt+0x1188>
   1325c:	ldr	ip, [sp, #44]	; 0x2c
   13260:	add	r4, pc, r4
   13264:	str	ip, [r4, #124]	; 0x7c
   13268:	b	1328c <__assert_fail@plt+0x169c>
   1326c:	ldr	r2, [r3, #8]
   13270:	mov	r0, r3
   13274:	ldr	r1, [r4, #124]	; 0x7c
   13278:	str	r2, [r4, #124]	; 0x7c
   1327c:	str	r1, [r2, #28]
   13280:	ldr	r5, [r3, #12]
   13284:	bl	117f4 <free@plt>
   13288:	str	r5, [r4, #56]	; 0x38
   1328c:	ldr	r3, [r4, #56]	; 0x38
   13290:	cmp	r3, #0
   13294:	bne	1326c <__assert_fail@plt+0x167c>
   13298:	ldr	r3, [pc, #-1316]	; 12d7c <__assert_fail@plt+0x118c>
   1329c:	mov	r6, #0
   132a0:	mov	r5, #1
   132a4:	add	r3, pc, r3
   132a8:	ldr	r4, [r3, #124]	; 0x7c
   132ac:	b	132ec <__assert_fail@plt+0x16fc>
   132b0:	ldr	r1, [r4, #12]
   132b4:	mov	r2, #0
   132b8:	mov	r3, r2
   132bc:	str	r1, [sp]
   132c0:	ldrb	r1, [r4, #24]
   132c4:	and	r1, r1, #1
   132c8:	str	r1, [sp, #4]
   132cc:	ldrb	r1, [r4, #24]
   132d0:	str	r6, [sp, #12]
   132d4:	ubfx	r1, r1, #1, #1
   132d8:	str	r5, [sp, #16]
   132dc:	str	r1, [sp, #8]
   132e0:	ldm	r4, {r0, r1}
   132e4:	bl	13ddc <__assert_fail@plt+0x21ec>
   132e8:	ldr	r4, [r4, #28]
   132ec:	cmp	r4, #0
   132f0:	bne	132b0 <__assert_fail@plt+0x16c0>
   132f4:	b	125e4 <__assert_fail@plt+0x9f4>
   132f8:	mov	r0, #3
   132fc:	ldr	r1, [sl, #4]
   13300:	mov	r2, fp
   13304:	bl	11b9c <__xstat64@plt>
   13308:	cmn	r0, #1
   1330c:	beq	13218 <__assert_fail@plt+0x1628>
   13310:	ldr	r3, [sp, #64]	; 0x40
   13314:	ldrd	r4, [sp, #112]	; 0x70
   13318:	ldr	r7, [r3, #56]	; 0x38
   1331c:	b	13324 <__assert_fail@plt+0x1734>
   13320:	ldr	r7, [r7, #12]
   13324:	cmp	r7, #0
   13328:	beq	13220 <__assert_fail@plt+0x1630>
   1332c:	ldrd	r2, [r7]
   13330:	cmp	r3, r5
   13334:	cmpeq	r2, r4
   13338:	bne	13320 <__assert_fail@plt+0x1730>
   1333c:	ldr	r4, [r7, #8]
   13340:	ldr	r2, [r4, #4]
   13344:	mov	r0, r2
   13348:	str	r2, [sp, #56]	; 0x38
   1334c:	bl	119d4 <strlen@plt>
   13350:	ldr	r3, [sl, #4]
   13354:	str	r3, [sp, #48]	; 0x30
   13358:	mov	r8, r0
   1335c:	mov	r0, r3
   13360:	bl	119d4 <strlen@plt>
   13364:	ldr	r5, [r4, #8]
   13368:	cmp	r8, r0
   1336c:	movls	r8, #0
   13370:	movhi	r8, #1
   13374:	cmp	r5, #0
   13378:	str	r8, [sp, #60]	; 0x3c
   1337c:	beq	133b0 <__assert_fail@plt+0x17c0>
   13380:	ldr	r8, [sl, #8]
   13384:	cmp	r8, #0
   13388:	moveq	r5, r8
   1338c:	beq	133b0 <__assert_fail@plt+0x17c0>
   13390:	mov	r0, r5
   13394:	bl	119d4 <strlen@plt>
   13398:	mov	r5, r0
   1339c:	mov	r0, r8
   133a0:	bl	119d4 <strlen@plt>
   133a4:	cmp	r5, r0
   133a8:	movcs	r5, #0
   133ac:	movcc	r5, #1
   133b0:	ldr	ip, [sp, #68]	; 0x44
   133b4:	ldrb	r3, [ip, #61]	; 0x3d
   133b8:	cmp	r3, #0
   133bc:	bne	133ec <__assert_fail@plt+0x17fc>
   133c0:	ldrb	r3, [sl, #24]
   133c4:	tst	r3, #2
   133c8:	beq	133ec <__assert_fail@plt+0x17fc>
   133cc:	ldrb	r3, [r4, #24]
   133d0:	tst	r3, #2
   133d4:	beq	133ec <__assert_fail@plt+0x17fc>
   133d8:	ldr	r0, [r4]
   133dc:	ldr	r1, [sl]
   133e0:	bl	117c4 <strcmp@plt>
   133e4:	cmp	r0, #0
   133e8:	bne	13220 <__assert_fail@plt+0x1630>
   133ec:	ldr	r8, [sl]
   133f0:	mov	r1, #47	; 0x2f
   133f4:	mov	r0, r8
   133f8:	bl	119e0 <strchr@plt>
   133fc:	cmp	r0, #0
   13400:	beq	13418 <__assert_fail@plt+0x1828>
   13404:	ldr	r0, [r4]
   13408:	mov	r1, #47	; 0x2f
   1340c:	bl	119e0 <strchr@plt>
   13410:	cmp	r0, #0
   13414:	beq	13598 <__assert_fail@plt+0x19a8>
   13418:	ldr	r2, [sp, #60]	; 0x3c
   1341c:	bics	r2, r2, r5
   13420:	bne	13598 <__assert_fail@plt+0x19a8>
   13424:	mov	r1, r8
   13428:	ldr	r0, [r4]
   1342c:	bl	117c4 <strcmp@plt>
   13430:	cmp	r0, #0
   13434:	beq	1344c <__assert_fail@plt+0x185c>
   13438:	ldr	r0, [sp, #48]	; 0x30
   1343c:	ldr	r1, [sp, #56]	; 0x38
   13440:	bl	117c4 <strcmp@plt>
   13444:	cmp	r0, #0
   13448:	beq	13598 <__assert_fail@plt+0x19a8>
   1344c:	mov	r4, sl
   13450:	ldr	ip, [sp, #44]	; 0x2c
   13454:	ldr	sl, [sl, #28]
   13458:	cmp	ip, #0
   1345c:	bne	13244 <__assert_fail@plt+0x1654>
   13460:	mov	r0, r4
   13464:	bl	1c548 <triple_free@@Base+0x5764>
   13468:	b	13244 <__assert_fail@plt+0x1654>
   1346c:	ldr	r3, [pc, #-1780]	; 12d80 <__assert_fail@plt+0x1190>
   13470:	mov	r2, #496	; 0x1f0
   13474:	ldr	r0, [pc, #-1784]	; 12d84 <__assert_fail@plt+0x1194>
   13478:	ldr	r1, [pc, #-1784]	; 12d88 <__assert_fail@plt+0x1198>
   1347c:	add	r3, pc, r3
   13480:	add	r0, pc, r0
   13484:	add	r3, r3, #40	; 0x28
   13488:	add	r1, pc, r1
   1348c:	bl	11bf0 <__assert_fail@plt>
   13490:	ldr	r1, [pc, #-1804]	; 12d8c <__assert_fail@plt+0x119c>
   13494:	add	r1, pc, r1
   13498:	b	12620 <__assert_fail@plt+0xa30>
   1349c:	ldr	ip, [pc, #-1812]	; 12d90 <__assert_fail@plt+0x11a0>
   134a0:	mov	r0, #0
   134a4:	ldr	r3, [pc, #-1816]	; 12d94 <__assert_fail@plt+0x11a4>
   134a8:	mov	r1, r0
   134ac:	add	ip, pc, ip
   134b0:	ldr	r2, [sp, #48]	; 0x30
   134b4:	add	r3, pc, r3
   134b8:	str	ip, [sp]
   134bc:	bl	11920 <error@plt>
   134c0:	mov	r0, #1
   134c4:	bl	14adc <__assert_fail@plt+0x2eec>
   134c8:	ldr	ip, [pc, #-1848]	; 12d98 <__assert_fail@plt+0x11a8>
   134cc:	mov	r0, #0
   134d0:	ldr	r3, [pc, #-1852]	; 12d9c <__assert_fail@plt+0x11ac>
   134d4:	mov	r1, r0
   134d8:	add	ip, pc, ip
   134dc:	ldr	r2, [sp, #48]	; 0x30
   134e0:	add	r3, pc, r3
   134e4:	str	ip, [sp]
   134e8:	bl	11920 <error@plt>
   134ec:	mov	r0, r4
   134f0:	bl	14adc <__assert_fail@plt+0x2eec>
   134f4:	ldr	ip, [pc, #-1884]	; 12da0 <__assert_fail@plt+0x11b0>
   134f8:	mov	r0, #0
   134fc:	ldr	r3, [pc, #-1888]	; 12da4 <__assert_fail@plt+0x11b4>
   13500:	mov	r1, r0
   13504:	add	ip, pc, ip
   13508:	ldr	r2, [sp, #48]	; 0x30
   1350c:	add	r3, pc, r3
   13510:	str	ip, [sp]
   13514:	bl	11920 <error@plt>
   13518:	mov	r0, #1
   1351c:	bl	14adc <__assert_fail@plt+0x2eec>
   13520:	ldr	ip, [pc, #-1920]	; 12da8 <__assert_fail@plt+0x11b8>
   13524:	mov	r0, #0
   13528:	ldr	r3, [pc, #-1924]	; 12dac <__assert_fail@plt+0x11bc>
   1352c:	mov	r1, r0
   13530:	add	ip, pc, ip
   13534:	ldr	r2, [sp, #48]	; 0x30
   13538:	add	r3, pc, r3
   1353c:	str	ip, [sp]
   13540:	bl	11920 <error@plt>
   13544:	mov	r0, #1
   13548:	bl	14adc <__assert_fail@plt+0x2eec>
   1354c:	ldr	ip, [pc, #-1956]	; 12db0 <__assert_fail@plt+0x11c0>
   13550:	mov	r0, #0
   13554:	ldr	r3, [pc, #-1960]	; 12db4 <__assert_fail@plt+0x11c4>
   13558:	mov	r1, r0
   1355c:	add	ip, pc, ip
   13560:	ldr	r2, [sp, #48]	; 0x30
   13564:	add	r3, pc, r3
   13568:	str	ip, [sp]
   1356c:	bl	11920 <error@plt>
   13570:	mov	r0, #1
   13574:	bl	14adc <__assert_fail@plt+0x2eec>
   13578:	mov	r0, r8
   1357c:	str	r6, [sp, #68]	; 0x44
   13580:	bl	117f4 <free@plt>
   13584:	mov	r0, r7
   13588:	bl	117f4 <free@plt>
   1358c:	ldr	r0, [sp, #84]	; 0x54
   13590:	bl	117f4 <free@plt>
   13594:	b	12588 <__assert_fail@plt+0x998>
   13598:	str	sl, [r7, #8]
   1359c:	b	13450 <__assert_fail@plt+0x1860>
   135a0:	ldr	r5, [pc, #-2032]	; 12db8 <__assert_fail@plt+0x11c8>
   135a4:	mov	r4, #1
   135a8:	add	r5, pc, r5
   135ac:	b	12908 <__assert_fail@plt+0xd18>
   135b0:	ldr	r0, [fp, #4]
   135b4:	bl	1a514 <triple_free@@Base+0x3730>
   135b8:	mov	r1, r4
   135bc:	mov	r2, r7
   135c0:	mov	r3, r0
   135c4:	mov	r0, #0
   135c8:	bl	11920 <error@plt>
   135cc:	ldr	ip, [sp, #108]	; 0x6c
   135d0:	mov	r3, #1
   135d4:	str	r3, [ip, #52]	; 0x34
   135d8:	b	1313c <__assert_fail@plt+0x154c>
   135dc:	ldr	r5, [pc, #-2088]	; 12dbc <__assert_fail@plt+0x11cc>
   135e0:	mov	r4, #1
   135e4:	add	r5, pc, r5
   135e8:	b	12908 <__assert_fail@plt+0xd18>
   135ec:	ldr	r5, [pc, #-2100]	; 12dc0 <__assert_fail@plt+0x11d0>
   135f0:	mov	r4, #1
   135f4:	add	r5, pc, r5
   135f8:	b	12908 <__assert_fail@plt+0xd18>
   135fc:	ldr	r4, [r3, #4]
   13600:	cmp	r4, #0
   13604:	beq	13624 <__assert_fail@plt+0x1a34>
   13608:	ldr	r5, [pc, #-2124]	; 12dc4 <__assert_fail@plt+0x11d4>
   1360c:	mov	r4, #1
   13610:	add	r5, pc, r5
   13614:	b	12908 <__assert_fail@plt+0xd18>
   13618:	mov	r1, #10
   1361c:	bl	11ae8 <__overflow@plt>
   13620:	b	129e8 <__assert_fail@plt+0xdf8>
   13624:	ldr	r1, [pc, #-2148]	; 12dc8 <__assert_fail@plt+0x11d8>
   13628:	mov	r2, #5
   1362c:	add	r1, pc, r1
   13630:	bl	11848 <dcgettext@plt>
   13634:	mov	r5, r0
   13638:	b	12908 <__assert_fail@plt+0xd18>
   1363c:	mov	fp, #0
   13640:	mov	lr, #0
   13644:	pop	{r1}		; (ldr r1, [sp], #4)
   13648:	mov	r2, sp
   1364c:	push	{r2}		; (str r2, [sp, #-4]!)
   13650:	push	{r0}		; (str r0, [sp, #-4]!)
   13654:	ldr	ip, [pc, #16]	; 1366c <__assert_fail@plt+0x1a7c>
   13658:	push	{ip}		; (str ip, [sp, #-4]!)
   1365c:	ldr	r0, [pc, #12]	; 13670 <__assert_fail@plt+0x1a80>
   13660:	ldr	r3, [pc, #12]	; 13674 <__assert_fail@plt+0x1a84>
   13664:	bl	11968 <__libc_start_main@plt>
   13668:	bl	11bb4 <abort@plt>
   1366c:	ldrdeq	r2, [r2], -r8
   13670:	andeq	r1, r1, r0, lsl #24
   13674:	andeq	r2, r2, r4, ror r9
   13678:	ldr	r3, [pc, #20]	; 13694 <__assert_fail@plt+0x1aa4>
   1367c:	ldr	r2, [pc, #20]	; 13698 <__assert_fail@plt+0x1aa8>
   13680:	add	r3, pc, r3
   13684:	ldr	r2, [r3, r2]
   13688:	cmp	r2, #0
   1368c:	bxeq	lr
   13690:	b	11980 <__gmon_start__@plt>
   13694:	andeq	r1, r2, r8, ror r9
   13698:			; <UNDEFINED> instruction: 0x000001bc
   1369c:	push	{r3, lr}
   136a0:	movw	r0, #21384	; 0x5388
   136a4:	ldr	r3, [pc, #36]	; 136d0 <__assert_fail@plt+0x1ae0>
   136a8:	movt	r0, #3
   136ac:	rsb	r3, r0, r3
   136b0:	cmp	r3, #6
   136b4:	popls	{r3, pc}
   136b8:	movw	r3, #0
   136bc:	movt	r3, #0
   136c0:	cmp	r3, #0
   136c4:	popeq	{r3, pc}
   136c8:	blx	r3
   136cc:	pop	{r3, pc}
   136d0:	andeq	r5, r3, fp, lsl #7
   136d4:	push	{r3, lr}
   136d8:	movw	r0, #21384	; 0x5388
   136dc:	movw	r3, #21384	; 0x5388
   136e0:	movt	r0, #3
   136e4:	movt	r3, #3
   136e8:	rsb	r3, r0, r3
   136ec:	asr	r3, r3, #2
   136f0:	add	r3, r3, r3, lsr #31
   136f4:	asrs	r1, r3, #1
   136f8:	popeq	{r3, pc}
   136fc:	movw	r2, #0
   13700:	movt	r2, #0
   13704:	cmp	r2, #0
   13708:	popeq	{r3, pc}
   1370c:	blx	r2
   13710:	pop	{r3, pc}
   13714:	push	{r4, lr}
   13718:	movw	r4, #21384	; 0x5388
   1371c:	movt	r4, #3
   13720:	ldrb	r3, [r4]
   13724:	cmp	r3, #0
   13728:	popne	{r4, pc}
   1372c:	bl	1369c <__assert_fail@plt+0x1aac>
   13730:	mov	r3, #1
   13734:	strb	r3, [r4]
   13738:	pop	{r4, pc}
   1373c:	movw	r0, #19892	; 0x4db4
   13740:	movt	r0, #3
   13744:	push	{r3, lr}
   13748:	ldr	r3, [r0]
   1374c:	cmp	r3, #0
   13750:	beq	13768 <__assert_fail@plt+0x1b78>
   13754:	movw	r3, #0
   13758:	movt	r3, #0
   1375c:	cmp	r3, #0
   13760:	beq	13768 <__assert_fail@plt+0x1b78>
   13764:	blx	r3
   13768:	pop	{r3, lr}
   1376c:	b	136d4 <__assert_fail@plt+0x1ae4>
   13770:	push	{r3, r4, r5, lr}
   13774:	mov	r5, r0
   13778:	ldr	r3, [pc, #68]	; 137c4 <__assert_fail@plt+0x1bd4>
   1377c:	add	r3, pc, r3
   13780:	ldr	r4, [r3]
   13784:	cmp	r4, #0
   13788:	beq	137bc <__assert_fail@plt+0x1bcc>
   1378c:	cmp	r0, #0
   13790:	beq	137bc <__assert_fail@plt+0x1bcc>
   13794:	mov	r0, r5
   13798:	ldr	r1, [r4]
   1379c:	bl	117c4 <strcmp@plt>
   137a0:	cmp	r0, #0
   137a4:	beq	137bc <__assert_fail@plt+0x1bcc>
   137a8:	ldr	r4, [r4, #4]
   137ac:	cmp	r4, #0
   137b0:	bne	13794 <__assert_fail@plt+0x1ba4>
   137b4:	mov	r0, r4
   137b8:	pop	{r3, r4, r5, pc}
   137bc:	mov	r0, #1
   137c0:	pop	{r3, r4, r5, pc}
   137c4:	andeq	r1, r2, ip, lsl #24
   137c8:	push	{r3, r4, r5, lr}
   137cc:	mov	r5, r0
   137d0:	ldr	r3, [pc, #72]	; 13820 <__assert_fail@plt+0x1c30>
   137d4:	add	r3, pc, r3
   137d8:	ldr	r4, [r3, #4]
   137dc:	cmp	r4, #0
   137e0:	beq	1380c <__assert_fail@plt+0x1c1c>
   137e4:	cmp	r0, #0
   137e8:	beq	1381c <__assert_fail@plt+0x1c2c>
   137ec:	mov	r0, r5
   137f0:	ldr	r1, [r4]
   137f4:	bl	117c4 <strcmp@plt>
   137f8:	cmp	r0, #0
   137fc:	beq	13814 <__assert_fail@plt+0x1c24>
   13800:	ldr	r4, [r4, #4]
   13804:	cmp	r4, #0
   13808:	bne	137ec <__assert_fail@plt+0x1bfc>
   1380c:	mov	r0, r4
   13810:	pop	{r3, r4, r5, pc}
   13814:	mov	r0, #1
   13818:	pop	{r3, r4, r5, pc}
   1381c:	pop	{r3, r4, r5, pc}
   13820:			; <UNDEFINED> instruction: 0x00021bb4
   13824:	push	{r3, r4, r5, lr}
   13828:	ldr	r4, [pc, #80]	; 13880 <__assert_fail@plt+0x1c90>
   1382c:	add	r4, pc, r4
   13830:	ldr	r1, [r4, #8]
   13834:	ldr	r0, [r4, #12]
   13838:	add	r1, r1, #1
   1383c:	str	r1, [r4, #8]
   13840:	cmn	r1, #-1073741823	; 0xc0000001
   13844:	bhi	1387c <__assert_fail@plt+0x1c8c>
   13848:	lsl	r1, r1, #2
   1384c:	bl	1b308 <triple_free@@Base+0x4524>
   13850:	ldr	r3, [r4, #8]
   13854:	mov	r5, r0
   13858:	ldr	r0, [r4, #16]
   1385c:	str	r5, [r4, #12]
   13860:	sub	r4, r3, #-1073741823	; 0xc0000001
   13864:	cmn	r0, #-1073741823	; 0xc0000001
   13868:	bhi	1387c <__assert_fail@plt+0x1c8c>
   1386c:	lsl	r0, r0, #2
   13870:	bl	1b2b0 <triple_free@@Base+0x44cc>
   13874:	str	r0, [r5, r4, lsl #2]
   13878:	pop	{r3, r4, r5, pc}
   1387c:	bl	1b4c4 <triple_free@@Base+0x46e0>
   13880:	andeq	r1, r2, ip, asr fp
   13884:	push	{r4, r5, r6, r7, r8, lr}
   13888:	mvn	r4, #2
   1388c:	sub	sp, sp, #16
   13890:	mvn	r5, #0
   13894:	cmp	r3, r5
   13898:	cmpeq	r2, r4
   1389c:	mov	ip, r0
   138a0:	ldr	r8, [sp, #40]	; 0x28
   138a4:	ldrd	r6, [sp, #48]	; 0x30
   138a8:	ldrd	r4, [sp, #56]	; 0x38
   138ac:	bls	138fc <__assert_fail@plt+0x1d0c>
   138b0:	ldr	r0, [pc, #120]	; 13930 <__assert_fail@plt+0x1d40>
   138b4:	cmp	ip, #0
   138b8:	add	r0, pc, r0
   138bc:	beq	138f4 <__assert_fail@plt+0x1d04>
   138c0:	ldr	lr, [pc, #108]	; 13934 <__assert_fail@plt+0x1d44>
   138c4:	rsbs	r0, r2, #0
   138c8:	rsc	r1, r3, #0
   138cc:	strd	r6, [sp]
   138d0:	add	r2, r8, ip
   138d4:	add	lr, pc, lr
   138d8:	strd	r4, [sp, #8]
   138dc:	ldr	r3, [lr, #20]
   138e0:	bl	16e00 <triple_free@@Base+0x1c>
   138e4:	mov	r2, #45	; 0x2d
   138e8:	mov	r3, r0
   138ec:	sub	r0, r0, #1
   138f0:	strb	r2, [r3, #-1]
   138f4:	add	sp, sp, #16
   138f8:	pop	{r4, r5, r6, r7, r8, pc}
   138fc:	cmp	r0, #0
   13900:	bne	138c0 <__assert_fail@plt+0x1cd0>
   13904:	ldr	ip, [pc, #44]	; 13938 <__assert_fail@plt+0x1d48>
   13908:	mov	r0, r2
   1390c:	mov	r1, r3
   13910:	strd	r6, [sp, #40]	; 0x28
   13914:	add	ip, pc, ip
   13918:	strd	r4, [sp, #48]	; 0x30
   1391c:	mov	r2, r8
   13920:	ldr	r3, [ip, #20]
   13924:	add	sp, sp, #16
   13928:	pop	{r4, r5, r6, r7, r8, lr}
   1392c:	b	16e00 <triple_free@@Base+0x1c>
   13930:	muleq	r0, r0, r1
   13934:			; <UNDEFINED> instruction: 0x00021ab4
   13938:	andeq	r1, r2, r4, ror sl
   1393c:	push	{r3, r4, r5, lr}
   13940:	mov	r5, r0
   13944:	ldrb	r4, [r0]
   13948:	cmp	r4, #0
   1394c:	beq	1397c <__assert_fail@plt+0x1d8c>
   13950:	bl	119a4 <__ctype_b_loc@plt>
   13954:	add	r3, r5, #1
   13958:	mov	ip, #63	; 0x3f
   1395c:	ldr	r2, [r0]
   13960:	lsl	r4, r4, #1
   13964:	ldrh	r2, [r2, r4]
   13968:	tst	r2, #2
   1396c:	strbne	ip, [r3, #-1]
   13970:	ldrb	r4, [r3], #1
   13974:	cmp	r4, #0
   13978:	bne	1395c <__assert_fail@plt+0x1d6c>
   1397c:	mov	r0, r5
   13980:	pop	{r3, r4, r5, pc}
   13984:	ldr	r3, [pc, #868]	; 13cf0 <__assert_fail@plt+0x2100>
   13988:	ldr	r2, [pc, #868]	; 13cf4 <__assert_fail@plt+0x2104>
   1398c:	add	r3, pc, r3
   13990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13994:	sub	sp, sp, #724	; 0x2d4
   13998:	ldr	r2, [r3, r2]
   1399c:	ldr	r3, [r2]
   139a0:	str	r2, [sp, #52]	; 0x34
   139a4:	str	r3, [sp, #716]	; 0x2cc
   139a8:	bl	13824 <__assert_fail@plt+0x1c34>
   139ac:	ldr	r3, [pc, #836]	; 13cf8 <__assert_fail@plt+0x2108>
   139b0:	add	r3, pc, r3
   139b4:	ldr	r2, [r3, #16]
   139b8:	cmp	r2, #0
   139bc:	beq	13cc4 <__assert_fail@plt+0x20d4>
   139c0:	ldr	r0, [pc, #820]	; 13cfc <__assert_fail@plt+0x210c>
   139c4:	mov	r9, r3
   139c8:	ldr	r1, [pc, #816]	; 13d00 <__assert_fail@plt+0x2110>
   139cc:	mov	fp, #0
   139d0:	add	r0, pc, r0
   139d4:	ldr	r2, [pc, #808]	; 13d04 <__assert_fail@plt+0x2114>
   139d8:	str	r0, [sp, #48]	; 0x30
   139dc:	add	r1, pc, r1
   139e0:	ldr	r3, [pc, #800]	; 13d08 <__assert_fail@plt+0x2118>
   139e4:	add	r2, pc, r2
   139e8:	ldr	r0, [pc, #796]	; 13d0c <__assert_fail@plt+0x211c>
   139ec:	add	r3, pc, r3
   139f0:	str	r1, [sp, #28]
   139f4:	add	r0, pc, r0
   139f8:	str	r2, [sp, #24]
   139fc:	str	r3, [sp, #40]	; 0x28
   13a00:	str	r0, [sp, #44]	; 0x2c
   13a04:	b	13a30 <__assert_fail@plt+0x1e40>
   13a08:	ldr	r3, [r4, #24]
   13a0c:	ldr	r5, [r3, r8]
   13a10:	ldr	r0, [r5, #16]
   13a14:	ldr	r3, [pc, #756]	; 13d10 <__assert_fail@plt+0x2120>
   13a18:	add	fp, fp, #1
   13a1c:	str	r0, [r5, #16]
   13a20:	add	r3, pc, r3
   13a24:	ldr	r3, [r3, #16]
   13a28:	cmp	r3, fp
   13a2c:	bls	13cc4 <__assert_fail@plt+0x20d4>
   13a30:	ldr	r4, [r9, #24]
   13a34:	mov	r0, #0
   13a38:	str	r0, [sp, #60]	; 0x3c
   13a3c:	lsl	r8, fp, #2
   13a40:	ldr	r3, [r4, fp, lsl #2]
   13a44:	ldr	r2, [r3]
   13a48:	cmp	r2, #10
   13a4c:	bne	13a5c <__assert_fail@plt+0x1e6c>
   13a50:	ldrb	r2, [r9, #28]
   13a54:	cmp	r2, r0
   13a58:	bne	13c98 <__assert_fail@plt+0x20a8>
   13a5c:	ldr	r1, [r3, #12]
   13a60:	mov	r0, #0
   13a64:	mov	r2, #5
   13a68:	bl	11848 <dcgettext@plt>
   13a6c:	mov	r5, r0
   13a70:	ldr	r3, [r4, r8]
   13a74:	ldr	r3, [r3]
   13a78:	cmp	r3, #2
   13a7c:	beq	13aec <__assert_fail@plt+0x1efc>
   13a80:	mov	r0, r5
   13a84:	bl	11a4c <__strdup@plt>
   13a88:	mov	r3, r0
   13a8c:	str	r3, [sp, #60]	; 0x3c
   13a90:	cmp	r0, #0
   13a94:	beq	13ce8 <__assert_fail@plt+0x20f8>
   13a98:	ldr	r4, [pc, #628]	; 13d14 <__assert_fail@plt+0x2124>
   13a9c:	bl	1393c <__assert_fail@plt+0x1d4c>
   13aa0:	ldr	r0, [sp, #60]	; 0x3c
   13aa4:	mov	r1, #0
   13aa8:	add	r4, pc, r4
   13aac:	ldr	ip, [r4, #8]
   13ab0:	ldr	r2, [r4, #12]
   13ab4:	sub	ip, ip, #-1073741823	; 0xc0000001
   13ab8:	ldr	r3, [r4, #24]
   13abc:	ldr	r2, [r2, ip, lsl #2]
   13ac0:	str	r0, [r2, r8]
   13ac4:	ldr	r5, [r3, r8]
   13ac8:	ldr	r0, [sp, #60]	; 0x3c
   13acc:	ldr	r6, [r5, #16]
   13ad0:	bl	180d8 <triple_free@@Base+0x12f4>
   13ad4:	cmp	r6, r0
   13ad8:	bhi	13a08 <__assert_fail@plt+0x1e18>
   13adc:	ldr	r0, [sp, #60]	; 0x3c
   13ae0:	mov	r1, #0
   13ae4:	bl	180d8 <triple_free@@Base+0x12f4>
   13ae8:	b	13a14 <__assert_fail@plt+0x1e24>
   13aec:	ldr	r1, [sp, #28]
   13af0:	ldr	r3, [r1, #32]
   13af4:	cmp	r3, #0
   13af8:	beq	13b64 <__assert_fail@plt+0x1f74>
   13afc:	cmp	r3, #4
   13b00:	beq	13b58 <__assert_fail@plt+0x1f68>
   13b04:	cmp	r3, #3
   13b08:	bne	13a80 <__assert_fail@plt+0x1e90>
   13b0c:	ldr	r2, [sp, #28]
   13b10:	ldrd	r0, [r2, #40]	; 0x28
   13b14:	add	r2, sp, #64	; 0x40
   13b18:	bl	17a28 <triple_free@@Base+0xc44>
   13b1c:	ldr	r1, [pc, #500]	; 13d18 <__assert_fail@plt+0x2128>
   13b20:	mov	r2, #5
   13b24:	add	r1, pc, r1
   13b28:	mov	r4, r0
   13b2c:	mov	r0, #0
   13b30:	bl	11848 <dcgettext@plt>
   13b34:	mov	r3, r5
   13b38:	mov	r2, r4
   13b3c:	mov	r1, r0
   13b40:	add	r0, sp, #60	; 0x3c
   13b44:	bl	1be30 <triple_free@@Base+0x504c>
   13b48:	cmn	r0, #1
   13b4c:	moveq	r3, #0
   13b50:	streq	r3, [sp, #60]	; 0x3c
   13b54:	b	13c90 <__assert_fail@plt+0x20a0>
   13b58:	ldr	r3, [r1, #20]
   13b5c:	tst	r3, #16
   13b60:	bne	13a80 <__assert_fail@plt+0x1e90>
   13b64:	ldr	r2, [sp, #24]
   13b68:	ldr	r3, [sp, #24]
   13b6c:	ldr	r0, [sp, #24]
   13b70:	ldr	r2, [r2, #40]	; 0x28
   13b74:	ldr	r3, [r3, #44]	; 0x2c
   13b78:	ldr	r0, [r0, #20]
   13b7c:	mov	r4, r2
   13b80:	mov	r7, r2
   13b84:	mov	r5, r3
   13b88:	mov	r6, r3
   13b8c:	and	r1, r0, #292	; 0x124
   13b90:	str	r2, [sp, #16]
   13b94:	str	r3, [sp, #20]
   13b98:	str	r0, [sp, #32]
   13b9c:	str	r1, [sp, #36]	; 0x24
   13ba0:	mov	r0, r7
   13ba4:	mov	r1, r6
   13ba8:	mov	r2, #1000	; 0x3e8
   13bac:	mov	r3, #0
   13bb0:	bl	21fac <triple_free@@Base+0xb1c8>
   13bb4:	mov	r0, r7
   13bb8:	mov	r1, r6
   13bbc:	orrs	r3, r2, r3
   13bc0:	mov	r2, #1000	; 0x3e8
   13bc4:	mov	r3, #0
   13bc8:	movne	sl, #0
   13bcc:	moveq	sl, #1
   13bd0:	bl	21fac <triple_free@@Base+0xb1c8>
   13bd4:	movw	r2, #1023	; 0x3ff
   13bd8:	mov	r3, #0
   13bdc:	and	r2, r2, r4
   13be0:	and	r3, r3, r5
   13be4:	mov	r7, r0
   13be8:	orrs	r0, r2, r3
   13bec:	mov	r6, r1
   13bf0:	lsr	r1, r4, #10
   13bf4:	orr	r1, r1, r5, lsl #22
   13bf8:	lsr	r2, r5, #10
   13bfc:	movne	r3, #0
   13c00:	moveq	r3, #1
   13c04:	tst	r3, sl
   13c08:	mov	r4, r1
   13c0c:	mov	r5, r2
   13c10:	bne	13ba0 <__assert_fail@plt+0x1fb0>
   13c14:	cmp	sl, r3
   13c18:	bge	13cac <__assert_fail@plt+0x20bc>
   13c1c:	ldr	r1, [sp, #36]	; 0x24
   13c20:	orr	r3, r1, #184	; 0xb8
   13c24:	tst	r3, #32
   13c28:	mov	r4, #1
   13c2c:	orreq	r3, r3, #256	; 0x100
   13c30:	mov	r5, #0
   13c34:	ldr	r1, [sp, #20]
   13c38:	add	r2, sp, #64	; 0x40
   13c3c:	strd	r4, [sp]
   13c40:	strd	r4, [sp, #8]
   13c44:	ldr	r0, [sp, #16]
   13c48:	bl	16e00 <triple_free@@Base+0x1c>
   13c4c:	ldr	r1, [sp, #40]	; 0x28
   13c50:	mov	r2, #5
   13c54:	mov	r5, r0
   13c58:	mov	r0, #0
   13c5c:	bl	11848 <dcgettext@plt>
   13c60:	ldr	r1, [sp, #44]	; 0x2c
   13c64:	mov	r2, #5
   13c68:	mov	r4, r0
   13c6c:	mov	r0, #0
   13c70:	bl	11848 <dcgettext@plt>
   13c74:	mov	r2, r5
   13c78:	mov	r3, r4
   13c7c:	mov	r1, r0
   13c80:	add	r0, sp, #60	; 0x3c
   13c84:	bl	1be30 <triple_free@@Base+0x504c>
   13c88:	cmn	r0, #1
   13c8c:	beq	13ce0 <__assert_fail@plt+0x20f0>
   13c90:	ldr	r0, [sp, #60]	; 0x3c
   13c94:	b	13a90 <__assert_fail@plt+0x1ea0>
   13c98:	ldr	r1, [sp, #48]	; 0x30
   13c9c:	mov	r2, #5
   13ca0:	bl	11848 <dcgettext@plt>
   13ca4:	mov	r5, r0
   13ca8:	b	13a70 <__assert_fail@plt+0x1e80>
   13cac:	ldrgt	r0, [sp, #32]
   13cb0:	ldrle	r2, [sp, #36]	; 0x24
   13cb4:	andgt	r3, r0, #260	; 0x104
   13cb8:	orrle	r3, r2, #152	; 0x98
   13cbc:	orrgt	r3, r3, #152	; 0x98
   13cc0:	b	13c24 <__assert_fail@plt+0x2034>
   13cc4:	ldr	r0, [sp, #52]	; 0x34
   13cc8:	ldr	r2, [sp, #716]	; 0x2cc
   13ccc:	ldr	r3, [r0]
   13cd0:	cmp	r2, r3
   13cd4:	bne	13cec <__assert_fail@plt+0x20fc>
   13cd8:	add	sp, sp, #724	; 0x2d4
   13cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ce0:	mov	r3, #0
   13ce4:	str	r3, [sp, #60]	; 0x3c
   13ce8:	bl	1b4c4 <triple_free@@Base+0x46e0>
   13cec:	bl	11854 <__stack_chk_fail@plt>
   13cf0:	andeq	r1, r2, ip, ror #12
   13cf4:	andeq	r0, r0, r0, lsr #3
   13cf8:	ldrdeq	r1, [r2], -r8
   13cfc:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
   13d00:	andeq	r1, r2, ip, lsr #19
   13d04:	andeq	r1, r2, r4, lsr #19
   13d08:	andeq	pc, r0, r8, rrx
   13d0c:	andeq	pc, r0, r8, rrx
   13d10:	andeq	r1, r2, r8, ror #18
   13d14:	andeq	r1, r2, r0, ror #17
   13d18:	andeq	lr, r0, r8, lsr pc
   13d1c:	push	{r4, r5, r6, lr}
   13d20:	mov	r6, r1
   13d24:	ldr	r4, [pc, #152]	; 13dc4 <__assert_fail@plt+0x21d4>
   13d28:	mov	r5, r0
   13d2c:	add	r4, pc, r4
   13d30:	ldr	r3, [r4, #16]
   13d34:	ldr	r0, [r4, #24]
   13d38:	add	r1, r3, #1
   13d3c:	str	r1, [r4, #16]
   13d40:	cmn	r1, #-1073741823	; 0xc0000001
   13d44:	bhi	13dc0 <__assert_fail@plt+0x21d0>
   13d48:	lsl	r1, r1, #2
   13d4c:	bl	1b308 <triple_free@@Base+0x4524>
   13d50:	lsl	r3, r5, #3
   13d54:	ldr	r2, [pc, #108]	; 13dc8 <__assert_fail@plt+0x21d8>
   13d58:	rsb	ip, r5, r3
   13d5c:	ldr	r1, [r4, #16]
   13d60:	cmp	r6, #0
   13d64:	add	r2, pc, r2
   13d68:	rsb	r5, r5, r3
   13d6c:	add	r2, r2, ip, lsl #2
   13d70:	sub	r1, r1, #-1073741823	; 0xc0000001
   13d74:	str	r2, [r0, r1, lsl #2]
   13d78:	strne	r6, [r2, #12]
   13d7c:	ldr	r2, [pc, #72]	; 13dcc <__assert_fail@plt+0x21dc>
   13d80:	str	r0, [r4, #24]
   13d84:	add	r2, pc, r2
   13d88:	add	r5, r2, r5, lsl #2
   13d8c:	ldrb	r3, [r5, #24]
   13d90:	cmp	r3, #0
   13d94:	moveq	r3, #1
   13d98:	strbeq	r3, [r5, #24]
   13d9c:	popeq	{r4, r5, r6, pc}
   13da0:	ldr	r0, [pc, #40]	; 13dd0 <__assert_fail@plt+0x21e0>
   13da4:	mov	r2, #356	; 0x164
   13da8:	ldr	r1, [pc, #36]	; 13dd4 <__assert_fail@plt+0x21e4>
   13dac:	ldr	r3, [pc, #36]	; 13dd8 <__assert_fail@plt+0x21e8>
   13db0:	add	r0, pc, r0
   13db4:	add	r1, pc, r1
   13db8:	add	r3, pc, r3
   13dbc:	bl	11bf0 <__assert_fail@plt>
   13dc0:	bl	1b4c4 <triple_free@@Base+0x46e0>
   13dc4:	andeq	r1, r2, ip, asr r6
   13dc8:	andeq	r1, r2, ip, ror r4
   13dcc:	andeq	r1, r2, ip, asr r4
   13dd0:			; <UNDEFINED> instruction: 0x0000ecb4
   13dd4:	andeq	lr, r0, r0, asr #25
   13dd8:	andeq	lr, r0, r8, asr ip
   13ddc:	ldr	ip, [pc, #2436]	; 14768 <__assert_fail@plt+0x2b78>
   13de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13de4:	vpush	{d8-d10}
   13de8:	mov	r6, r0
   13dec:	ldr	r0, [pc, #2424]	; 1476c <__assert_fail@plt+0x2b7c>
   13df0:	sub	sp, sp, #980	; 0x3d4
   13df4:	add	ip, pc, ip
   13df8:	mov	r5, r3
   13dfc:	str	r2, [sp, #72]	; 0x48
   13e00:	mov	fp, r1
   13e04:	ldr	r0, [ip, r0]
   13e08:	mov	r3, ip
   13e0c:	ldrb	r8, [sp, #1048]	; 0x418
   13e10:	ldr	sl, [sp, #1040]	; 0x410
   13e14:	ldr	r3, [r0]
   13e18:	cmp	r8, #0
   13e1c:	str	r0, [sp, #36]	; 0x24
   13e20:	ldrb	r2, [sp, #1044]	; 0x414
   13e24:	ldr	r4, [sp, #1052]	; 0x41c
   13e28:	ldrb	r7, [sp, #1056]	; 0x420
   13e2c:	str	r3, [sp, #972]	; 0x3cc
   13e30:	beq	13e68 <__assert_fail@plt+0x2278>
   13e34:	ldr	r3, [pc, #2356]	; 14770 <__assert_fail@plt+0x2b80>
   13e38:	add	r3, pc, r3
   13e3c:	ldrb	r3, [r3, #48]	; 0x30
   13e40:	cmp	r3, #0
   13e44:	beq	13e68 <__assert_fail@plt+0x2278>
   13e48:	ldr	r4, [sp, #36]	; 0x24
   13e4c:	ldr	r2, [sp, #972]	; 0x3cc
   13e50:	ldr	r3, [r4]
   13e54:	cmp	r2, r3
   13e58:	bne	14a5c <__assert_fail@plt+0x2e6c>
   13e5c:	add	sp, sp, #980	; 0x3d4
   13e60:	vpop	{d8-d10}
   13e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e68:	cmp	r2, #0
   13e6c:	beq	13e90 <__assert_fail@plt+0x22a0>
   13e70:	ldr	r3, [pc, #2300]	; 14774 <__assert_fail@plt+0x2b84>
   13e74:	add	r3, pc, r3
   13e78:	ldrb	r2, [r3, #49]	; 0x31
   13e7c:	cmp	r2, #0
   13e80:	bne	13e90 <__assert_fail@plt+0x22a0>
   13e84:	ldrb	r3, [r3, #50]	; 0x32
   13e88:	cmp	r3, #0
   13e8c:	beq	13e48 <__assert_fail@plt+0x2258>
   13e90:	mov	r0, sl
   13e94:	bl	13770 <__assert_fail@plt+0x1b80>
   13e98:	cmp	r0, #0
   13e9c:	beq	13e48 <__assert_fail@plt+0x2258>
   13ea0:	mov	r0, sl
   13ea4:	bl	137c8 <__assert_fail@plt+0x1bd8>
   13ea8:	cmp	r0, #0
   13eac:	bne	13e48 <__assert_fail@plt+0x2258>
   13eb0:	rsbs	r9, r4, #1
   13eb4:	movcc	r9, #0
   13eb8:	adds	r3, fp, #0
   13ebc:	movne	r3, #1
   13ec0:	tst	r9, r3
   13ec4:	beq	13ed4 <__assert_fail@plt+0x22e4>
   13ec8:	ldrb	r2, [fp]
   13ecc:	cmp	r2, #47	; 0x2f
   13ed0:	bne	13e48 <__assert_fail@plt+0x2258>
   13ed4:	cmp	r5, #0
   13ed8:	beq	145f4 <__assert_fail@plt+0x2a04>
   13edc:	cmp	r4, #0
   13ee0:	beq	147fc <__assert_fail@plt+0x2c0c>
   13ee4:	ldm	r4!, {r0, r1, r2, r3}
   13ee8:	add	ip, sp, #88	; 0x58
   13eec:	stmia	ip!, {r0, r1, r2, r3}
   13ef0:	ldm	r4!, {r0, r1, r2, r3}
   13ef4:	stmia	ip!, {r0, r1, r2, r3}
   13ef8:	ldm	r4!, {r0, r1, r2, r3}
   13efc:	stmia	ip!, {r0, r1, r2, r3}
   13f00:	ldm	r4, {r0, r1}
   13f04:	stm	ip, {r0, r1}
   13f08:	movw	r3, #64656	; 0xfc90
   13f0c:	add	ip, sp, #976	; 0x3d0
   13f10:	movt	r3, #65535	; 0xffff
   13f14:	ldrd	r2, [r3, ip]
   13f18:	orrs	r0, r2, r3
   13f1c:	bne	13f34 <__assert_fail@plt+0x2344>
   13f20:	ldr	r3, [pc, #2128]	; 14778 <__assert_fail@plt+0x2b88>
   13f24:	add	r3, pc, r3
   13f28:	ldrb	r2, [r3, #49]	; 0x31
   13f2c:	cmp	r2, #0
   13f30:	beq	14464 <__assert_fail@plt+0x2874>
   13f34:	cmp	r9, #0
   13f38:	bne	14610 <__assert_fail@plt+0x2a20>
   13f3c:	bl	13824 <__assert_fail@plt+0x1c34>
   13f40:	cmp	r6, #0
   13f44:	beq	14604 <__assert_fail@plt+0x2a14>
   13f48:	ldr	r4, [sp, #72]	; 0x48
   13f4c:	cmp	r4, #0
   13f50:	beq	14624 <__assert_fail@plt+0x2a34>
   13f54:	mov	r0, r6
   13f58:	bl	1b4a8 <triple_free@@Base+0x46c4>
   13f5c:	cmp	r7, #0
   13f60:	str	r0, [sp, #76]	; 0x4c
   13f64:	beq	13fb4 <__assert_fail@plt+0x23c4>
   13f68:	bl	119d4 <strlen@plt>
   13f6c:	cmp	r0, #36	; 0x24
   13f70:	bls	13fb4 <__assert_fail@plt+0x23c4>
   13f74:	ldr	r1, [pc, #2048]	; 1477c <__assert_fail@plt+0x2b8c>
   13f78:	sub	r0, r0, #36	; 0x24
   13f7c:	ldr	r6, [sp, #76]	; 0x4c
   13f80:	add	r1, pc, r1
   13f84:	add	r0, r6, r0
   13f88:	bl	11be4 <strspn@plt>
   13f8c:	cmp	r0, #36	; 0x24
   13f90:	bne	13fb4 <__assert_fail@plt+0x23c4>
   13f94:	ldr	r0, [sp, #76]	; 0x4c
   13f98:	mov	r1, #0
   13f9c:	bl	1528c <__assert_fail@plt+0x369c>
   13fa0:	subs	r3, r0, #0
   13fa4:	beq	13fb4 <__assert_fail@plt+0x23c4>
   13fa8:	ldr	r0, [sp, #76]	; 0x4c
   13fac:	str	r3, [sp, #76]	; 0x4c
   13fb0:	bl	117f4 <free@plt>
   13fb4:	cmp	sl, #0
   13fb8:	beq	14634 <__assert_fail@plt+0x2a44>
   13fbc:	movw	r2, #64688	; 0xfcb0
   13fc0:	add	r1, sp, #976	; 0x3d0
   13fc4:	movt	r2, #65535	; 0xffff
   13fc8:	movw	r3, #64696	; 0xfcb8
   13fcc:	movt	r3, #65535	; 0xffff
   13fd0:	mvn	r4, #2
   13fd4:	ldrd	r0, [r1, r2]
   13fd8:	add	r2, sp, #976	; 0x3d0
   13fdc:	mvn	r5, #0
   13fe0:	movw	ip, #64784	; 0xfd10
   13fe4:	cmp	r1, r5
   13fe8:	cmpeq	r0, r4
   13fec:	movt	ip, #65535	; 0xffff
   13ff0:	add	r5, sp, #976	; 0x3d0
   13ff4:	ldrd	r6, [r2, r3]
   13ff8:	movw	r4, #64776	; 0xfd08
   13ffc:	movw	r2, #64808	; 0xfd28
   14000:	strd	r0, [r5, ip]
   14004:	movt	r2, #65535	; 0xffff
   14008:	movw	r3, #64792	; 0xfd18
   1400c:	movt	r4, #65535	; 0xffff
   14010:	movt	r3, #65535	; 0xffff
   14014:	mov	lr, #64768	; 0xfd00
   14018:	movw	ip, #64816	; 0xfd30
   1401c:	movt	lr, #65535	; 0xffff
   14020:	movt	ip, #65535	; 0xffff
   14024:	strd	r6, [r5, r2]
   14028:	strd	r6, [r5, r3]
   1402c:	mov	r2, #1
   14030:	mov	r3, #0
   14034:	strd	r0, [sp, #40]	; 0x28
   14038:	strd	r2, [r5, r4]
   1403c:	strd	r2, [r5, lr]
   14040:	mvn	r3, #0
   14044:	mvn	r2, #0
   14048:	strd	r2, [r5, ip]
   1404c:	mov	r3, #0
   14050:	strb	r3, [sp, #240]	; 0xf0
   14054:	strb	r3, [sp, #264]	; 0x108
   14058:	bhi	1409c <__assert_fail@plt+0x24ac>
   1405c:	mvn	r0, #2
   14060:	mvn	r1, #0
   14064:	cmp	r7, r1
   14068:	cmpeq	r6, r0
   1406c:	bhi	1409c <__assert_fail@plt+0x24ac>
   14070:	ldrd	r4, [sp, #40]	; 0x28
   14074:	ldrd	r2, [sp, #40]	; 0x28
   14078:	subs	r2, r2, r6
   1407c:	sbc	r3, r3, r7
   14080:	cmp	r5, r7
   14084:	cmpeq	r4, r6
   14088:	add	r5, sp, #976	; 0x3d0
   1408c:	strd	r2, [r5, ip]
   14090:	movcs	r3, #0
   14094:	movcc	r3, #1
   14098:	strb	r3, [sp, #264]	; 0x108
   1409c:	movw	r0, #64656	; 0xfc90
   140a0:	add	r5, sp, #976	; 0x3d0
   140a4:	movt	r0, #65535	; 0xffff
   140a8:	movw	r1, #64672	; 0xfca0
   140ac:	movt	r1, #65535	; 0xffff
   140b0:	movw	r3, #64664	; 0xfc98
   140b4:	ldrd	r4, [r5, r0]
   140b8:	movt	r3, #65535	; 0xffff
   140bc:	add	r8, sp, #976	; 0x3d0
   140c0:	movw	lr, #64720	; 0xfcd0
   140c4:	movt	lr, #65535	; 0xffff
   140c8:	ldr	r2, [pc, #1712]	; 14780 <__assert_fail@plt+0x2b90>
   140cc:	strd	r4, [sp, #48]	; 0x30
   140d0:	add	r5, sp, #976	; 0x3d0
   140d4:	add	r2, pc, r2
   140d8:	ldrb	ip, [sp, #120]	; 0x78
   140dc:	ldrd	r4, [r5, r1]
   140e0:	add	r1, sp, #976	; 0x3d0
   140e4:	cmp	ip, #0
   140e8:	ldrd	r0, [r1, r3]
   140ec:	strd	r4, [sp, #64]	; 0x40
   140f0:	ldrd	r4, [sp, #48]	; 0x30
   140f4:	strd	r0, [sp, #56]	; 0x38
   140f8:	movw	r1, #64728	; 0xfcd8
   140fc:	movt	r1, #65535	; 0xffff
   14100:	movw	r0, #64744	; 0xfce8
   14104:	strd	r4, [r8, lr]
   14108:	movt	r0, #65535	; 0xffff
   1410c:	ldrd	r4, [sp, #64]	; 0x40
   14110:	ldrd	r2, [r2, #40]	; 0x28
   14114:	strd	r4, [r8, r1]
   14118:	movw	r1, #64712	; 0xfcc8
   1411c:	ldrd	r4, [sp, #56]	; 0x38
   14120:	movt	r1, #65535	; 0xffff
   14124:	strd	r2, [r8, r1]
   14128:	strd	r4, [r8, r0]
   1412c:	ldr	r4, [sp, #88]	; 0x58
   14130:	ldr	r5, [sp, #92]	; 0x5c
   14134:	str	r4, [sp, #144]	; 0x90
   14138:	str	r5, [sp, #148]	; 0x94
   1413c:	bne	14444 <__assert_fail@plt+0x2854>
   14140:	ldrd	r0, [sp, #48]	; 0x30
   14144:	mvn	r2, #2
   14148:	mvn	r3, #0
   1414c:	movw	lr, #64752	; 0xfcf0
   14150:	cmp	r1, r3
   14154:	cmpeq	r0, r2
   14158:	movt	lr, #65535	; 0xffff
   1415c:	add	r8, sp, #976	; 0x3d0
   14160:	mvn	r1, #0
   14164:	mvn	r0, #0
   14168:	strb	ip, [sp, #176]	; 0xb0
   1416c:	strd	r0, [r8, lr]
   14170:	mov	r1, #0
   14174:	strb	r1, [sp, #200]	; 0xc8
   14178:	bhi	141bc <__assert_fail@plt+0x25cc>
   1417c:	ldrd	r0, [sp, #56]	; 0x38
   14180:	cmp	r1, r3
   14184:	cmpeq	r0, r2
   14188:	bhi	141bc <__assert_fail@plt+0x25cc>
   1418c:	ldrd	r2, [sp, #48]	; 0x30
   14190:	subs	r2, r2, r0
   14194:	sbc	r3, r3, r1
   14198:	strd	r2, [sp, #24]
   1419c:	ldrd	r2, [sp, #48]	; 0x30
   141a0:	cmp	r3, r1
   141a4:	cmpeq	r2, r0
   141a8:	ldrd	r0, [sp, #24]
   141ac:	movcs	r3, #0
   141b0:	movcc	r3, #1
   141b4:	strb	r3, [sp, #200]	; 0xc8
   141b8:	strd	r0, [r8, lr]
   141bc:	ldr	r1, [pc, #1472]	; 14784 <__assert_fail@plt+0x2b94>
   141c0:	add	r1, pc, r1
   141c4:	ldrb	r3, [r1, #61]	; 0x3d
   141c8:	cmp	r3, #0
   141cc:	beq	14368 <__assert_fail@plt+0x2778>
   141d0:	cmp	r9, #0
   141d4:	beq	14368 <__assert_fail@plt+0x2778>
   141d8:	ldrd	r8, [sp, #40]	; 0x28
   141dc:	mvn	r2, #2
   141e0:	mvn	r3, #0
   141e4:	cmp	r9, r3
   141e8:	cmpeq	r8, r2
   141ec:	bhi	14200 <__assert_fail@plt+0x2610>
   141f0:	ldrd	r2, [r1, #104]	; 0x68
   141f4:	adds	r2, r2, r8
   141f8:	adc	r3, r3, r9
   141fc:	strd	r2, [r1, #104]	; 0x68
   14200:	mvn	r2, #2
   14204:	mvn	r3, #0
   14208:	cmp	r7, r3
   1420c:	cmpeq	r6, r2
   14210:	bhi	1422c <__assert_fail@plt+0x263c>
   14214:	ldr	r1, [pc, #1388]	; 14788 <__assert_fail@plt+0x2b98>
   14218:	add	r1, pc, r1
   1421c:	ldrd	r2, [r1, #112]	; 0x70
   14220:	adds	r2, r2, r6
   14224:	adc	r3, r3, r7
   14228:	strd	r2, [r1, #112]	; 0x70
   1422c:	ldrd	r0, [sp, #48]	; 0x30
   14230:	mvn	r2, #2
   14234:	mvn	r3, #0
   14238:	cmp	r1, r3
   1423c:	cmpeq	r0, r2
   14240:	bhi	14270 <__assert_fail@plt+0x2680>
   14244:	ldr	r2, [sp, #48]	; 0x30
   14248:	ldr	lr, [pc, #1340]	; 1478c <__assert_fail@plt+0x2b9c>
   1424c:	mul	r3, r0, r5
   14250:	add	lr, pc, lr
   14254:	mla	r6, r4, r1, r3
   14258:	umull	r0, r1, r2, r4
   1425c:	ldrd	r2, [lr, #72]	; 0x48
   14260:	add	r1, r6, r1
   14264:	adds	r2, r2, r0
   14268:	adc	r3, r3, r1
   1426c:	strd	r2, [lr, #72]	; 0x48
   14270:	ldrd	r8, [sp, #56]	; 0x38
   14274:	mvn	r2, #2
   14278:	mvn	r3, #0
   1427c:	cmp	r9, r3
   14280:	cmpeq	r8, r2
   14284:	bhi	142b4 <__assert_fail@plt+0x26c4>
   14288:	mul	r6, r8, r5
   1428c:	ldr	lr, [pc, #1276]	; 14790 <__assert_fail@plt+0x2ba0>
   14290:	mla	r6, r4, r9, r6
   14294:	ldr	r9, [sp, #56]	; 0x38
   14298:	add	lr, pc, lr
   1429c:	umull	r0, r1, r9, r4
   142a0:	ldrd	r2, [lr, #80]	; 0x50
   142a4:	add	r1, r6, r1
   142a8:	adds	r2, r2, r0
   142ac:	adc	r3, r3, r1
   142b0:	strd	r2, [lr, #80]	; 0x50
   142b4:	ldrd	r0, [sp, #64]	; 0x40
   142b8:	mvn	r2, #2
   142bc:	mvn	r3, #0
   142c0:	cmp	r1, r3
   142c4:	cmpeq	r0, r2
   142c8:	bhi	14368 <__assert_fail@plt+0x2778>
   142cc:	ldr	lr, [pc, #1216]	; 14794 <__assert_fail@plt+0x2ba4>
   142d0:	ldr	r6, [sp, #64]	; 0x40
   142d4:	add	lr, pc, lr
   142d8:	mul	r2, r0, r5
   142dc:	ldrb	r3, [lr, #96]	; 0x60
   142e0:	mla	r2, r4, r1, r2
   142e4:	eor	r5, r3, #1
   142e8:	umull	r0, r1, r6, r4
   142ec:	cmp	ip, r5
   142f0:	add	r1, r2, r1
   142f4:	bne	14a34 <__assert_fail@plt+0x2e44>
   142f8:	cmp	r3, #0
   142fc:	beq	14310 <__assert_fail@plt+0x2720>
   14300:	ldrd	r2, [lr, #88]	; 0x58
   14304:	rsbs	r2, r2, #0
   14308:	rsc	r3, r3, #0
   1430c:	strd	r2, [lr, #88]	; 0x58
   14310:	cmp	ip, #0
   14314:	beq	14320 <__assert_fail@plt+0x2730>
   14318:	rsbs	r0, r0, #0
   1431c:	rsc	r1, r1, #0
   14320:	ldr	lr, [pc, #1136]	; 14798 <__assert_fail@plt+0x2ba8>
   14324:	add	lr, pc, lr
   14328:	ldrd	r2, [lr, #88]	; 0x58
   1432c:	cmp	r3, r1
   14330:	cmpeq	r2, r0
   14334:	bls	14a48 <__assert_fail@plt+0x2e58>
   14338:	subs	r2, r2, r0
   1433c:	sbc	r3, r3, r1
   14340:	strd	r2, [lr, #88]	; 0x58
   14344:	ldr	r1, [pc, #1104]	; 1479c <__assert_fail@plt+0x2bac>
   14348:	add	r1, pc, r1
   1434c:	ldrb	r3, [r1, #96]	; 0x60
   14350:	cmp	r3, #0
   14354:	beq	14368 <__assert_fail@plt+0x2778>
   14358:	ldrd	r2, [r1, #88]	; 0x58
   1435c:	rsbs	r2, r2, #0
   14360:	rsc	r3, r3, #0
   14364:	strd	r2, [r1, #88]	; 0x58
   14368:	ldr	r3, [pc, #1072]	; 147a0 <__assert_fail@plt+0x2bb0>
   1436c:	add	r3, pc, r3
   14370:	ldr	r2, [r3, #16]
   14374:	cmp	r2, #0
   14378:	beq	144ec <__assert_fail@plt+0x28fc>
   1437c:	ldr	r6, [pc, #1056]	; 147a4 <__assert_fail@plt+0x2bb4>
   14380:	mov	r7, r3
   14384:	ldr	r8, [pc, #1052]	; 147a8 <__assert_fail@plt+0x2bb8>
   14388:	vldr	d8, [pc, #968]	; 14758 <__assert_fail@plt+0x2b68>
   1438c:	add	r6, pc, r6
   14390:	vldr	d9, [pc, #968]	; 14760 <__assert_fail@plt+0x2b70>
   14394:	add	r8, pc, r8
   14398:	str	r8, [sp, #48]	; 0x30
   1439c:	mov	r8, #0
   143a0:	str	fp, [sp, #64]	; 0x40
   143a4:	str	sl, [sp, #32]
   143a8:	ldr	r3, [r7, #24]
   143ac:	lsl	r9, r8, #2
   143b0:	ldr	r3, [r3, r8, lsl #2]
   143b4:	ldr	r2, [r3, #8]
   143b8:	cmp	r2, #1
   143bc:	beq	14410 <__assert_fail@plt+0x2820>
   143c0:	bcc	1443c <__assert_fail@plt+0x284c>
   143c4:	cmp	r2, #2
   143c8:	bne	14418 <__assert_fail@plt+0x2828>
   143cc:	mov	r4, #0
   143d0:	ldr	r3, [r3]
   143d4:	cmp	r3, #11
   143d8:	addls	pc, pc, r3, lsl #2
   143dc:	b	145d0 <__assert_fail@plt+0x29e0>
   143e0:	b	14588 <__assert_fail@plt+0x2998>
   143e4:	b	14578 <__assert_fail@plt+0x2988>
   143e8:	b	145a4 <__assert_fail@plt+0x29b4>
   143ec:	b	14598 <__assert_fail@plt+0x29a8>
   143f0:	b	14548 <__assert_fail@plt+0x2958>
   143f4:	b	14508 <__assert_fail@plt+0x2918>
   143f8:	b	145a4 <__assert_fail@plt+0x29b4>
   143fc:	b	14598 <__assert_fail@plt+0x29a8>
   14400:	b	14548 <__assert_fail@plt+0x2958>
   14404:	b	14508 <__assert_fail@plt+0x2918>
   14408:	b	144f8 <__assert_fail@plt+0x2908>
   1440c:	b	14474 <__assert_fail@plt+0x2884>
   14410:	add	r4, sp, #208	; 0xd0
   14414:	b	143d0 <__assert_fail@plt+0x27e0>
   14418:	ldr	r3, [pc, #908]	; 147ac <__assert_fail@plt+0x2bbc>
   1441c:	movw	r2, #1038	; 0x40e
   14420:	ldr	r0, [pc, #904]	; 147b0 <__assert_fail@plt+0x2bc0>
   14424:	ldr	r1, [pc, #904]	; 147b4 <__assert_fail@plt+0x2bc4>
   14428:	add	r3, pc, r3
   1442c:	add	r0, pc, r0
   14430:	add	r3, r3, #12
   14434:	add	r1, pc, r1
   14438:	bl	11bf0 <__assert_fail@plt>
   1443c:	add	r4, sp, #144	; 0x90
   14440:	b	143d0 <__assert_fail@plt+0x27e0>
   14444:	ldrd	r0, [sp, #64]	; 0x40
   14448:	mvn	r2, #2
   1444c:	mvn	r3, #0
   14450:	cmp	r1, r3
   14454:	cmpeq	r0, r2
   14458:	movhi	ip, #0
   1445c:	movls	ip, #1
   14460:	b	14140 <__assert_fail@plt+0x2550>
   14464:	ldrb	r3, [r3, #50]	; 0x32
   14468:	cmp	r3, #0
   1446c:	beq	13e48 <__assert_fail@plt+0x2258>
   14470:	b	13f34 <__assert_fail@plt+0x2344>
   14474:	ldr	r0, [sp, #72]	; 0x48
   14478:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1447c:	str	r0, [sp, #84]	; 0x54
   14480:	cmp	r0, #0
   14484:	beq	14ab8 <__assert_fail@plt+0x2ec8>
   14488:	bl	1393c <__assert_fail@plt+0x1d4c>
   1448c:	ldr	r3, [r6, #24]
   14490:	ldr	r0, [sp, #84]	; 0x54
   14494:	mov	r1, #0
   14498:	ldr	r4, [r3, r9]
   1449c:	ldr	r5, [r4, #16]
   144a0:	bl	180d8 <triple_free@@Base+0x12f4>
   144a4:	cmp	r5, r0
   144a8:	bls	145c0 <__assert_fail@plt+0x29d0>
   144ac:	ldr	r3, [r6, #24]
   144b0:	ldr	r4, [r3, r9]
   144b4:	ldr	r0, [r4, #16]
   144b8:	ldr	r3, [pc, #760]	; 147b8 <__assert_fail@plt+0x2bc8>
   144bc:	add	r8, r8, #1
   144c0:	str	r0, [r4, #16]
   144c4:	add	r3, pc, r3
   144c8:	ldr	r2, [sp, #84]	; 0x54
   144cc:	ldr	ip, [r3, #8]
   144d0:	ldr	r0, [r3, #12]
   144d4:	sub	ip, ip, #-1073741823	; 0xc0000001
   144d8:	ldr	r1, [r3, #16]
   144dc:	ldr	r3, [r0, ip, lsl #2]
   144e0:	cmp	r1, r8
   144e4:	str	r2, [r3, r9]
   144e8:	bhi	143a8 <__assert_fail@plt+0x27b8>
   144ec:	ldr	r0, [sp, #76]	; 0x4c
   144f0:	bl	117f4 <free@plt>
   144f4:	b	13e48 <__assert_fail@plt+0x2258>
   144f8:	ldr	r0, [sp, #64]	; 0x40
   144fc:	bl	1b4a8 <triple_free@@Base+0x46c4>
   14500:	str	r0, [sp, #84]	; 0x54
   14504:	b	14480 <__assert_fail@plt+0x2890>
   14508:	ldrd	r0, [r4, #48]	; 0x30
   1450c:	mvn	r2, #2
   14510:	mvn	r3, #0
   14514:	cmp	r1, r3
   14518:	cmpeq	r0, r2
   1451c:	bls	14640 <__assert_fail@plt+0x2a50>
   14520:	mov	r0, #2
   14524:	bl	11950 <malloc@plt>
   14528:	subs	r3, r0, #0
   1452c:	str	r3, [sp, #84]	; 0x54
   14530:	mov	r0, r3
   14534:	movne	r2, #45	; 0x2d
   14538:	strhne	r2, [r3]
   1453c:	cmp	r0, #0
   14540:	bne	14488 <__assert_fail@plt+0x2898>
   14544:	bl	1b4c4 <triple_free@@Base+0x46e0>
   14548:	ldrb	r0, [r4, #32]
   1454c:	ldrd	r2, [r4, #24]
   14550:	add	r1, sp, #316	; 0x13c
   14554:	str	r1, [sp]
   14558:	ldrd	sl, [r4]
   1455c:	strd	sl, [sp, #8]
   14560:	ldrd	r4, [r4, #8]
   14564:	strd	r4, [sp, #16]
   14568:	bl	13884 <__assert_fail@plt+0x1c94>
   1456c:	bl	1b4a8 <triple_free@@Base+0x46c4>
   14570:	str	r0, [sp, #84]	; 0x54
   14574:	b	14480 <__assert_fail@plt+0x2890>
   14578:	ldr	r0, [sp, #32]
   1457c:	bl	1b4a8 <triple_free@@Base+0x46c4>
   14580:	str	r0, [sp, #84]	; 0x54
   14584:	b	14480 <__assert_fail@plt+0x2890>
   14588:	ldr	r0, [sp, #76]	; 0x4c
   1458c:	bl	1b4a8 <triple_free@@Base+0x46c4>
   14590:	str	r0, [sp, #84]	; 0x54
   14594:	b	14480 <__assert_fail@plt+0x2890>
   14598:	ldrb	r0, [r4, #56]	; 0x38
   1459c:	ldrd	r2, [r4, #48]	; 0x30
   145a0:	b	14550 <__assert_fail@plt+0x2960>
   145a4:	ldrd	sl, [r4, #16]
   145a8:	add	r1, sp, #316	; 0x13c
   145ac:	mov	r0, #0
   145b0:	str	r1, [sp]
   145b4:	mov	r2, sl
   145b8:	mov	r3, fp
   145bc:	b	14558 <__assert_fail@plt+0x2968>
   145c0:	ldr	r0, [sp, #84]	; 0x54
   145c4:	mov	r1, #0
   145c8:	bl	180d8 <triple_free@@Base+0x12f4>
   145cc:	b	144b8 <__assert_fail@plt+0x28c8>
   145d0:	ldr	r3, [pc, #484]	; 147bc <__assert_fail@plt+0x2bcc>
   145d4:	movw	r2, #1140	; 0x474
   145d8:	ldr	r0, [pc, #480]	; 147c0 <__assert_fail@plt+0x2bd0>
   145dc:	ldr	r1, [pc, #480]	; 147c4 <__assert_fail@plt+0x2bd4>
   145e0:	add	r3, pc, r3
   145e4:	add	r0, pc, r0
   145e8:	add	r3, r3, #12
   145ec:	add	r1, pc, r1
   145f0:	bl	11bf0 <__assert_fail@plt>
   145f4:	cmp	r3, #0
   145f8:	movne	r5, fp
   145fc:	moveq	r5, r6
   14600:	b	13edc <__assert_fail@plt+0x22ec>
   14604:	ldr	r6, [pc, #444]	; 147c8 <__assert_fail@plt+0x2bd8>
   14608:	add	r6, pc, r6
   1460c:	b	13f48 <__assert_fail@plt+0x2358>
   14610:	ldr	r3, [pc, #436]	; 147cc <__assert_fail@plt+0x2bdc>
   14614:	mov	r2, #1
   14618:	add	r3, pc, r3
   1461c:	strb	r2, [r3, #60]	; 0x3c
   14620:	b	13f3c <__assert_fail@plt+0x234c>
   14624:	ldr	r5, [pc, #420]	; 147d0 <__assert_fail@plt+0x2be0>
   14628:	add	r5, pc, r5
   1462c:	str	r5, [sp, #72]	; 0x48
   14630:	b	13f54 <__assert_fail@plt+0x2364>
   14634:	ldr	sl, [pc, #408]	; 147d4 <__assert_fail@plt+0x2be4>
   14638:	add	sl, pc, sl
   1463c:	b	13fbc <__assert_fail@plt+0x23cc>
   14640:	ldrd	sl, [r4, #24]
   14644:	cmp	fp, r3
   14648:	cmpeq	sl, r2
   1464c:	strd	sl, [sp, #40]	; 0x28
   14650:	bhi	14520 <__assert_fail@plt+0x2930>
   14654:	ldrb	r3, [r4, #56]	; 0x38
   14658:	cmp	r3, #0
   1465c:	bne	149d4 <__assert_fail@plt+0x2de4>
   14660:	movw	r2, #36700	; 0x8f5c
   14664:	movw	r3, #23592	; 0x5c28
   14668:	movt	r2, #62914	; 0xf5c2
   1466c:	movt	r3, #655	; 0x28f
   14670:	cmp	r1, r3
   14674:	cmpeq	r0, r2
   14678:	bhi	14a2c <__assert_fail@plt+0x2e3c>
   1467c:	ldrd	sl, [sp, #40]	; 0x28
   14680:	adds	sl, sl, r0
   14684:	adc	fp, fp, r1
   14688:	orrs	r3, sl, fp
   1468c:	beq	14a2c <__assert_fail@plt+0x2e3c>
   14690:	cmp	r1, fp
   14694:	cmpeq	r0, sl
   14698:	ldrb	r4, [r4, #32]
   1469c:	movls	r3, #0
   146a0:	movhi	r3, #1
   146a4:	cmp	r3, r4
   146a8:	beq	14a60 <__assert_fail@plt+0x2e70>
   146ac:	bl	21f38 <triple_free@@Base+0xb154>
   146b0:	vmov	d10, r0, r1
   146b4:	cmp	r4, #0
   146b8:	ldrd	r0, [sp, #40]	; 0x28
   146bc:	beq	149c8 <__assert_fail@plt+0x2dd8>
   146c0:	rsbs	r0, r0, #0
   146c4:	rsc	r1, r1, #0
   146c8:	bl	21f38 <triple_free@@Base+0xb154>
   146cc:	vmov	d6, r0, r1
   146d0:	vneg.f64	d7, d6
   146d4:	vadd.f64	d7, d10, d7
   146d8:	vcmp.f64	d7, #0.0
   146dc:	vmrs	APSR_nzcv, fpscr
   146e0:	beq	14520 <__assert_fail@plt+0x2930>
   146e4:	vmul.f64	d10, d10, d8
   146e8:	vdiv.f64	d7, d10, d7
   146ec:	vcvt.s32.f64	s12, d7
   146f0:	vmov.f64	d5, #112	; 0x3f800000  1.0
   146f4:	vcvt.f64.s32	d6, s12
   146f8:	vsub.f64	d4, d6, d5
   146fc:	vcmpe.f64	d7, d4
   14700:	vmrs	APSR_nzcv, fpscr
   14704:	ble	1472c <__assert_fail@plt+0x2b3c>
   14708:	vadd.f64	d4, d6, d5
   1470c:	vcmpe.f64	d7, d4
   14710:	vmrs	APSR_nzcv, fpscr
   14714:	bhi	1472c <__assert_fail@plt+0x2b3c>
   14718:	vcmpe.f64	d7, d6
   1471c:	vmrs	APSR_nzcv, fpscr
   14720:	vmovle.f64	d7, d9
   14724:	vmovgt.f64	d7, d5
   14728:	vadd.f64	d7, d7, d6
   1472c:	vcmpe.f64	d7, #0.0
   14730:	vmrs	APSR_nzcv, fpscr
   14734:	blt	14520 <__assert_fail@plt+0x2930>
   14738:	add	r0, sp, #84	; 0x54
   1473c:	ldr	r1, [sp, #48]	; 0x30
   14740:	vmov	r2, r3, d7
   14744:	bl	1be30 <triple_free@@Base+0x504c>
   14748:	cmn	r0, #1
   1474c:	beq	148a8 <__assert_fail@plt+0x2cb8>
   14750:	ldr	r0, [sp, #84]	; 0x54
   14754:	b	1453c <__assert_fail@plt+0x294c>
   14758:	andeq	r0, r0, r0
   1475c:	subsmi	r0, r9, r0
	...
   14768:	andeq	r1, r2, r4, lsl #4
   1476c:	andeq	r0, r0, r0, lsr #3
   14770:	andeq	r1, r2, r0, asr r5
   14774:	andeq	r1, r2, r4, lsl r5
   14778:	andeq	r1, r2, r4, ror #8
   1477c:	andeq	lr, r0, r0, lsl #22
   14780:			; <UNDEFINED> instruction: 0x000212b4
   14784:	andeq	r1, r2, r8, asr #3
   14788:	andeq	r1, r2, r0, ror r1
   1478c:	andeq	r1, r2, r8, lsr r1
   14790:	strdeq	r1, [r2], -r0
   14794:	strheq	r1, [r2], -r4
   14798:	andeq	r1, r2, r4, rrx
   1479c:	andeq	r1, r2, r0, asr #32
   147a0:	andeq	r1, r2, ip, lsl r0
   147a4:	strdeq	r0, [r2], -ip
   147a8:	andeq	lr, r0, r8, lsl r7
   147ac:	andeq	lr, r0, r8, ror #11
   147b0:	andeq	lr, r0, ip, ror #12
   147b4:	andeq	lr, r0, r0, asr #12
   147b8:	andeq	r0, r2, r4, asr #29
   147bc:	andeq	lr, r0, r0, lsr r4
   147c0:	ldrdeq	lr, [r0], -r0
   147c4:	andeq	lr, r0, r8, lsl #9
   147c8:	andeq	lr, r0, r0, asr #8
   147cc:	andeq	r0, r2, r0, ror sp
   147d0:	andeq	lr, r0, r0, lsr #8
   147d4:	andeq	lr, r0, r0, lsl r4
   147d8:	andeq	r0, r2, r4, asr fp
   147dc:	andeq	lr, r0, r8, lsr #3
   147e0:	andeq	r0, r2, r8, asr #21
   147e4:	andeq	lr, r0, r0, lsr #1
   147e8:	andeq	lr, r0, ip, asr #30
   147ec:	andeq	r0, r2, r8, ror #18
   147f0:	andeq	sp, r0, r8, asr #30
   147f4:	strdeq	sp, [r0], -ip
   147f8:	andeq	sp, r0, r0, lsr #31
   147fc:	mov	r0, r5
   14800:	mov	r1, r6
   14804:	add	r2, sp, #88	; 0x58
   14808:	bl	1c274 <triple_free@@Base+0x5490>
   1480c:	cmp	r0, #0
   14810:	beq	148b4 <__assert_fail@plt+0x2cc4>
   14814:	cmp	r7, #0
   14818:	beq	149f0 <__assert_fail@plt+0x2e00>
   1481c:	bl	11a1c <__errno_location@plt>
   14820:	ldr	r8, [r0]
   14824:	cmp	r8, #13
   14828:	cmpne	r8, #2
   1482c:	bne	149f8 <__assert_fail@plt+0x2e08>
   14830:	ldr	r3, [pc, #-96]	; 147d8 <__assert_fail@plt+0x2be8>
   14834:	add	r3, pc, r3
   14838:	ldrb	r3, [r3, #49]	; 0x31
   1483c:	cmp	r3, #0
   14840:	beq	13e48 <__assert_fail@plt+0x2258>
   14844:	add	sl, sp, #976	; 0x3d0
   14848:	movw	r8, #64696	; 0xfcb8
   1484c:	movw	ip, #64688	; 0xfcb0
   14850:	movt	r8, #65535	; 0xffff
   14854:	movt	ip, #65535	; 0xffff
   14858:	movw	r0, #64672	; 0xfca0
   1485c:	movw	r1, #64664	; 0xfc98
   14860:	movt	r0, #65535	; 0xffff
   14864:	movt	r1, #65535	; 0xffff
   14868:	movw	r2, #64656	; 0xfc90
   1486c:	movw	r3, #64648	; 0xfc88
   14870:	movt	r2, #65535	; 0xffff
   14874:	movt	r3, #65535	; 0xffff
   14878:	mvn	r5, #0
   1487c:	strb	r4, [sp, #120]	; 0x78
   14880:	mvn	r4, #0
   14884:	strd	r4, [sl, r8]
   14888:	strd	r4, [sl, ip]
   1488c:	strd	r4, [sl, r0]
   14890:	strd	r4, [sl, r1]
   14894:	strd	r4, [sl, r2]
   14898:	strd	r4, [sl, r3]
   1489c:	ldr	sl, [pc, #-200]	; 147dc <__assert_fail@plt+0x2bec>
   148a0:	add	sl, pc, sl
   148a4:	b	13f08 <__assert_fail@plt+0x2318>
   148a8:	mov	r3, #0
   148ac:	str	r3, [sp, #84]	; 0x54
   148b0:	b	14544 <__assert_fail@plt+0x2954>
   148b4:	cmp	r7, #0
   148b8:	beq	13f08 <__assert_fail@plt+0x2318>
   148bc:	ldr	r4, [pc, #-228]	; 147e0 <__assert_fail@plt+0x2bf0>
   148c0:	add	r4, pc, r4
   148c4:	ldrb	r3, [r4, #49]	; 0x31
   148c8:	cmp	r3, #0
   148cc:	beq	13f08 <__assert_fail@plt+0x2318>
   148d0:	mov	r1, r5
   148d4:	mov	r0, #3
   148d8:	add	r2, sp, #208	; 0xd0
   148dc:	bl	11b9c <__xstat64@plt>
   148e0:	cmp	r0, #0
   148e4:	bne	13f08 <__assert_fail@plt+0x2318>
   148e8:	ldr	r1, [r4, #56]	; 0x38
   148ec:	mov	r3, #64768	; 0xfd00
   148f0:	add	ip, sp, #976	; 0x3d0
   148f4:	movt	r3, #65535	; 0xffff
   148f8:	cmp	r1, #0
   148fc:	ldrd	r4, [ip, r3]
   14900:	bne	14914 <__assert_fail@plt+0x2d24>
   14904:	b	13f08 <__assert_fail@plt+0x2318>
   14908:	ldr	r1, [r1, #12]
   1490c:	cmp	r1, #0
   14910:	beq	13f08 <__assert_fail@plt+0x2318>
   14914:	ldrd	r2, [r1]
   14918:	cmp	r5, r3
   1491c:	cmpeq	r4, r2
   14920:	bne	14908 <__assert_fail@plt+0x2d18>
   14924:	ldr	r4, [r1, #8]
   14928:	cmp	r4, #0
   1492c:	beq	13f08 <__assert_fail@plt+0x2318>
   14930:	ldr	r0, [r4]
   14934:	mov	r1, r6
   14938:	bl	117c4 <strcmp@plt>
   1493c:	cmp	r0, #0
   14940:	beq	13f08 <__assert_fail@plt+0x2318>
   14944:	ldrb	r3, [r4, #24]
   14948:	tst	r3, #2
   1494c:	beq	14958 <__assert_fail@plt+0x2d68>
   14950:	cmp	r8, #0
   14954:	bne	13f08 <__assert_fail@plt+0x2318>
   14958:	movw	r8, #64696	; 0xfcb8
   1495c:	movw	r3, #64648	; 0xfc88
   14960:	movt	r8, #65535	; 0xffff
   14964:	movt	r3, #65535	; 0xffff
   14968:	str	r3, [sp, #40]	; 0x28
   1496c:	add	r3, sp, #976	; 0x3d0
   14970:	mvn	r4, #0
   14974:	mvn	r5, #0
   14978:	strd	r4, [r3, r8]
   1497c:	movw	ip, #64688	; 0xfcb0
   14980:	ldr	r8, [sp, #40]	; 0x28
   14984:	movt	ip, #65535	; 0xffff
   14988:	ldr	sl, [pc, #-428]	; 147e4 <__assert_fail@plt+0x2bf4>
   1498c:	movw	r0, #64672	; 0xfca0
   14990:	movw	r1, #64664	; 0xfc98
   14994:	movt	r0, #65535	; 0xffff
   14998:	movt	r1, #65535	; 0xffff
   1499c:	movw	r2, #64656	; 0xfc90
   149a0:	movt	r2, #65535	; 0xffff
   149a4:	strd	r4, [r3, ip]
   149a8:	add	sl, pc, sl
   149ac:	mov	ip, #0
   149b0:	strd	r4, [r3, r0]
   149b4:	strd	r4, [r3, r1]
   149b8:	strd	r4, [r3, r2]
   149bc:	strd	r4, [r3, r8]
   149c0:	strb	ip, [sp, #120]	; 0x78
   149c4:	b	13f08 <__assert_fail@plt+0x2318>
   149c8:	bl	21f38 <triple_free@@Base+0xb154>
   149cc:	vmov	d7, r0, r1
   149d0:	b	146d4 <__assert_fail@plt+0x2ae4>
   149d4:	rsbs	r0, r0, #0
   149d8:	rsc	r1, r1, #0
   149dc:	bl	21f38 <triple_free@@Base+0xb154>
   149e0:	ldrb	r4, [r4, #32]
   149e4:	vmov	d6, r0, r1
   149e8:	vneg.f64	d10, d6
   149ec:	b	146b4 <__assert_fail@plt+0x2ac4>
   149f0:	bl	11a1c <__errno_location@plt>
   149f4:	ldr	r8, [r0]
   149f8:	mov	r0, r5
   149fc:	bl	1a514 <triple_free@@Base+0x3730>
   14a00:	ldr	r2, [pc, #-544]	; 147e8 <__assert_fail@plt+0x2bf8>
   14a04:	mov	r1, r8
   14a08:	add	r2, pc, r2
   14a0c:	mov	r3, r0
   14a10:	mov	r0, #0
   14a14:	bl	11920 <error@plt>
   14a18:	ldr	r3, [pc, #-564]	; 147ec <__assert_fail@plt+0x2bfc>
   14a1c:	mov	r2, #1
   14a20:	add	r3, pc, r3
   14a24:	str	r2, [r3, #52]	; 0x34
   14a28:	b	13e48 <__assert_fail@plt+0x2258>
   14a2c:	ldrb	r4, [r4, #32]
   14a30:	b	146ac <__assert_fail@plt+0x2abc>
   14a34:	ldrd	r2, [lr, #88]	; 0x58
   14a38:	adds	r2, r2, r0
   14a3c:	adc	r3, r3, r1
   14a40:	strd	r2, [lr, #88]	; 0x58
   14a44:	b	14368 <__assert_fail@plt+0x2778>
   14a48:	subs	r2, r0, r2
   14a4c:	sbc	r3, r1, r3
   14a50:	strb	ip, [lr, #96]	; 0x60
   14a54:	strd	r2, [lr, #88]	; 0x58
   14a58:	b	14344 <__assert_fail@plt+0x2754>
   14a5c:	bl	11854 <__stack_chk_fail@plt>
   14a60:	mov	ip, #100	; 0x64
   14a64:	mov	r2, sl
   14a68:	umull	r4, r5, r0, ip
   14a6c:	mov	r3, fp
   14a70:	mla	r5, ip, r1, r5
   14a74:	mov	r0, r4
   14a78:	mov	r1, r5
   14a7c:	bl	21fac <triple_free@@Base+0xb1c8>
   14a80:	mov	r0, r4
   14a84:	mov	r1, r5
   14a88:	mov	r5, #0
   14a8c:	orrs	r3, r2, r3
   14a90:	mov	r2, sl
   14a94:	mov	r3, fp
   14a98:	moveq	r4, #0
   14a9c:	movne	r4, #1
   14aa0:	bl	21fac <triple_free@@Base+0xb1c8>
   14aa4:	adds	r0, r0, r4
   14aa8:	adc	r1, r1, r5
   14aac:	bl	21f38 <triple_free@@Base+0xb154>
   14ab0:	vmov	d7, r0, r1
   14ab4:	b	1472c <__assert_fail@plt+0x2b3c>
   14ab8:	ldr	r3, [pc, #-720]	; 147f0 <__assert_fail@plt+0x2c00>
   14abc:	movw	r2, #1144	; 0x478
   14ac0:	ldr	r0, [pc, #-724]	; 147f4 <__assert_fail@plt+0x2c04>
   14ac4:	ldr	r1, [pc, #-724]	; 147f8 <__assert_fail@plt+0x2c08>
   14ac8:	add	r3, pc, r3
   14acc:	add	r0, pc, r0
   14ad0:	add	r3, r3, #12
   14ad4:	add	r1, pc, r1
   14ad8:	bl	11bf0 <__assert_fail@plt>
   14adc:	push	{r4, r5, r6, lr}
   14ae0:	subs	r4, r0, #0
   14ae4:	ldr	r5, [pc, #608]	; 14d4c <__assert_fail@plt+0x315c>
   14ae8:	add	r5, pc, r5
   14aec:	beq	14b34 <__assert_fail@plt+0x2f44>
   14af0:	ldr	r3, [pc, #600]	; 14d50 <__assert_fail@plt+0x3160>
   14af4:	mov	r2, #5
   14af8:	ldr	r1, [pc, #596]	; 14d54 <__assert_fail@plt+0x3164>
   14afc:	mov	r0, #0
   14b00:	ldr	r3, [r5, r3]
   14b04:	add	r1, pc, r1
   14b08:	ldr	r6, [r3]
   14b0c:	bl	11848 <dcgettext@plt>
   14b10:	ldr	r3, [pc, #576]	; 14d58 <__assert_fail@plt+0x3168>
   14b14:	mov	r1, #1
   14b18:	ldr	r3, [r5, r3]
   14b1c:	ldr	r3, [r3]
   14b20:	mov	r2, r0
   14b24:	mov	r0, r6
   14b28:	bl	11a94 <__fprintf_chk@plt>
   14b2c:	mov	r0, r4
   14b30:	bl	119bc <exit@plt>
   14b34:	ldr	r1, [pc, #544]	; 14d5c <__assert_fail@plt+0x316c>
   14b38:	mov	r2, #5
   14b3c:	add	r1, pc, r1
   14b40:	bl	11848 <dcgettext@plt>
   14b44:	ldr	r3, [pc, #524]	; 14d58 <__assert_fail@plt+0x3168>
   14b48:	ldr	r6, [r5, r3]
   14b4c:	ldr	r2, [r6]
   14b50:	mov	r1, r0
   14b54:	mov	r0, #1
   14b58:	bl	11a70 <__printf_chk@plt>
   14b5c:	ldr	r1, [pc, #508]	; 14d60 <__assert_fail@plt+0x3170>
   14b60:	mov	r2, #5
   14b64:	mov	r0, r4
   14b68:	add	r1, pc, r1
   14b6c:	bl	11848 <dcgettext@plt>
   14b70:	ldr	r3, [pc, #492]	; 14d64 <__assert_fail@plt+0x3174>
   14b74:	ldr	r5, [r5, r3]
   14b78:	ldr	r1, [r5]
   14b7c:	bl	11770 <fputs_unlocked@plt>
   14b80:	ldr	r1, [pc, #480]	; 14d68 <__assert_fail@plt+0x3178>
   14b84:	mov	r2, #5
   14b88:	mov	r0, r4
   14b8c:	add	r1, pc, r1
   14b90:	bl	11848 <dcgettext@plt>
   14b94:	ldr	r1, [r5]
   14b98:	bl	11770 <fputs_unlocked@plt>
   14b9c:	ldr	r1, [pc, #456]	; 14d6c <__assert_fail@plt+0x317c>
   14ba0:	mov	r2, #5
   14ba4:	mov	r0, r4
   14ba8:	add	r1, pc, r1
   14bac:	bl	11848 <dcgettext@plt>
   14bb0:	ldr	r1, [r5]
   14bb4:	bl	11770 <fputs_unlocked@plt>
   14bb8:	ldr	r1, [pc, #432]	; 14d70 <__assert_fail@plt+0x3180>
   14bbc:	mov	r2, #5
   14bc0:	mov	r0, r4
   14bc4:	add	r1, pc, r1
   14bc8:	bl	11848 <dcgettext@plt>
   14bcc:	ldr	r1, [r5]
   14bd0:	bl	11770 <fputs_unlocked@plt>
   14bd4:	ldr	r1, [pc, #408]	; 14d74 <__assert_fail@plt+0x3184>
   14bd8:	mov	r2, #5
   14bdc:	mov	r0, r4
   14be0:	add	r1, pc, r1
   14be4:	bl	11848 <dcgettext@plt>
   14be8:	ldr	r1, [r5]
   14bec:	bl	11770 <fputs_unlocked@plt>
   14bf0:	ldr	r1, [pc, #384]	; 14d78 <__assert_fail@plt+0x3188>
   14bf4:	mov	r2, #5
   14bf8:	mov	r0, r4
   14bfc:	add	r1, pc, r1
   14c00:	bl	11848 <dcgettext@plt>
   14c04:	ldr	r1, [r5]
   14c08:	bl	11770 <fputs_unlocked@plt>
   14c0c:	ldr	r1, [pc, #360]	; 14d7c <__assert_fail@plt+0x318c>
   14c10:	mov	r2, #5
   14c14:	mov	r0, r4
   14c18:	add	r1, pc, r1
   14c1c:	bl	11848 <dcgettext@plt>
   14c20:	ldr	r1, [r5]
   14c24:	bl	11770 <fputs_unlocked@plt>
   14c28:	ldr	r1, [pc, #336]	; 14d80 <__assert_fail@plt+0x3190>
   14c2c:	mov	r2, #5
   14c30:	mov	r0, r4
   14c34:	add	r1, pc, r1
   14c38:	bl	11848 <dcgettext@plt>
   14c3c:	ldr	r2, [pc, #320]	; 14d84 <__assert_fail@plt+0x3194>
   14c40:	add	r2, pc, r2
   14c44:	mov	r1, r0
   14c48:	mov	r0, #1
   14c4c:	bl	11a70 <__printf_chk@plt>
   14c50:	ldr	r1, [pc, #304]	; 14d88 <__assert_fail@plt+0x3198>
   14c54:	mov	r2, #5
   14c58:	mov	r0, r4
   14c5c:	add	r1, pc, r1
   14c60:	bl	11848 <dcgettext@plt>
   14c64:	ldr	r1, [r5]
   14c68:	bl	11770 <fputs_unlocked@plt>
   14c6c:	ldr	r1, [pc, #280]	; 14d8c <__assert_fail@plt+0x319c>
   14c70:	mov	r2, #5
   14c74:	mov	r0, r4
   14c78:	add	r1, pc, r1
   14c7c:	bl	11848 <dcgettext@plt>
   14c80:	ldr	r1, [r5]
   14c84:	bl	11770 <fputs_unlocked@plt>
   14c88:	ldr	r1, [pc, #256]	; 14d90 <__assert_fail@plt+0x31a0>
   14c8c:	mov	r2, #5
   14c90:	mov	r0, r4
   14c94:	add	r1, pc, r1
   14c98:	bl	11848 <dcgettext@plt>
   14c9c:	ldr	r2, [pc, #240]	; 14d94 <__assert_fail@plt+0x31a4>
   14ca0:	ldr	r3, [pc, #240]	; 14d98 <__assert_fail@plt+0x31a8>
   14ca4:	add	r2, pc, r2
   14ca8:	add	r3, pc, r3
   14cac:	mov	r1, r0
   14cb0:	mov	r0, #1
   14cb4:	bl	11a70 <__printf_chk@plt>
   14cb8:	mov	r0, #5
   14cbc:	mov	r1, r4
   14cc0:	bl	11af4 <setlocale@plt>
   14cc4:	cmp	r0, #0
   14cc8:	beq	14ce4 <__assert_fail@plt+0x30f4>
   14ccc:	ldr	r1, [pc, #200]	; 14d9c <__assert_fail@plt+0x31ac>
   14cd0:	mov	r2, #3
   14cd4:	add	r1, pc, r1
   14cd8:	bl	11ba8 <strncmp@plt>
   14cdc:	cmp	r0, #0
   14ce0:	bne	14d18 <__assert_fail@plt+0x3128>
   14ce4:	ldr	r1, [pc, #180]	; 14da0 <__assert_fail@plt+0x31b0>
   14ce8:	mov	r2, #5
   14cec:	mov	r0, #0
   14cf0:	add	r1, pc, r1
   14cf4:	bl	11848 <dcgettext@plt>
   14cf8:	mov	r5, r0
   14cfc:	ldr	r0, [r6]
   14d00:	bl	15aa4 <close_stdout@@Base+0x1e8>
   14d04:	mov	r1, r5
   14d08:	mov	r2, r0
   14d0c:	mov	r0, #1
   14d10:	bl	11a70 <__printf_chk@plt>
   14d14:	b	14b2c <__assert_fail@plt+0x2f3c>
   14d18:	ldr	r1, [pc, #132]	; 14da4 <__assert_fail@plt+0x31b4>
   14d1c:	mov	r2, #5
   14d20:	mov	r0, r4
   14d24:	add	r1, pc, r1
   14d28:	bl	11848 <dcgettext@plt>
   14d2c:	mov	r5, r0
   14d30:	ldr	r0, [r6]
   14d34:	bl	15aa4 <close_stdout@@Base+0x1e8>
   14d38:	mov	r1, r5
   14d3c:	mov	r2, r0
   14d40:	mov	r0, #1
   14d44:	bl	11a70 <__printf_chk@plt>
   14d48:	b	14ce4 <__assert_fail@plt+0x30f4>
   14d4c:	andeq	r0, r2, r0, lsl r5
   14d50:			; <UNDEFINED> instruction: 0x000001b0
   14d54:	ldrdeq	sp, [r0], -r4
   14d58:	ldrdeq	r0, [r0], -r4
   14d5c:	andeq	sp, r0, r4, asr #31
   14d60:			; <UNDEFINED> instruction: 0x0000dfbc
   14d64:	andeq	r0, r0, r8, asr #3
   14d68:	strdeq	sp, [r0], -ip
   14d6c:	andeq	lr, r0, ip, lsr #32
   14d70:	andeq	lr, r0, r0, lsr r2
   14d74:	andeq	lr, r0, r4, lsl r3
   14d78:	andeq	lr, r0, r4, ror #9
   14d7c:	strdeq	lr, [r0], -r8
   14d80:	andeq	lr, r0, r4, lsl r5
   14d84:	andeq	lr, r0, r8, ror #11
   14d88:	ldrdeq	lr, [r0], -r0
   14d8c:	andeq	lr, r0, r0, asr r6
   14d90:	andeq	lr, r0, r0, lsl r7
   14d94:	andeq	lr, r0, r8, lsl r7
   14d98:	andeq	lr, r0, r4, lsr #14
   14d9c:	andeq	lr, r0, r0, lsr #14
   14da0:	andeq	lr, r0, r0, asr r7
   14da4:	ldrdeq	lr, [r0], -r4
   14da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dac:	sub	sp, sp, #20
   14db0:	bl	1b4a8 <triple_free@@Base+0x46c4>
   14db4:	ldr	r5, [pc, #404]	; 14f50 <__assert_fail@plt+0x3360>
   14db8:	ldr	r9, [pc, #404]	; 14f54 <__assert_fail@plt+0x3364>
   14dbc:	mov	r8, #0
   14dc0:	ldr	r3, [pc, #400]	; 14f58 <__assert_fail@plt+0x3368>
   14dc4:	add	r5, pc, r5
   14dc8:	add	r9, pc, r9
   14dcc:	mov	r7, #1
   14dd0:	add	r3, pc, r3
   14dd4:	str	r3, [sp, #8]
   14dd8:	mov	r4, r0
   14ddc:	str	r0, [sp, #12]
   14de0:	mov	r0, r4
   14de4:	mov	r1, #44	; 0x2c
   14de8:	bl	119e0 <strchr@plt>
   14dec:	mov	sl, #0
   14df0:	mov	fp, sl
   14df4:	cmp	r0, #0
   14df8:	strbne	r8, [r0]
   14dfc:	addne	r6, r0, #1
   14e00:	moveq	r6, r0
   14e04:	add	r0, r5, sl
   14e08:	mov	r1, r4
   14e0c:	ldr	r0, [r0, #4]
   14e10:	bl	117c4 <strcmp@plt>
   14e14:	subs	ip, r0, #0
   14e18:	beq	14e68 <__assert_fail@plt+0x3278>
   14e1c:	add	fp, fp, #1
   14e20:	add	sl, sl, #28
   14e24:	cmp	fp, #12
   14e28:	bne	14e04 <__assert_fail@plt+0x3214>
   14e2c:	ldr	r1, [pc, #296]	; 14f5c <__assert_fail@plt+0x336c>
   14e30:	mov	r2, #5
   14e34:	mov	r0, #0
   14e38:	add	r1, pc, r1
   14e3c:	bl	11848 <dcgettext@plt>
   14e40:	mov	r5, r0
   14e44:	mov	r0, r4
   14e48:	bl	1a514 <triple_free@@Base+0x3730>
   14e4c:	mov	r2, r5
   14e50:	mov	r3, r0
   14e54:	mov	r0, #0
   14e58:	mov	r1, r0
   14e5c:	bl	11920 <error@plt>
   14e60:	mov	r0, #1
   14e64:	bl	14adc <__assert_fail@plt+0x2eec>
   14e68:	rsb	r4, fp, fp, lsl #3
   14e6c:	add	r4, r5, r4, lsl #2
   14e70:	ldrb	r1, [r4, #24]
   14e74:	cmp	r1, #0
   14e78:	bne	14f10 <__assert_fail@plt+0x3320>
   14e7c:	lsl	r0, r7, fp
   14e80:	movw	r2, #4075	; 0xfeb
   14e84:	and	r2, r0, r2
   14e88:	cmp	r2, #0
   14e8c:	bne	14ebc <__assert_fail@plt+0x32cc>
   14e90:	tst	r0, #16
   14e94:	bne	14edc <__assert_fail@plt+0x32ec>
   14e98:	tst	r0, #4
   14e9c:	beq	14eec <__assert_fail@plt+0x32fc>
   14ea0:	mov	r0, fp
   14ea4:	mov	r1, r9
   14ea8:	bl	13d1c <__assert_fail@plt+0x212c>
   14eac:	cmp	r6, #0
   14eb0:	beq	14ecc <__assert_fail@plt+0x32dc>
   14eb4:	mov	r4, r6
   14eb8:	b	14de0 <__assert_fail@plt+0x31f0>
   14ebc:	mov	r0, fp
   14ec0:	bl	13d1c <__assert_fail@plt+0x212c>
   14ec4:	cmp	r6, #0
   14ec8:	bne	14eb4 <__assert_fail@plt+0x32c4>
   14ecc:	ldr	r0, [sp, #12]
   14ed0:	add	sp, sp, #20
   14ed4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ed8:	b	117f4 <free@plt>
   14edc:	mov	r0, fp
   14ee0:	ldr	r1, [sp, #8]
   14ee4:	bl	13d1c <__assert_fail@plt+0x212c>
   14ee8:	b	14eac <__assert_fail@plt+0x32bc>
   14eec:	ldr	r3, [pc, #108]	; 14f60 <__assert_fail@plt+0x3370>
   14ef0:	movw	r2, #427	; 0x1ab
   14ef4:	ldr	r0, [pc, #104]	; 14f64 <__assert_fail@plt+0x3374>
   14ef8:	ldr	r1, [pc, #104]	; 14f68 <__assert_fail@plt+0x3378>
   14efc:	add	r3, pc, r3
   14f00:	add	r0, pc, r0
   14f04:	add	r3, r3, #20
   14f08:	add	r1, pc, r1
   14f0c:	bl	11bf0 <__assert_fail@plt>
   14f10:	ldr	r1, [pc, #84]	; 14f6c <__assert_fail@plt+0x337c>
   14f14:	mov	r2, #5
   14f18:	str	ip, [sp, #4]
   14f1c:	add	r1, pc, r1
   14f20:	bl	11848 <dcgettext@plt>
   14f24:	mov	r5, r0
   14f28:	ldr	r0, [r4, #4]
   14f2c:	bl	1a514 <triple_free@@Base+0x3730>
   14f30:	ldr	ip, [sp, #4]
   14f34:	mov	r2, r5
   14f38:	mov	r1, ip
   14f3c:	mov	r3, r0
   14f40:	mov	r0, ip
   14f44:	bl	11920 <error@plt>
   14f48:	mov	r0, #1
   14f4c:	bl	14adc <__assert_fail@plt+0x2eec>
   14f50:	andeq	r0, r2, ip, lsl r4
   14f54:	andeq	lr, r0, ip, ror #13
   14f58:	andeq	lr, r0, ip, ror #13
   14f5c:	andeq	lr, r0, r0, lsr #13
   14f60:	andeq	sp, r0, r4, lsl fp
   14f64:	andeq	lr, r0, r4, asr #11
   14f68:	andeq	sp, r0, ip, ror #22
   14f6c:	andeq	lr, r0, r8, ror #10
   14f70:	ldr	r3, [pc, #744]	; 15260 <__assert_fail@plt+0x3670>
   14f74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f78:	add	fp, sp, #32
   14f7c:	ldr	r2, [pc, #736]	; 15264 <__assert_fail@plt+0x3674>
   14f80:	sub	sp, sp, #228	; 0xe4
   14f84:	add	r3, pc, r3
   14f88:	sub	r9, fp, #260	; 0x104
   14f8c:	mov	r6, r0
   14f90:	ldr	sl, [r3, r2]
   14f94:	mov	r4, r1
   14f98:	mov	r0, r9
   14f9c:	ldr	r3, [sl]
   14fa0:	str	r3, [fp, #-40]	; 0xffffffd8
   14fa4:	bl	1a690 <triple_free@@Base+0x38ac>
   14fa8:	subs	r5, r0, #0
   14fac:	bne	15218 <__assert_fail@plt+0x3628>
   14fb0:	ldr	r3, [r4, #16]
   14fb4:	and	r3, r3, #61440	; 0xf000
   14fb8:	cmp	r3, #16384	; 0x4000
   14fbc:	beq	15130 <__assert_fail@plt+0x3540>
   14fc0:	mov	r0, r6
   14fc4:	bl	159d4 <close_stdout@@Base+0x118>
   14fc8:	mov	r4, r0
   14fcc:	bl	119d4 <strlen@plt>
   14fd0:	mov	r1, r4
   14fd4:	add	r3, r0, #15
   14fd8:	add	r2, r0, #1
   14fdc:	bic	r3, r3, #7
   14fe0:	sub	sp, sp, r3
   14fe4:	mov	r0, sp
   14fe8:	bl	1180c <memcpy@plt>
   14fec:	mov	r6, r0
   14ff0:	mov	r0, r4
   14ff4:	bl	117f4 <free@plt>
   14ff8:	mov	r0, r6
   14ffc:	bl	11884 <chdir@plt>
   15000:	cmp	r0, #0
   15004:	blt	1524c <__assert_fail@plt+0x365c>
   15008:	sub	r8, fp, #252	; 0xfc
   1500c:	ldr	r1, [pc, #596]	; 15268 <__assert_fail@plt+0x3678>
   15010:	mov	r0, #3
   15014:	add	r1, pc, r1
   15018:	mov	r2, r8
   1501c:	bl	11b9c <__xstat64@plt>
   15020:	cmp	r0, #0
   15024:	blt	151d4 <__assert_fail@plt+0x35e4>
   15028:	ldr	r6, [pc, #572]	; 1526c <__assert_fail@plt+0x367c>
   1502c:	sub	r7, fp, #148	; 0x94
   15030:	add	r6, pc, r6
   15034:	b	15080 <__assert_fail@plt+0x3490>
   15038:	ldrd	r4, [fp, #-148]	; 0xffffff6c
   1503c:	ldrd	r2, [fp, #-252]	; 0xffffff04
   15040:	cmp	r5, r3
   15044:	cmpeq	r4, r2
   15048:	bne	1511c <__assert_fail@plt+0x352c>
   1504c:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   15050:	ldrd	r2, [fp, #-156]	; 0xffffff64
   15054:	cmp	r1, r3
   15058:	cmpeq	r0, r2
   1505c:	beq	1511c <__assert_fail@plt+0x352c>
   15060:	mov	r0, r6
   15064:	bl	11884 <chdir@plt>
   15068:	cmp	r0, #0
   1506c:	blt	151c4 <__assert_fail@plt+0x35d4>
   15070:	mov	r0, r8
   15074:	mov	r1, r7
   15078:	mov	r2, #104	; 0x68
   1507c:	bl	1180c <memcpy@plt>
   15080:	mov	r0, #3
   15084:	mov	r1, r6
   15088:	mov	r2, r7
   1508c:	bl	11b9c <__xstat64@plt>
   15090:	cmp	r0, #0
   15094:	bge	15038 <__assert_fail@plt+0x3448>
   15098:	bl	11a1c <__errno_location@plt>
   1509c:	ldr	r1, [pc, #460]	; 15270 <__assert_fail@plt+0x3680>
   150a0:	add	r1, pc, r1
   150a4:	ldr	r4, [r0]
   150a8:	mov	r2, #5
   150ac:	mov	r0, #0
   150b0:	bl	11848 <dcgettext@plt>
   150b4:	mov	r5, r0
   150b8:	mov	r0, r6
   150bc:	bl	1a514 <triple_free@@Base+0x3730>
   150c0:	mov	r1, r4
   150c4:	mov	r2, r5
   150c8:	mov	r5, #0
   150cc:	mov	r3, r0
   150d0:	mov	r0, #0
   150d4:	bl	11920 <error@plt>
   150d8:	bl	11a1c <__errno_location@plt>
   150dc:	mov	r4, r0
   150e0:	mov	r0, r9
   150e4:	ldr	r6, [r4]
   150e8:	bl	1a6f0 <triple_free@@Base+0x390c>
   150ec:	cmp	r0, #0
   150f0:	bne	15198 <__assert_fail@plt+0x35a8>
   150f4:	mov	r0, r9
   150f8:	bl	1a70c <triple_free@@Base+0x3928>
   150fc:	mov	r0, r5
   15100:	str	r6, [r4]
   15104:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15108:	ldr	r3, [sl]
   1510c:	cmp	r2, r3
   15110:	bne	1525c <__assert_fail@plt+0x366c>
   15114:	sub	sp, fp, #32
   15118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1511c:	bl	1b51c <triple_free@@Base+0x4738>
   15120:	mov	r5, r0
   15124:	bl	11a1c <__errno_location@plt>
   15128:	mov	r4, r0
   1512c:	b	150e0 <__assert_fail@plt+0x34f0>
   15130:	sub	r8, fp, #252	; 0xfc
   15134:	mov	r1, r4
   15138:	mov	r2, #104	; 0x68
   1513c:	mov	r0, r8
   15140:	bl	1180c <memcpy@plt>
   15144:	mov	r0, r6
   15148:	bl	11884 <chdir@plt>
   1514c:	cmp	r0, #0
   15150:	bge	15028 <__assert_fail@plt+0x3438>
   15154:	bl	11a1c <__errno_location@plt>
   15158:	ldr	r1, [pc, #276]	; 15274 <__assert_fail@plt+0x3684>
   1515c:	add	r1, pc, r1
   15160:	mov	r2, #5
   15164:	ldr	r4, [r0]
   15168:	mov	r0, r5
   1516c:	bl	11848 <dcgettext@plt>
   15170:	mov	r7, r0
   15174:	mov	r0, r6
   15178:	bl	1a514 <triple_free@@Base+0x3730>
   1517c:	mov	r1, r4
   15180:	mov	r2, r7
   15184:	mov	r3, r0
   15188:	mov	r0, r5
   1518c:	bl	11920 <error@plt>
   15190:	mov	r0, r5
   15194:	b	15104 <__assert_fail@plt+0x3514>
   15198:	ldr	r1, [pc, #216]	; 15278 <__assert_fail@plt+0x3688>
   1519c:	mov	r2, #5
   151a0:	mov	r0, #0
   151a4:	ldr	r7, [r4]
   151a8:	add	r1, pc, r1
   151ac:	bl	11848 <dcgettext@plt>
   151b0:	mov	r1, r7
   151b4:	mov	r2, r0
   151b8:	mov	r0, #1
   151bc:	bl	11920 <error@plt>
   151c0:	b	150f4 <__assert_fail@plt+0x3504>
   151c4:	bl	11a1c <__errno_location@plt>
   151c8:	ldr	r1, [pc, #172]	; 1527c <__assert_fail@plt+0x368c>
   151cc:	add	r1, pc, r1
   151d0:	b	150a4 <__assert_fail@plt+0x34b4>
   151d4:	bl	11a1c <__errno_location@plt>
   151d8:	ldr	r1, [pc, #160]	; 15280 <__assert_fail@plt+0x3690>
   151dc:	mov	r2, #5
   151e0:	add	r1, pc, r1
   151e4:	mov	r4, r0
   151e8:	mov	r0, r5
   151ec:	ldr	r7, [r4]
   151f0:	bl	11848 <dcgettext@plt>
   151f4:	mov	r8, r0
   151f8:	mov	r0, r6
   151fc:	bl	1a514 <triple_free@@Base+0x3730>
   15200:	mov	r1, r7
   15204:	mov	r2, r8
   15208:	mov	r3, r0
   1520c:	mov	r0, r5
   15210:	bl	11920 <error@plt>
   15214:	b	150e0 <__assert_fail@plt+0x34f0>
   15218:	bl	11a1c <__errno_location@plt>
   1521c:	ldr	r1, [pc, #96]	; 15284 <__assert_fail@plt+0x3694>
   15220:	mov	r2, #5
   15224:	add	r1, pc, r1
   15228:	ldr	r4, [r0]
   1522c:	mov	r0, #0
   15230:	bl	11848 <dcgettext@plt>
   15234:	mov	r1, r4
   15238:	mov	r2, r0
   1523c:	mov	r0, #0
   15240:	bl	11920 <error@plt>
   15244:	mov	r0, #0
   15248:	b	15104 <__assert_fail@plt+0x3514>
   1524c:	bl	11a1c <__errno_location@plt>
   15250:	ldr	r1, [pc, #48]	; 15288 <__assert_fail@plt+0x3698>
   15254:	add	r1, pc, r1
   15258:	b	15160 <__assert_fail@plt+0x3570>
   1525c:	bl	11854 <__stack_chk_fail@plt>
   15260:	andeq	r0, r2, r4, ror r0
   15264:	andeq	r0, r0, r0, lsr #3
   15268:			; <UNDEFINED> instruction: 0x0000e8b8
   1526c:	andeq	lr, r0, r8, asr #17
   15270:	andeq	lr, r0, ip, asr r8
   15274:	andeq	lr, r0, r0, asr r7
   15278:	andeq	lr, r0, r4, ror #14
   1527c:	andeq	lr, r0, r0, ror #13
   15280:	strdeq	lr, [r0], -r0
   15284:	andeq	lr, r0, r8, ror #12
   15288:	andeq	lr, r0, r8, asr r6
   1528c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15290:	sub	sp, sp, #164	; 0xa4
   15294:	ldr	r3, [pc, #1508]	; 15880 <__assert_fail@plt+0x3c90>
   15298:	and	r8, r1, #3
   1529c:	ldr	r2, [pc, #1504]	; 15884 <__assert_fail@plt+0x3c94>
   152a0:	ubfx	r1, r1, #2, #1
   152a4:	add	r3, pc, r3
   152a8:	str	r3, [sp, #32]
   152ac:	ldr	lr, [sp, #32]
   152b0:	sub	r3, r8, #1
   152b4:	str	r0, [sp, #28]
   152b8:	ands	r5, r3, r8
   152bc:	str	r1, [sp, #16]
   152c0:	ldr	r2, [lr, r2]
   152c4:	str	r2, [sp, #36]	; 0x24
   152c8:	ldr	r2, [r2]
   152cc:	str	r2, [sp, #156]	; 0x9c
   152d0:	bne	157e0 <__assert_fail@plt+0x3bf0>
   152d4:	ldr	r1, [sp, #28]
   152d8:	cmp	r1, #0
   152dc:	beq	1584c <__assert_fail@plt+0x3c5c>
   152e0:	ldr	r3, [sp, #28]
   152e4:	ldrb	r4, [r3]
   152e8:	cmp	r4, #0
   152ec:	beq	157f4 <__assert_fail@plt+0x3c04>
   152f0:	cmp	r4, #47	; 0x2f
   152f4:	beq	15738 <__assert_fail@plt+0x3b48>
   152f8:	bl	1b51c <triple_free@@Base+0x4738>
   152fc:	subs	r6, r0, #0
   15300:	beq	1550c <__assert_fail@plt+0x391c>
   15304:	mov	r1, r5
   15308:	bl	11890 <__rawmemchr@plt>
   1530c:	rsb	r5, r6, r0
   15310:	mov	r7, r0
   15314:	cmp	r5, #4096	; 0x1000
   15318:	movge	r5, r0
   1531c:	blt	15764 <__assert_fail@plt+0x3b74>
   15320:	ldr	r4, [sp, #28]
   15324:	mov	r3, #0
   15328:	mov	sl, r3
   1532c:	add	lr, sp, #48	; 0x30
   15330:	str	r3, [sp, #20]
   15334:	str	r3, [sp, #44]	; 0x2c
   15338:	str	r3, [sp, #40]	; 0x28
   1533c:	str	lr, [sp, #24]
   15340:	ldrb	r1, [r4]
   15344:	cmp	r1, #0
   15348:	beq	154bc <__assert_fail@plt+0x38cc>
   1534c:	cmp	r1, #47	; 0x2f
   15350:	addeq	r4, r4, #1
   15354:	bne	155fc <__assert_fail@plt+0x3a0c>
   15358:	mov	r9, r4
   1535c:	add	r4, r4, #1
   15360:	ldrb	r1, [r9]
   15364:	cmp	r1, #47	; 0x2f
   15368:	beq	15358 <__assert_fail@plt+0x3768>
   1536c:	cmp	r1, #0
   15370:	moveq	r4, r9
   15374:	beq	15390 <__assert_fail@plt+0x37a0>
   15378:	add	r3, r9, #1
   1537c:	mov	r4, r3
   15380:	ldrb	r2, [r3], #1
   15384:	cmp	r2, #47	; 0x2f
   15388:	cmpne	r2, #0
   1538c:	bne	1537c <__assert_fail@plt+0x378c>
   15390:	cmp	r4, r9
   15394:	beq	154bc <__assert_fail@plt+0x38cc>
   15398:	rsb	fp, r9, r4
   1539c:	cmp	fp, #1
   153a0:	beq	1552c <__assert_fail@plt+0x393c>
   153a4:	cmp	fp, #2
   153a8:	beq	15538 <__assert_fail@plt+0x3948>
   153ac:	ldrb	r3, [r5, #-1]
   153b0:	cmp	r3, #47	; 0x2f
   153b4:	addne	r0, r5, #1
   153b8:	moveq	r0, r5
   153bc:	add	r3, r0, fp
   153c0:	movne	r1, #47	; 0x2f
   153c4:	strbne	r1, [r5]
   153c8:	cmp	r7, r3
   153cc:	bhi	15400 <__assert_fail@plt+0x3810>
   153d0:	rsb	r7, r6, r7
   153d4:	cmp	fp, #4096	; 0x1000
   153d8:	addge	r7, r7, #1
   153dc:	addlt	r7, r7, #4096	; 0x1000
   153e0:	addge	r7, r7, fp
   153e4:	rsb	r5, r6, r0
   153e8:	mov	r0, r6
   153ec:	mov	r1, r7
   153f0:	bl	1b308 <triple_free@@Base+0x4524>
   153f4:	mov	r6, r0
   153f8:	add	r7, r0, r7
   153fc:	add	r0, r0, r5
   15400:	subs	r3, r8, #2
   15404:	mov	r1, r9
   15408:	mov	r2, fp
   1540c:	rsbs	r9, r3, #0
   15410:	adcs	r9, r9, r3
   15414:	bl	1180c <memcpy@plt>
   15418:	ldr	r3, [sp, #16]
   1541c:	tst	r3, r9
   15420:	strb	sl, [r0, fp]
   15424:	add	r5, r0, fp
   15428:	bne	15470 <__assert_fail@plt+0x3880>
   1542c:	ldr	lr, [sp, #16]
   15430:	mov	r0, #3
   15434:	mov	r1, r6
   15438:	add	r2, sp, #48	; 0x30
   1543c:	cmp	lr, #0
   15440:	beq	15590 <__assert_fail@plt+0x39a0>
   15444:	bl	11b9c <__xstat64@plt>
   15448:	adds	r0, r0, #0
   1544c:	movne	r0, #1
   15450:	cmp	r0, #0
   15454:	beq	15498 <__assert_fail@plt+0x38a8>
   15458:	bl	11a1c <__errno_location@plt>
   1545c:	cmp	r8, #0
   15460:	ldr	fp, [r0]
   15464:	beq	15630 <__assert_fail@plt+0x3a40>
   15468:	cmp	r8, #1
   1546c:	beq	15604 <__assert_fail@plt+0x3a14>
   15470:	str	sl, [sp, #64]	; 0x40
   15474:	ldrb	r3, [r4]
   15478:	cmp	r3, #0
   1547c:	beq	15340 <__assert_fail@plt+0x3750>
   15480:	cmp	r8, #2
   15484:	beq	15340 <__assert_fail@plt+0x3750>
   15488:	bl	11a1c <__errno_location@plt>
   1548c:	mov	fp, #20
   15490:	mov	r9, r0
   15494:	b	15634 <__assert_fail@plt+0x3a44>
   15498:	ldr	r3, [sp, #64]	; 0x40
   1549c:	and	r3, r3, #61440	; 0xf000
   154a0:	cmp	r3, #40960	; 0xa000
   154a4:	beq	155a0 <__assert_fail@plt+0x39b0>
   154a8:	cmp	r3, #16384	; 0x4000
   154ac:	bne	15474 <__assert_fail@plt+0x3884>
   154b0:	ldrb	r1, [r4]
   154b4:	cmp	r1, #0
   154b8:	bne	1534c <__assert_fail@plt+0x375c>
   154bc:	add	r3, r6, #1
   154c0:	cmp	r5, r3
   154c4:	bhi	15754 <__assert_fail@plt+0x3b64>
   154c8:	mov	r3, r5
   154cc:	mov	r2, #0
   154d0:	strb	r2, [r3], #1
   154d4:	cmp	r7, r3
   154d8:	beq	154f0 <__assert_fail@plt+0x3900>
   154dc:	rsb	r1, r6, r5
   154e0:	mov	r0, r6
   154e4:	add	r1, r1, #1
   154e8:	bl	1b308 <triple_free@@Base+0x4524>
   154ec:	mov	r6, r0
   154f0:	ldr	r0, [sp, #40]	; 0x28
   154f4:	bl	117f4 <free@plt>
   154f8:	ldr	r3, [sp, #20]
   154fc:	cmp	r3, #0
   15500:	beq	1550c <__assert_fail@plt+0x391c>
   15504:	mov	r0, r3
   15508:	bl	16700 <close_stdout@@Base+0xe44>
   1550c:	ldr	r1, [sp, #36]	; 0x24
   15510:	mov	r0, r6
   15514:	ldr	r2, [sp, #156]	; 0x9c
   15518:	ldr	r3, [r1]
   1551c:	cmp	r2, r3
   15520:	bne	1587c <__assert_fail@plt+0x3c8c>
   15524:	add	sp, sp, #164	; 0xa4
   15528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1552c:	cmp	r1, #46	; 0x2e
   15530:	bne	153ac <__assert_fail@plt+0x37bc>
   15534:	b	15340 <__assert_fail@plt+0x3750>
   15538:	cmp	r1, #46	; 0x2e
   1553c:	bne	153ac <__assert_fail@plt+0x37bc>
   15540:	ldrb	r3, [r9, #1]
   15544:	cmp	r3, #46	; 0x2e
   15548:	bne	153ac <__assert_fail@plt+0x37bc>
   1554c:	add	r3, r6, #1
   15550:	cmp	r5, r3
   15554:	bls	15340 <__assert_fail@plt+0x3750>
   15558:	sub	r3, r5, #1
   1555c:	cmp	r6, r3
   15560:	bcs	1586c <__assert_fail@plt+0x3c7c>
   15564:	ldrb	r2, [r5, #-2]
   15568:	mov	r5, r3
   1556c:	cmp	r2, #47	; 0x2f
   15570:	beq	15340 <__assert_fail@plt+0x3750>
   15574:	sub	r5, r5, #1
   15578:	cmp	r5, r6
   1557c:	beq	15340 <__assert_fail@plt+0x3750>
   15580:	ldrb	r3, [r5, #-1]
   15584:	cmp	r3, #47	; 0x2f
   15588:	bne	15574 <__assert_fail@plt+0x3984>
   1558c:	b	15340 <__assert_fail@plt+0x3750>
   15590:	bl	11bcc <__lxstat64@plt>
   15594:	adds	r0, r0, #0
   15598:	movne	r0, #1
   1559c:	b	15450 <__assert_fail@plt+0x3860>
   155a0:	ldr	r3, [sp, #20]
   155a4:	cmp	r3, #0
   155a8:	beq	157a4 <__assert_fail@plt+0x3bb4>
   155ac:	ldr	r0, [sp, #20]
   155b0:	add	r2, sp, #48	; 0x30
   155b4:	ldr	r1, [sp, #28]
   155b8:	bl	15bb0 <close_stdout@@Base+0x2f4>
   155bc:	cmp	r0, #0
   155c0:	beq	15654 <__assert_fail@plt+0x3a64>
   155c4:	cmp	r9, #0
   155c8:	bne	15340 <__assert_fail@plt+0x3750>
   155cc:	mov	fp, #40	; 0x28
   155d0:	ldr	r0, [sp, #40]	; 0x28
   155d4:	bl	117f4 <free@plt>
   155d8:	mov	r0, r6
   155dc:	bl	117f4 <free@plt>
   155e0:	ldr	r0, [sp, #20]
   155e4:	bl	16700 <close_stdout@@Base+0xe44>
   155e8:	bl	11a1c <__errno_location@plt>
   155ec:	mov	r9, r0
   155f0:	str	fp, [r9]
   155f4:	mov	r6, #0
   155f8:	b	1550c <__assert_fail@plt+0x391c>
   155fc:	mov	r9, r4
   15600:	b	15378 <__assert_fail@plt+0x3788>
   15604:	ldrb	r3, [r4]
   15608:	cmp	r3, #47	; 0x2f
   1560c:	bne	15620 <__assert_fail@plt+0x3a30>
   15610:	mov	r2, r4
   15614:	ldrb	r3, [r2, #1]!
   15618:	cmp	r3, #47	; 0x2f
   1561c:	beq	15614 <__assert_fail@plt+0x3a24>
   15620:	cmp	r3, #0
   15624:	bne	15630 <__assert_fail@plt+0x3a40>
   15628:	cmp	fp, #2
   1562c:	beq	15340 <__assert_fail@plt+0x3750>
   15630:	mov	r9, r0
   15634:	ldr	r0, [sp, #40]	; 0x28
   15638:	bl	117f4 <free@plt>
   1563c:	mov	r0, r6
   15640:	bl	117f4 <free@plt>
   15644:	ldr	r3, [sp, #20]
   15648:	cmp	r3, #0
   1564c:	beq	155f0 <__assert_fail@plt+0x3a00>
   15650:	b	155e0 <__assert_fail@plt+0x39f0>
   15654:	ldr	r0, [sp, #20]
   15658:	add	r2, sp, #48	; 0x30
   1565c:	ldr	r1, [sp, #28]
   15660:	bl	15b48 <close_stdout@@Base+0x28c>
   15664:	mov	r0, r6
   15668:	ldr	r1, [sp, #96]	; 0x60
   1566c:	bl	1ce78 <triple_free@@Base+0x6094>
   15670:	subs	fp, r0, #0
   15674:	beq	15830 <__assert_fail@plt+0x3c40>
   15678:	bl	119d4 <strlen@plt>
   1567c:	mov	r9, r0
   15680:	mov	r0, r4
   15684:	bl	119d4 <strlen@plt>
   15688:	ldr	r1, [sp, #44]	; 0x2c
   1568c:	cmp	r1, #0
   15690:	add	r3, r9, r0
   15694:	mov	r2, r0
   15698:	add	r3, r3, #1
   1569c:	beq	15780 <__assert_fail@plt+0x3b90>
   156a0:	ldr	lr, [sp, #44]	; 0x2c
   156a4:	cmp	lr, r3
   156a8:	bcc	15808 <__assert_fail@plt+0x3c18>
   156ac:	ldr	r3, [sp, #40]	; 0x28
   156b0:	mov	r1, r4
   156b4:	add	r2, r2, #1
   156b8:	add	r0, r3, r9
   156bc:	bl	117e8 <memmove@plt>
   156c0:	ldr	r0, [sp, #40]	; 0x28
   156c4:	mov	r1, fp
   156c8:	mov	r2, r9
   156cc:	bl	1180c <memcpy@plt>
   156d0:	ldrb	r3, [fp]
   156d4:	cmp	r3, #47	; 0x2f
   156d8:	addeq	r5, r6, #1
   156dc:	strbeq	r3, [r6]
   156e0:	str	r0, [sp, #28]
   156e4:	beq	15728 <__assert_fail@plt+0x3b38>
   156e8:	add	r3, r6, #1
   156ec:	cmp	r5, r3
   156f0:	bls	15728 <__assert_fail@plt+0x3b38>
   156f4:	sub	r3, r5, #1
   156f8:	cmp	r6, r3
   156fc:	bcs	15874 <__assert_fail@plt+0x3c84>
   15700:	ldrb	r2, [r5, #-2]
   15704:	mov	r5, r3
   15708:	cmp	r2, #47	; 0x2f
   1570c:	beq	15728 <__assert_fail@plt+0x3b38>
   15710:	sub	r5, r5, #1
   15714:	cmp	r5, r6
   15718:	beq	15728 <__assert_fail@plt+0x3b38>
   1571c:	ldrb	r3, [r5, #-1]
   15720:	cmp	r3, #47	; 0x2f
   15724:	bne	15710 <__assert_fail@plt+0x3b20>
   15728:	mov	r0, fp
   1572c:	ldr	r4, [sp, #28]
   15730:	bl	117f4 <free@plt>
   15734:	b	15340 <__assert_fail@plt+0x3750>
   15738:	mov	r0, #4096	; 0x1000
   1573c:	bl	1b2b0 <triple_free@@Base+0x44cc>
   15740:	mov	r6, r0
   15744:	strb	r4, [r0]
   15748:	add	r7, r0, #4096	; 0x1000
   1574c:	add	r5, r0, #1
   15750:	b	15320 <__assert_fail@plt+0x3730>
   15754:	ldrb	r3, [r5, #-1]
   15758:	cmp	r3, #47	; 0x2f
   1575c:	subeq	r5, r5, #1
   15760:	b	154c8 <__assert_fail@plt+0x38d8>
   15764:	mov	r0, r6
   15768:	mov	r1, #4096	; 0x1000
   1576c:	bl	1b308 <triple_free@@Base+0x4524>
   15770:	mov	r6, r0
   15774:	add	r5, r0, r5
   15778:	add	r7, r0, #4096	; 0x1000
   1577c:	b	15320 <__assert_fail@plt+0x3730>
   15780:	cmp	r3, #4096	; 0x1000
   15784:	movcc	r3, #4096	; 0x1000
   15788:	str	r2, [sp, #8]
   1578c:	str	r3, [sp, #44]	; 0x2c
   15790:	mov	r0, r3
   15794:	bl	1b2b0 <triple_free@@Base+0x44cc>
   15798:	ldr	r2, [sp, #8]
   1579c:	str	r0, [sp, #40]	; 0x28
   157a0:	b	156ac <__assert_fail@plt+0x3abc>
   157a4:	ldr	lr, [sp, #32]
   157a8:	mov	r1, r3
   157ac:	ldr	ip, [pc, #212]	; 15888 <__assert_fail@plt+0x3c98>
   157b0:	mov	r0, #7
   157b4:	ldr	r2, [pc, #208]	; 1588c <__assert_fail@plt+0x3c9c>
   157b8:	ldr	r3, [pc, #208]	; 15890 <__assert_fail@plt+0x3ca0>
   157bc:	ldr	ip, [lr, ip]
   157c0:	ldr	r2, [lr, r2]
   157c4:	ldr	r3, [lr, r3]
   157c8:	str	ip, [sp]
   157cc:	bl	1651c <close_stdout@@Base+0xc60>
   157d0:	cmp	r0, #0
   157d4:	str	r0, [sp, #20]
   157d8:	bne	155ac <__assert_fail@plt+0x39bc>
   157dc:	bl	1b4c4 <triple_free@@Base+0x46e0>
   157e0:	bl	11a1c <__errno_location@plt>
   157e4:	mov	r6, #0
   157e8:	mov	r3, #22
   157ec:	str	r3, [r0]
   157f0:	b	1550c <__assert_fail@plt+0x391c>
   157f4:	bl	11a1c <__errno_location@plt>
   157f8:	mov	r6, r4
   157fc:	mov	r3, #2
   15800:	str	r3, [r0]
   15804:	b	1550c <__assert_fail@plt+0x391c>
   15808:	mov	r1, r3
   1580c:	ldr	r0, [sp, #40]	; 0x28
   15810:	str	r2, [sp, #8]
   15814:	str	r3, [sp, #12]
   15818:	bl	1b308 <triple_free@@Base+0x4524>
   1581c:	ldr	r3, [sp, #12]
   15820:	ldr	r2, [sp, #8]
   15824:	str	r3, [sp, #44]	; 0x2c
   15828:	str	r0, [sp, #40]	; 0x28
   1582c:	b	156ac <__assert_fail@plt+0x3abc>
   15830:	cmp	r9, #0
   15834:	beq	15860 <__assert_fail@plt+0x3c70>
   15838:	bl	11a1c <__errno_location@plt>
   1583c:	ldr	fp, [r0]
   15840:	cmp	fp, #12
   15844:	bne	15340 <__assert_fail@plt+0x3750>
   15848:	b	155d0 <__assert_fail@plt+0x39e0>
   1584c:	bl	11a1c <__errno_location@plt>
   15850:	ldr	r6, [sp, #28]
   15854:	mov	r3, #22
   15858:	str	r3, [r0]
   1585c:	b	1550c <__assert_fail@plt+0x391c>
   15860:	bl	11a1c <__errno_location@plt>
   15864:	ldr	fp, [r0]
   15868:	b	155d0 <__assert_fail@plt+0x39e0>
   1586c:	mov	r5, r3
   15870:	b	15340 <__assert_fail@plt+0x3750>
   15874:	mov	r5, r3
   15878:	b	15728 <__assert_fail@plt+0x3b38>
   1587c:	bl	11854 <__stack_chk_fail@plt>
   15880:	andeq	pc, r1, r4, asr sp	; <UNPREDICTABLE>
   15884:	andeq	r0, r0, r0, lsr #3
   15888:	andeq	r0, r0, r4, lsr #3
   1588c:			; <UNDEFINED> instruction: 0x000001b8
   15890:	andeq	r0, r0, r4, asr #3
   15894:	ldr	r3, [pc, #8]	; 158a4 <__assert_fail@plt+0x3cb4>
   15898:	add	r3, pc, r3
   1589c:	str	r0, [r3]
   158a0:	bx	lr
   158a4:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   158a8:	ldr	r3, [pc, #8]	; 158b8 <__assert_fail@plt+0x3cc8>
   158ac:	add	r3, pc, r3
   158b0:	strb	r0, [r3, #4]
   158b4:	bx	lr
   158b8:	andeq	pc, r1, ip, asr fp	; <UNPREDICTABLE>

000158bc <close_stdout@@Base>:
   158bc:	push	{r4, r5, r6, r7, lr}
   158c0:	sub	sp, sp, #12
   158c4:	ldr	r4, [pc, #228]	; 159b0 <close_stdout@@Base+0xf4>
   158c8:	ldr	r3, [pc, #228]	; 159b4 <close_stdout@@Base+0xf8>
   158cc:	add	r4, pc, r4
   158d0:	ldr	r3, [r4, r3]
   158d4:	ldr	r0, [r3]
   158d8:	bl	1d3a4 <triple_free@@Base+0x65c0>
   158dc:	cmp	r0, #0
   158e0:	beq	15908 <close_stdout@@Base+0x4c>
   158e4:	ldr	r3, [pc, #204]	; 159b8 <close_stdout@@Base+0xfc>
   158e8:	add	r3, pc, r3
   158ec:	ldrb	r3, [r3, #4]
   158f0:	cmp	r3, #0
   158f4:	beq	15928 <close_stdout@@Base+0x6c>
   158f8:	bl	11a1c <__errno_location@plt>
   158fc:	ldr	r3, [r0]
   15900:	cmp	r3, #32
   15904:	bne	15928 <close_stdout@@Base+0x6c>
   15908:	ldr	r3, [pc, #172]	; 159bc <close_stdout@@Base+0x100>
   1590c:	ldr	r3, [r4, r3]
   15910:	ldr	r0, [r3]
   15914:	bl	1d3a4 <triple_free@@Base+0x65c0>
   15918:	cmp	r0, #0
   1591c:	bne	1597c <close_stdout@@Base+0xc0>
   15920:	add	sp, sp, #12
   15924:	pop	{r4, r5, r6, r7, pc}
   15928:	ldr	r1, [pc, #144]	; 159c0 <close_stdout@@Base+0x104>
   1592c:	mov	r0, #0
   15930:	mov	r2, #5
   15934:	add	r1, pc, r1
   15938:	bl	11848 <dcgettext@plt>
   1593c:	ldr	r3, [pc, #128]	; 159c4 <close_stdout@@Base+0x108>
   15940:	ldr	r5, [pc, r3]
   15944:	cmp	r5, #0
   15948:	mov	r6, r0
   1594c:	beq	1598c <close_stdout@@Base+0xd0>
   15950:	bl	11a1c <__errno_location@plt>
   15954:	ldr	r7, [r0]
   15958:	mov	r0, r5
   1595c:	bl	1a3c0 <triple_free@@Base+0x35dc>
   15960:	ldr	r2, [pc, #96]	; 159c8 <close_stdout@@Base+0x10c>
   15964:	str	r6, [sp]
   15968:	mov	r1, r7
   1596c:	add	r2, pc, r2
   15970:	mov	r3, r0
   15974:	mov	r0, #0
   15978:	bl	11920 <error@plt>
   1597c:	ldr	r3, [pc, #72]	; 159cc <close_stdout@@Base+0x110>
   15980:	ldr	r3, [r4, r3]
   15984:	ldr	r0, [r3]
   15988:	bl	11800 <_exit@plt>
   1598c:	bl	11a1c <__errno_location@plt>
   15990:	ldr	r2, [pc, #56]	; 159d0 <close_stdout@@Base+0x114>
   15994:	add	r2, pc, r2
   15998:	mov	r3, r0
   1599c:	mov	r0, r5
   159a0:	ldr	r1, [r3]
   159a4:	mov	r3, r6
   159a8:	bl	11920 <error@plt>
   159ac:	b	1597c <close_stdout@@Base+0xc0>
   159b0:	andeq	pc, r1, ip, lsr #14
   159b4:	andeq	r0, r0, r8, asr #3
   159b8:	andeq	pc, r1, r0, lsr #22
   159bc:			; <UNDEFINED> instruction: 0x000001b0
   159c0:	andeq	lr, r0, r0, lsl r0
   159c4:	andeq	pc, r1, r8, asr #21
   159c8:	andeq	sp, r0, r4, ror #31
   159cc:	andeq	r0, r0, ip, asr #3
   159d0:	andeq	sp, r0, r0, asr #31
   159d4:	push	{r3, lr}
   159d8:	bl	15a4c <close_stdout@@Base+0x190>
   159dc:	cmp	r0, #0
   159e0:	popne	{r3, pc}
   159e4:	bl	1b4c4 <triple_free@@Base+0x46e0>
   159e8:	push	{r3, r4, r5, lr}
   159ec:	mov	r4, r0
   159f0:	ldrb	r5, [r0]
   159f4:	subs	r3, r5, #47	; 0x2f
   159f8:	rsbs	r5, r3, #0
   159fc:	adcs	r5, r5, r3
   15a00:	bl	15aa4 <close_stdout@@Base+0x1e8>
   15a04:	rsb	r3, r4, r0
   15a08:	cmp	r3, r5
   15a0c:	bls	15a44 <close_stdout@@Base+0x188>
   15a10:	sub	r0, r3, #1
   15a14:	ldrb	r2, [r4, r0]
   15a18:	cmp	r2, #47	; 0x2f
   15a1c:	beq	15a34 <close_stdout@@Base+0x178>
   15a20:	b	15a44 <close_stdout@@Base+0x188>
   15a24:	ldrb	r2, [r4, r3]
   15a28:	cmp	r2, #47	; 0x2f
   15a2c:	popne	{r3, r4, r5, pc}
   15a30:	mov	r0, r3
   15a34:	cmp	r5, r0
   15a38:	sub	r3, r0, #1
   15a3c:	bcc	15a24 <close_stdout@@Base+0x168>
   15a40:	pop	{r3, r4, r5, pc}
   15a44:	mov	r0, r3
   15a48:	pop	{r3, r4, r5, pc}
   15a4c:	push	{r4, r5, r6, r7, r8, lr}
   15a50:	mov	r8, r0
   15a54:	bl	159e8 <close_stdout@@Base+0x12c>
   15a58:	rsbs	r6, r0, #1
   15a5c:	add	r7, r0, #1
   15a60:	mov	r4, r0
   15a64:	movcc	r6, #0
   15a68:	add	r0, r6, r7
   15a6c:	bl	11950 <malloc@plt>
   15a70:	subs	r5, r0, #0
   15a74:	beq	15a9c <close_stdout@@Base+0x1e0>
   15a78:	mov	r2, r4
   15a7c:	mov	r1, r8
   15a80:	bl	1180c <memcpy@plt>
   15a84:	cmp	r6, #0
   15a88:	movne	r3, #46	; 0x2e
   15a8c:	strbne	r3, [r5, r4]
   15a90:	movne	r4, r7
   15a94:	mov	r3, #0
   15a98:	strb	r3, [r5, r4]
   15a9c:	mov	r0, r5
   15aa0:	pop	{r4, r5, r6, r7, r8, pc}
   15aa4:	ldrb	r3, [r0]
   15aa8:	cmp	r3, #47	; 0x2f
   15aac:	bne	15ac8 <close_stdout@@Base+0x20c>
   15ab0:	add	r2, r0, #1
   15ab4:	mov	r0, r2
   15ab8:	add	r2, r2, #1
   15abc:	ldrb	r3, [r0]
   15ac0:	cmp	r3, #47	; 0x2f
   15ac4:	beq	15ab4 <close_stdout@@Base+0x1f8>
   15ac8:	cmp	r3, #0
   15acc:	bxeq	lr
   15ad0:	mov	r2, r0
   15ad4:	mov	r1, #0
   15ad8:	cmp	r3, #47	; 0x2f
   15adc:	moveq	r1, #1
   15ae0:	beq	15af0 <close_stdout@@Base+0x234>
   15ae4:	cmp	r1, #0
   15ae8:	movne	r0, r2
   15aec:	movne	r1, #0
   15af0:	ldrb	r3, [r2, #1]!
   15af4:	cmp	r3, #0
   15af8:	bne	15ad8 <close_stdout@@Base+0x21c>
   15afc:	bx	lr
   15b00:	push	{r4, lr}
   15b04:	mov	r4, r0
   15b08:	bl	119d4 <strlen@plt>
   15b0c:	cmp	r0, #1
   15b10:	popls	{r4, pc}
   15b14:	sub	r3, r0, #1
   15b18:	ldrb	r2, [r4, r3]
   15b1c:	cmp	r2, #47	; 0x2f
   15b20:	popne	{r4, pc}
   15b24:	mov	r0, r3
   15b28:	cmp	r0, #1
   15b2c:	sub	r3, r3, #1
   15b30:	beq	15b44 <close_stdout@@Base+0x288>
   15b34:	ldrb	r2, [r4, r3]
   15b38:	cmp	r2, #47	; 0x2f
   15b3c:	popne	{r4, pc}
   15b40:	b	15b24 <close_stdout@@Base+0x268>
   15b44:	pop	{r4, pc}
   15b48:	push	{r4, r5, r6, r7, r8, lr}
   15b4c:	subs	r8, r0, #0
   15b50:	mov	r4, r1
   15b54:	mov	r7, r2
   15b58:	popeq	{r4, r5, r6, r7, r8, pc}
   15b5c:	mov	r0, #24
   15b60:	bl	1b2b0 <triple_free@@Base+0x44cc>
   15b64:	mov	r6, r0
   15b68:	mov	r0, r4
   15b6c:	bl	1b4a8 <triple_free@@Base+0x46c4>
   15b70:	ldrd	r4, [r7]
   15b74:	mov	r1, r6
   15b78:	str	r0, [r6]
   15b7c:	mov	r0, r8
   15b80:	ldrd	r2, [r7, #96]	; 0x60
   15b84:	strd	r4, [r6, #16]
   15b88:	strd	r2, [r6, #8]
   15b8c:	bl	16b44 <close_stdout@@Base+0x1288>
   15b90:	cmp	r0, #0
   15b94:	beq	15bac <close_stdout@@Base+0x2f0>
   15b98:	cmp	r6, r0
   15b9c:	popeq	{r4, r5, r6, r7, r8, pc}
   15ba0:	mov	r0, r6
   15ba4:	pop	{r4, r5, r6, r7, r8, lr}
   15ba8:	b	16de4 <triple_free@@Base>
   15bac:	bl	1b4c4 <triple_free@@Base+0x46e0>
   15bb0:	ldr	r3, [pc, #104]	; 15c20 <close_stdout@@Base+0x364>
   15bb4:	ldr	ip, [pc, #104]	; 15c24 <close_stdout@@Base+0x368>
   15bb8:	add	r3, pc, r3
   15bbc:	push	{r4, r5, r6, r7, lr}
   15bc0:	subs	r4, r0, #0
   15bc4:	ldr	r6, [r3, ip]
   15bc8:	sub	sp, sp, #36	; 0x24
   15bcc:	mov	r7, r1
   15bd0:	moveq	r0, r4
   15bd4:	ldr	r3, [r6]
   15bd8:	str	r3, [sp, #28]
   15bdc:	beq	15c04 <close_stdout@@Base+0x348>
   15be0:	ldrd	r4, [r2, #96]	; 0x60
   15be4:	mov	r1, sp
   15be8:	ldrd	r2, [r2]
   15bec:	str	r7, [sp]
   15bf0:	strd	r4, [sp, #8]
   15bf4:	strd	r2, [sp, #16]
   15bf8:	bl	16268 <close_stdout@@Base+0x9ac>
   15bfc:	adds	r0, r0, #0
   15c00:	movne	r0, #1
   15c04:	ldr	r2, [sp, #28]
   15c08:	ldr	r3, [r6]
   15c0c:	cmp	r2, r3
   15c10:	bne	15c1c <close_stdout@@Base+0x360>
   15c14:	add	sp, sp, #36	; 0x24
   15c18:	pop	{r4, r5, r6, r7, pc}
   15c1c:	bl	11854 <__stack_chk_fail@plt>
   15c20:	andeq	pc, r1, r0, asr #8
   15c24:	andeq	r0, r0, r0, lsr #3
   15c28:	cmp	r0, #9
   15c2c:	push	{r4, r5, r6, r7, r8, lr}
   15c30:	bhi	15cc4 <close_stdout@@Base+0x408>
   15c34:	mov	r7, #11
   15c38:	movw	r8, #43691	; 0xaaab
   15c3c:	movt	r8, #43690	; 0xaaaa
   15c40:	cmp	r7, #9
   15c44:	bls	15cbc <close_stdout@@Base+0x400>
   15c48:	umull	r2, r3, r8, r7
   15c4c:	lsr	r3, r3, #1
   15c50:	add	r3, r3, r3, lsl #1
   15c54:	cmp	r7, r3
   15c58:	beq	15ca8 <close_stdout@@Base+0x3ec>
   15c5c:	mov	r6, #16
   15c60:	mov	r5, #9
   15c64:	mov	r4, #3
   15c68:	b	15c78 <close_stdout@@Base+0x3bc>
   15c6c:	bl	21bd4 <triple_free@@Base+0xadf0>
   15c70:	cmp	r1, #0
   15c74:	beq	15ca8 <close_stdout@@Base+0x3ec>
   15c78:	add	r5, r5, r6
   15c7c:	add	r4, r4, #2
   15c80:	cmp	r5, r7
   15c84:	mov	r0, r7
   15c88:	add	r6, r6, #8
   15c8c:	mov	r1, r4
   15c90:	bcc	15c6c <close_stdout@@Base+0x3b0>
   15c94:	mov	r1, r4
   15c98:	mov	r0, r7
   15c9c:	bl	21bd4 <triple_free@@Base+0xadf0>
   15ca0:	cmp	r1, #0
   15ca4:	bne	15cb4 <close_stdout@@Base+0x3f8>
   15ca8:	add	r7, r7, #2
   15cac:	cmn	r7, #1
   15cb0:	bne	15c40 <close_stdout@@Base+0x384>
   15cb4:	mov	r0, r7
   15cb8:	pop	{r4, r5, r6, r7, r8, pc}
   15cbc:	mov	r4, #3
   15cc0:	b	15c94 <close_stdout@@Base+0x3d8>
   15cc4:	orr	r7, r0, #1
   15cc8:	cmn	r7, #1
   15ccc:	bne	15c38 <close_stdout@@Base+0x37c>
   15cd0:	b	15cb4 <close_stdout@@Base+0x3f8>
   15cd4:	push	{r3, lr}
   15cd8:	ror	r0, r0, #3
   15cdc:	bl	21bd4 <triple_free@@Base+0xadf0>
   15ce0:	mov	r0, r1
   15ce4:	pop	{r3, pc}
   15ce8:	subs	r3, r1, r0
   15cec:	rsbs	r0, r3, #0
   15cf0:	adcs	r0, r0, r3
   15cf4:	bx	lr
   15cf8:	push	{r4, lr}
   15cfc:	mov	r4, r0
   15d00:	ldr	r3, [r4, #24]
   15d04:	mov	r0, r1
   15d08:	ldr	r1, [r4, #8]
   15d0c:	blx	r3
   15d10:	ldr	r3, [r4, #8]
   15d14:	cmp	r0, r3
   15d18:	bcs	15d28 <close_stdout@@Base+0x46c>
   15d1c:	ldr	r3, [r4]
   15d20:	add	r0, r3, r0, lsl #3
   15d24:	pop	{r4, pc}
   15d28:	bl	11bb4 <abort@plt>
   15d2c:	push	{r4, r5, r6, r7, r8, lr}
   15d30:	mov	r7, r2
   15d34:	mov	r8, r3
   15d38:	mov	r6, r0
   15d3c:	mov	r5, r1
   15d40:	bl	15cf8 <close_stdout@@Base+0x43c>
   15d44:	str	r0, [r7]
   15d48:	mov	r4, r0
   15d4c:	ldr	r2, [r0]
   15d50:	cmp	r2, #0
   15d54:	beq	15de8 <close_stdout@@Base+0x52c>
   15d58:	cmp	r5, r2
   15d5c:	beq	15d7c <close_stdout@@Base+0x4c0>
   15d60:	mov	r1, r2
   15d64:	ldr	r3, [r6, #28]
   15d68:	mov	r0, r5
   15d6c:	blx	r3
   15d70:	cmp	r0, #0
   15d74:	beq	15ddc <close_stdout@@Base+0x520>
   15d78:	ldr	r2, [r4]
   15d7c:	cmp	r8, #0
   15d80:	beq	15dac <close_stdout@@Base+0x4f0>
   15d84:	ldr	r3, [r4, #4]
   15d88:	cmp	r3, #0
   15d8c:	streq	r3, [r4]
   15d90:	ldmne	r3, {r0, r1}
   15d94:	movne	ip, #0
   15d98:	stmne	r4, {r0, r1}
   15d9c:	strne	ip, [r3]
   15da0:	ldrne	r1, [r6, #36]	; 0x24
   15da4:	strne	r1, [r3, #4]
   15da8:	strne	r3, [r6, #36]	; 0x24
   15dac:	mov	r0, r2
   15db0:	pop	{r4, r5, r6, r7, r8, pc}
   15db4:	ldr	r2, [ip]
   15db8:	cmp	r2, r5
   15dbc:	beq	15dfc <close_stdout@@Base+0x540>
   15dc0:	mov	r1, r2
   15dc4:	mov	r0, r5
   15dc8:	ldr	r2, [r6, #28]
   15dcc:	blx	r2
   15dd0:	cmp	r0, #0
   15dd4:	bne	15df4 <close_stdout@@Base+0x538>
   15dd8:	ldr	r4, [r4, #4]
   15ddc:	ldr	ip, [r4, #4]
   15de0:	cmp	ip, #0
   15de4:	bne	15db4 <close_stdout@@Base+0x4f8>
   15de8:	mov	r2, #0
   15dec:	mov	r0, r2
   15df0:	pop	{r4, r5, r6, r7, r8, pc}
   15df4:	ldr	ip, [r4, #4]
   15df8:	ldr	r2, [ip]
   15dfc:	cmp	r8, #0
   15e00:	beq	15dac <close_stdout@@Base+0x4f0>
   15e04:	ldr	r1, [ip, #4]
   15e08:	mov	r3, #0
   15e0c:	mov	r0, r2
   15e10:	str	r1, [r4, #4]
   15e14:	str	r3, [ip]
   15e18:	ldr	r3, [r6, #36]	; 0x24
   15e1c:	str	r3, [ip, #4]
   15e20:	str	ip, [r6, #36]	; 0x24
   15e24:	pop	{r4, r5, r6, r7, r8, pc}
   15e28:	ldr	r1, [pc, #176]	; 15ee0 <close_stdout@@Base+0x624>
   15e2c:	mov	r2, r0
   15e30:	ldr	r3, [r0]
   15e34:	add	r1, pc, r1
   15e38:	cmp	r3, r1
   15e3c:	beq	15ecc <close_stdout@@Base+0x610>
   15e40:	vldr	s15, [r3, #8]
   15e44:	vldr	s14, [pc, #136]	; 15ed4 <close_stdout@@Base+0x618>
   15e48:	vcmpe.f32	s15, s14
   15e4c:	vmrs	APSR_nzcv, fpscr
   15e50:	ble	15eb8 <close_stdout@@Base+0x5fc>
   15e54:	vldr	s13, [pc, #124]	; 15ed8 <close_stdout@@Base+0x61c>
   15e58:	vcmpe.f32	s15, s13
   15e5c:	vmrs	APSR_nzcv, fpscr
   15e60:	bpl	15eb8 <close_stdout@@Base+0x5fc>
   15e64:	vldr	s13, [pc, #112]	; 15edc <close_stdout@@Base+0x620>
   15e68:	vldr	s12, [r3, #12]
   15e6c:	vcmpe.f32	s12, s13
   15e70:	vmrs	APSR_nzcv, fpscr
   15e74:	ble	15eb8 <close_stdout@@Base+0x5fc>
   15e78:	vldr	s13, [r3]
   15e7c:	vcmpe.f32	s13, #0.0
   15e80:	vmrs	APSR_nzcv, fpscr
   15e84:	blt	15eb8 <close_stdout@@Base+0x5fc>
   15e88:	vadd.f32	s14, s13, s14
   15e8c:	vldr	s12, [r3, #4]
   15e90:	vcmpe.f32	s14, s12
   15e94:	vmrs	APSR_nzcv, fpscr
   15e98:	bpl	15eb8 <close_stdout@@Base+0x5fc>
   15e9c:	vmov.f32	s13, #112	; 0x3f800000  1.0
   15ea0:	vcmpe.f32	s12, s13
   15ea4:	vmrs	APSR_nzcv, fpscr
   15ea8:	bhi	15eb8 <close_stdout@@Base+0x5fc>
   15eac:	vcmpe.f32	s15, s14
   15eb0:	vmrs	APSR_nzcv, fpscr
   15eb4:	bgt	15ecc <close_stdout@@Base+0x610>
   15eb8:	ldr	r3, [pc, #36]	; 15ee4 <close_stdout@@Base+0x628>
   15ebc:	mov	r0, #0
   15ec0:	add	r3, pc, r3
   15ec4:	str	r3, [r2]
   15ec8:	bx	lr
   15ecc:	mov	r0, #1
   15ed0:	bx	lr
   15ed4:	stclcc	12, cr12, [ip, #820]	; 0x334
   15ed8:	svccc	0x00666666
   15edc:	svccc	0x008ccccd
   15ee0:	andeq	sp, r0, r4, lsr #22
   15ee4:	muleq	r0, r8, sl
   15ee8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15eec:	mov	r8, r1
   15ef0:	ldr	r6, [r1]
   15ef4:	mov	r5, r0
   15ef8:	ldr	r3, [r1, #4]
   15efc:	mov	sl, r2
   15f00:	cmp	r6, r3
   15f04:	addcc	r6, r6, #8
   15f08:	movcc	r9, #0
   15f0c:	bcs	15fb4 <close_stdout@@Base+0x6f8>
   15f10:	ldr	fp, [r6, #-8]
   15f14:	mov	r7, r6
   15f18:	cmp	fp, #0
   15f1c:	beq	15fa8 <close_stdout@@Base+0x6ec>
   15f20:	ldr	r4, [r6, #-4]
   15f24:	cmp	r4, #0
   15f28:	bne	15f48 <close_stdout@@Base+0x68c>
   15f2c:	b	15f98 <close_stdout@@Base+0x6dc>
   15f30:	ldr	r2, [r0, #4]
   15f34:	cmp	r3, #0
   15f38:	str	r2, [r4, #4]
   15f3c:	str	r4, [r0, #4]
   15f40:	mov	r4, r3
   15f44:	beq	15f94 <close_stdout@@Base+0x6d8>
   15f48:	ldr	fp, [r4]
   15f4c:	mov	r0, r5
   15f50:	mov	r1, fp
   15f54:	bl	15cf8 <close_stdout@@Base+0x43c>
   15f58:	ldr	r3, [r4, #4]
   15f5c:	ldr	r2, [r0]
   15f60:	cmp	r2, #0
   15f64:	bne	15f30 <close_stdout@@Base+0x674>
   15f68:	str	fp, [r0]
   15f6c:	cmp	r3, #0
   15f70:	ldr	r1, [r5, #12]
   15f74:	add	r1, r1, #1
   15f78:	str	r1, [r5, #12]
   15f7c:	str	r2, [r4]
   15f80:	ldr	r2, [r5, #36]	; 0x24
   15f84:	str	r2, [r4, #4]
   15f88:	str	r4, [r5, #36]	; 0x24
   15f8c:	mov	r4, r3
   15f90:	bne	15f48 <close_stdout@@Base+0x68c>
   15f94:	ldr	fp, [r6, #-8]
   15f98:	cmp	sl, #0
   15f9c:	str	r9, [r6, #-4]
   15fa0:	beq	15fbc <close_stdout@@Base+0x700>
   15fa4:	ldr	r3, [r8, #4]
   15fa8:	cmp	r3, r7
   15fac:	add	r6, r6, #8
   15fb0:	bhi	15f10 <close_stdout@@Base+0x654>
   15fb4:	mov	r0, #1
   15fb8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fbc:	mov	r0, r5
   15fc0:	mov	r1, fp
   15fc4:	bl	15cf8 <close_stdout@@Base+0x43c>
   15fc8:	ldr	r3, [r0]
   15fcc:	mov	r4, r0
   15fd0:	cmp	r3, #0
   15fd4:	beq	16020 <close_stdout@@Base+0x764>
   15fd8:	ldr	r0, [r5, #36]	; 0x24
   15fdc:	cmp	r0, #0
   15fe0:	beq	16034 <close_stdout@@Base+0x778>
   15fe4:	ldr	r2, [r0, #4]
   15fe8:	str	r2, [r5, #36]	; 0x24
   15fec:	str	fp, [r0]
   15ff0:	ldr	r2, [r4, #4]
   15ff4:	str	r2, [r0, #4]
   15ff8:	str	r0, [r4, #4]
   15ffc:	str	r9, [r6, #-8]
   16000:	add	r6, r6, #8
   16004:	ldr	r3, [r8, #4]
   16008:	ldr	r2, [r8, #12]
   1600c:	cmp	r3, r7
   16010:	sub	r2, r2, #1
   16014:	str	r2, [r8, #12]
   16018:	bhi	15f10 <close_stdout@@Base+0x654>
   1601c:	b	15fb4 <close_stdout@@Base+0x6f8>
   16020:	str	fp, [r0]
   16024:	ldr	r3, [r5, #12]
   16028:	add	r3, r3, #1
   1602c:	str	r3, [r5, #12]
   16030:	b	15ffc <close_stdout@@Base+0x740>
   16034:	mov	r0, #8
   16038:	bl	11950 <malloc@plt>
   1603c:	cmp	r0, #0
   16040:	bne	15fec <close_stdout@@Base+0x730>
   16044:	mov	r0, sl
   16048:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1604c:	ldr	r0, [r0, #8]
   16050:	bx	lr
   16054:	ldr	r0, [r0, #12]
   16058:	bx	lr
   1605c:	ldr	r0, [r0, #16]
   16060:	bx	lr
   16064:	ldr	r3, [r0]
   16068:	ldr	r2, [r0, #4]
   1606c:	cmp	r3, r2
   16070:	bcs	160d4 <close_stdout@@Base+0x818>
   16074:	add	r1, r3, #8
   16078:	add	r2, r2, #7
   1607c:	rsb	r2, r1, r2
   16080:	add	r3, r3, #16
   16084:	bic	r2, r2, #7
   16088:	mov	r0, #0
   1608c:	add	ip, r3, r2
   16090:	ldr	r3, [r1, #-8]
   16094:	cmp	r3, #0
   16098:	beq	160c4 <close_stdout@@Base+0x808>
   1609c:	ldr	r3, [r1, #-4]
   160a0:	mov	r2, #1
   160a4:	cmp	r3, #0
   160a8:	beq	160bc <close_stdout@@Base+0x800>
   160ac:	ldr	r3, [r3, #4]
   160b0:	add	r2, r2, #1
   160b4:	cmp	r3, #0
   160b8:	bne	160ac <close_stdout@@Base+0x7f0>
   160bc:	cmp	r0, r2
   160c0:	movcc	r0, r2
   160c4:	add	r1, r1, #8
   160c8:	cmp	r1, ip
   160cc:	bne	16090 <close_stdout@@Base+0x7d4>
   160d0:	bx	lr
   160d4:	mov	r0, #0
   160d8:	bx	lr
   160dc:	push	{r4}		; (str r4, [sp, #-4]!)
   160e0:	ldr	r3, [r0]
   160e4:	ldr	r2, [r0, #4]
   160e8:	cmp	r3, r2
   160ec:	bcs	1617c <close_stdout@@Base+0x8c0>
   160f0:	add	r2, r2, #7
   160f4:	add	r1, r3, #8
   160f8:	rsb	ip, r1, r2
   160fc:	add	r3, r3, #16
   16100:	bic	ip, ip, #7
   16104:	mov	r2, #0
   16108:	add	r4, r3, ip
   1610c:	mov	ip, r2
   16110:	ldr	r3, [r1, #-8]
   16114:	cmp	r3, #0
   16118:	beq	16140 <close_stdout@@Base+0x884>
   1611c:	ldr	r3, [r1, #-4]
   16120:	add	ip, ip, #1
   16124:	add	r2, r2, #1
   16128:	cmp	r3, #0
   1612c:	beq	16140 <close_stdout@@Base+0x884>
   16130:	ldr	r3, [r3, #4]
   16134:	add	r2, r2, #1
   16138:	cmp	r3, #0
   1613c:	bne	16130 <close_stdout@@Base+0x874>
   16140:	add	r1, r1, #8
   16144:	cmp	r1, r4
   16148:	bne	16110 <close_stdout@@Base+0x854>
   1614c:	ldr	r3, [r0, #12]
   16150:	cmp	r3, ip
   16154:	movne	r0, #0
   16158:	beq	16164 <close_stdout@@Base+0x8a8>
   1615c:	pop	{r4}		; (ldr r4, [sp], #4)
   16160:	bx	lr
   16164:	ldr	r0, [r0, #16]
   16168:	pop	{r4}		; (ldr r4, [sp], #4)
   1616c:	subs	r3, r0, r2
   16170:	rsbs	r0, r3, #0
   16174:	adcs	r0, r0, r3
   16178:	bx	lr
   1617c:	mov	r2, #0
   16180:	mov	ip, r2
   16184:	b	1614c <close_stdout@@Base+0x890>
   16188:	push	{r4, r5, r6, r7, r8, lr}
   1618c:	sub	sp, sp, #8
   16190:	mov	r4, r1
   16194:	mov	r5, r0
   16198:	bl	1605c <close_stdout@@Base+0x7a0>
   1619c:	mov	r8, r0
   161a0:	mov	r0, r5
   161a4:	bl	1604c <close_stdout@@Base+0x790>
   161a8:	mov	r6, r0
   161ac:	mov	r0, r5
   161b0:	bl	16054 <close_stdout@@Base+0x798>
   161b4:	mov	r7, r0
   161b8:	mov	r0, r5
   161bc:	bl	16064 <close_stdout@@Base+0x7a8>
   161c0:	ldr	r2, [pc, #144]	; 16258 <close_stdout@@Base+0x99c>
   161c4:	mov	r3, r8
   161c8:	mov	r1, #1
   161cc:	add	r2, pc, r2
   161d0:	mov	r5, r0
   161d4:	mov	r0, r4
   161d8:	bl	11a94 <__fprintf_chk@plt>
   161dc:	ldr	r2, [pc, #120]	; 1625c <close_stdout@@Base+0x9a0>
   161e0:	mov	r3, r6
   161e4:	mov	r0, r4
   161e8:	mov	r1, #1
   161ec:	add	r2, pc, r2
   161f0:	bl	11a94 <__fprintf_chk@plt>
   161f4:	vmov	s15, r7
   161f8:	vldr	d5, [pc, #80]	; 16250 <close_stdout@@Base+0x994>
   161fc:	ldr	r2, [pc, #92]	; 16260 <close_stdout@@Base+0x9a4>
   16200:	vcvt.f64.u32	d4, s15
   16204:	mov	r3, r7
   16208:	vmov	s15, r6
   1620c:	mov	r0, r4
   16210:	mov	r1, #1
   16214:	add	r2, pc, r2
   16218:	vmul.f64	d5, d4, d5
   1621c:	vcvt.f64.u32	d6, s15
   16220:	vdiv.f64	d7, d5, d6
   16224:	vstr	d7, [sp]
   16228:	bl	11a94 <__fprintf_chk@plt>
   1622c:	ldr	r2, [pc, #48]	; 16264 <close_stdout@@Base+0x9a8>
   16230:	mov	r0, r4
   16234:	mov	r3, r5
   16238:	mov	r1, #1
   1623c:	add	r2, pc, r2
   16240:	add	sp, sp, #8
   16244:	pop	{r4, r5, r6, r7, r8, lr}
   16248:	b	11a94 <__fprintf_chk@plt>
   1624c:	nop	{0}
   16250:	andeq	r0, r0, r0
   16254:	subsmi	r0, r9, r0
   16258:	andeq	sp, r0, r0, lsr #15
   1625c:	muleq	r0, r8, r7
   16260:	andeq	sp, r0, r8, lsl #15
   16264:	andeq	sp, r0, r4, lsl #15
   16268:	push	{r4, r5, r6, lr}
   1626c:	mov	r6, r0
   16270:	mov	r5, r1
   16274:	bl	15cf8 <close_stdout@@Base+0x43c>
   16278:	ldr	r3, [r0]
   1627c:	mov	r4, r0
   16280:	cmp	r3, #0
   16284:	bne	16290 <close_stdout@@Base+0x9d4>
   16288:	b	162bc <close_stdout@@Base+0xa00>
   1628c:	ldr	r3, [r4]
   16290:	cmp	r5, r3
   16294:	mov	r1, r3
   16298:	mov	r0, r5
   1629c:	beq	162c8 <close_stdout@@Base+0xa0c>
   162a0:	ldr	r3, [r6, #28]
   162a4:	blx	r3
   162a8:	cmp	r0, #0
   162ac:	bne	162c4 <close_stdout@@Base+0xa08>
   162b0:	ldr	r4, [r4, #4]
   162b4:	cmp	r4, #0
   162b8:	bne	1628c <close_stdout@@Base+0x9d0>
   162bc:	mov	r0, #0
   162c0:	pop	{r4, r5, r6, pc}
   162c4:	ldr	r3, [r4]
   162c8:	mov	r0, r3
   162cc:	pop	{r4, r5, r6, pc}
   162d0:	push	{r3, lr}
   162d4:	ldr	r3, [r0, #16]
   162d8:	cmp	r3, #0
   162dc:	beq	1631c <close_stdout@@Base+0xa60>
   162e0:	ldr	r3, [r0]
   162e4:	ldr	r2, [r0, #4]
   162e8:	cmp	r3, r2
   162ec:	bcs	16318 <close_stdout@@Base+0xa5c>
   162f0:	ldr	r0, [r3]
   162f4:	cmp	r0, #0
   162f8:	beq	1630c <close_stdout@@Base+0xa50>
   162fc:	b	16324 <close_stdout@@Base+0xa68>
   16300:	ldr	r0, [r3]
   16304:	cmp	r0, #0
   16308:	popne	{r3, pc}
   1630c:	add	r3, r3, #8
   16310:	cmp	r3, r2
   16314:	bcc	16300 <close_stdout@@Base+0xa44>
   16318:	bl	11bb4 <abort@plt>
   1631c:	mov	r0, r3
   16320:	pop	{r3, pc}
   16324:	pop	{r3, pc}
   16328:	push	{r3, r4, r5, lr}
   1632c:	mov	r5, r0
   16330:	mov	r4, r1
   16334:	bl	15cf8 <close_stdout@@Base+0x43c>
   16338:	mov	r2, r0
   1633c:	mov	r3, r0
   16340:	b	1634c <close_stdout@@Base+0xa90>
   16344:	cmp	r3, #0
   16348:	beq	16364 <close_stdout@@Base+0xaa8>
   1634c:	ldr	ip, [r3]
   16350:	ldr	r3, [r3, #4]
   16354:	cmp	ip, r4
   16358:	bne	16344 <close_stdout@@Base+0xa88>
   1635c:	cmp	r3, #0
   16360:	bne	1638c <close_stdout@@Base+0xad0>
   16364:	ldr	r3, [r5, #4]
   16368:	b	16378 <close_stdout@@Base+0xabc>
   1636c:	ldr	r0, [r2]
   16370:	cmp	r0, #0
   16374:	popne	{r3, r4, r5, pc}
   16378:	add	r2, r2, #8
   1637c:	cmp	r2, r3
   16380:	bcc	1636c <close_stdout@@Base+0xab0>
   16384:	mov	r0, #0
   16388:	pop	{r3, r4, r5, pc}
   1638c:	ldr	r0, [r3]
   16390:	pop	{r3, r4, r5, pc}
   16394:	push	{r4, r5, r6, r7}
   16398:	mov	r6, r0
   1639c:	ldm	r0, {r5, ip}
   163a0:	cmp	ip, r5
   163a4:	bls	16428 <close_stdout@@Base+0xb6c>
   163a8:	add	r5, r5, #8
   163ac:	mov	r0, #0
   163b0:	ldr	r3, [r5, #-8]
   163b4:	mov	r7, r5
   163b8:	cmp	r3, #0
   163bc:	beq	16408 <close_stdout@@Base+0xb4c>
   163c0:	cmp	r2, r0
   163c4:	bls	16414 <close_stdout@@Base+0xb58>
   163c8:	str	r3, [r1, r0, lsl #2]
   163cc:	add	r4, r0, #1
   163d0:	ldr	r3, [r5, #-4]
   163d4:	add	ip, r1, r0, lsl #2
   163d8:	cmp	r3, #0
   163dc:	beq	1641c <close_stdout@@Base+0xb60>
   163e0:	mov	r0, r4
   163e4:	cmp	r0, r2
   163e8:	beq	16414 <close_stdout@@Base+0xb58>
   163ec:	ldr	r4, [r3]
   163f0:	add	r0, r0, #1
   163f4:	str	r4, [ip, #4]!
   163f8:	ldr	r3, [r3, #4]
   163fc:	cmp	r3, #0
   16400:	bne	163e4 <close_stdout@@Base+0xb28>
   16404:	ldr	ip, [r6, #4]
   16408:	cmp	ip, r7
   1640c:	add	r5, r5, #8
   16410:	bhi	163b0 <close_stdout@@Base+0xaf4>
   16414:	pop	{r4, r5, r6, r7}
   16418:	bx	lr
   1641c:	ldr	ip, [r6, #4]
   16420:	mov	r0, r4
   16424:	b	16408 <close_stdout@@Base+0xb4c>
   16428:	mov	r0, #0
   1642c:	b	16414 <close_stdout@@Base+0xb58>
   16430:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   16434:	mov	r7, r2
   16438:	ldr	r8, [r0]
   1643c:	mov	r9, r0
   16440:	ldr	r2, [r0, #4]
   16444:	mov	r6, r1
   16448:	mov	r5, #0
   1644c:	cmp	r2, r8
   16450:	bls	164a0 <close_stdout@@Base+0xbe4>
   16454:	ldr	r3, [r8]
   16458:	cmp	r3, #0
   1645c:	beq	16494 <close_stdout@@Base+0xbd8>
   16460:	mov	r0, r3
   16464:	mov	r4, r8
   16468:	b	16470 <close_stdout@@Base+0xbb4>
   1646c:	ldr	r0, [r4]
   16470:	mov	r1, r7
   16474:	blx	r6
   16478:	cmp	r0, #0
   1647c:	beq	164a0 <close_stdout@@Base+0xbe4>
   16480:	ldr	r4, [r4, #4]
   16484:	add	r5, r5, #1
   16488:	cmp	r4, #0
   1648c:	bne	1646c <close_stdout@@Base+0xbb0>
   16490:	ldr	r2, [r9, #4]
   16494:	add	r8, r8, #8
   16498:	cmp	r2, r8
   1649c:	bhi	16454 <close_stdout@@Base+0xb98>
   164a0:	mov	r0, r5
   164a4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   164a8:	push	{r3, r4, r5, lr}
   164ac:	mov	r5, r1
   164b0:	ldrb	r3, [r0]
   164b4:	cmp	r3, #0
   164b8:	beq	164e8 <close_stdout@@Base+0xc2c>
   164bc:	mov	r4, r0
   164c0:	mov	r1, #0
   164c4:	rsb	r0, r1, r1, lsl #5
   164c8:	mov	r1, r5
   164cc:	add	r0, r3, r0
   164d0:	bl	21bd4 <triple_free@@Base+0xadf0>
   164d4:	ldrb	r3, [r4, #1]!
   164d8:	cmp	r3, #0
   164dc:	bne	164c4 <close_stdout@@Base+0xc08>
   164e0:	mov	r0, r1
   164e4:	pop	{r3, r4, r5, pc}
   164e8:	mov	r1, r3
   164ec:	b	164e0 <close_stdout@@Base+0xc24>
   164f0:	push	{r4}		; (str r4, [sp, #-4]!)
   164f4:	mov	ip, r0
   164f8:	ldr	r4, [pc, #24]	; 16518 <close_stdout@@Base+0xc5c>
   164fc:	add	r4, pc, r4
   16500:	ldm	r4!, {r0, r1, r2, r3}
   16504:	ldr	r4, [r4]
   16508:	stmia	ip!, {r0, r1, r2, r3}
   1650c:	str	r4, [ip]
   16510:	pop	{r4}		; (ldr r4, [sp], #4)
   16514:	bx	lr
   16518:	andeq	sp, r0, ip, asr r4
   1651c:	push	{r4, r5, r6, r7, r8, lr}
   16520:	subs	r8, r2, #0
   16524:	mov	r7, r0
   16528:	mov	r5, r1
   1652c:	mov	r6, r3
   16530:	beq	16624 <close_stdout@@Base+0xd68>
   16534:	cmp	r6, #0
   16538:	beq	16618 <close_stdout@@Base+0xd5c>
   1653c:	mov	r0, #40	; 0x28
   16540:	bl	11950 <malloc@plt>
   16544:	subs	r4, r0, #0
   16548:	beq	1663c <close_stdout@@Base+0xd80>
   1654c:	cmp	r5, #0
   16550:	beq	16630 <close_stdout@@Base+0xd74>
   16554:	mov	r0, r4
   16558:	str	r5, [r0, #20]!
   1655c:	bl	15e28 <close_stdout@@Base+0x56c>
   16560:	cmp	r0, #0
   16564:	beq	16608 <close_stdout@@Base+0xd4c>
   16568:	ldrb	r3, [r5, #16]
   1656c:	vldr	s15, [r5, #8]
   16570:	cmp	r3, #0
   16574:	bne	1659c <close_stdout@@Base+0xce0>
   16578:	vmov	s14, r7
   1657c:	vcvt.f32.u32	s13, s14
   16580:	vldr	s14, [pc, #188]	; 16644 <close_stdout@@Base+0xd88>
   16584:	vdiv.f32	s15, s13, s15
   16588:	vcmpe.f32	s15, s14
   1658c:	vmrs	APSR_nzcv, fpscr
   16590:	bge	16600 <close_stdout@@Base+0xd44>
   16594:	vcvt.u32.f32	s15, s15
   16598:	vmov	r7, s15
   1659c:	mov	r0, r7
   165a0:	bl	15c28 <close_stdout@@Base+0x36c>
   165a4:	cmn	r0, #-1073741823	; 0xc0000001
   165a8:	mov	r5, r0
   165ac:	bhi	16600 <close_stdout@@Base+0xd44>
   165b0:	cmp	r0, #0
   165b4:	str	r0, [r4, #8]
   165b8:	beq	16608 <close_stdout@@Base+0xd4c>
   165bc:	mov	r1, #8
   165c0:	bl	11764 <calloc@plt>
   165c4:	cmp	r0, #0
   165c8:	str	r0, [r4]
   165cc:	beq	16608 <close_stdout@@Base+0xd4c>
   165d0:	ldr	r3, [sp, #24]
   165d4:	mov	r2, #0
   165d8:	add	r5, r0, r5, lsl #3
   165dc:	str	r8, [r4, #24]
   165e0:	str	r5, [r4, #4]
   165e4:	mov	r0, r4
   165e8:	str	r6, [r4, #28]
   165ec:	str	r3, [r4, #32]
   165f0:	str	r2, [r4, #12]
   165f4:	str	r2, [r4, #16]
   165f8:	str	r2, [r4, #36]	; 0x24
   165fc:	pop	{r4, r5, r6, r7, r8, pc}
   16600:	mov	r3, #0
   16604:	str	r3, [r4, #8]
   16608:	mov	r0, r4
   1660c:	bl	117f4 <free@plt>
   16610:	mov	r0, #0
   16614:	pop	{r4, r5, r6, r7, r8, pc}
   16618:	ldr	r6, [pc, #40]	; 16648 <close_stdout@@Base+0xd8c>
   1661c:	add	r6, pc, r6
   16620:	b	1653c <close_stdout@@Base+0xc80>
   16624:	ldr	r8, [pc, #32]	; 1664c <close_stdout@@Base+0xd90>
   16628:	add	r8, pc, r8
   1662c:	b	16534 <close_stdout@@Base+0xc78>
   16630:	ldr	r5, [pc, #24]	; 16650 <close_stdout@@Base+0xd94>
   16634:	add	r5, pc, r5
   16638:	b	16554 <close_stdout@@Base+0xc98>
   1663c:	mov	r0, r4
   16640:	pop	{r4, r5, r6, r7, r8, pc}
   16644:	svcmi	0x00800000
   16648:			; <UNDEFINED> instruction: 0xfffff6c4
   1664c:			; <UNDEFINED> instruction: 0xfffff6a4
   16650:	andeq	sp, r0, r4, lsr #6
   16654:	push	{r4, r5, r6, r7, r8, lr}
   16658:	mov	r5, r0
   1665c:	ldr	r7, [r0]
   16660:	ldr	r3, [r0, #4]
   16664:	cmp	r7, r3
   16668:	addcc	r7, r7, #8
   1666c:	movcc	r6, #0
   16670:	bcs	166f0 <close_stdout@@Base+0xe34>
   16674:	ldr	r2, [r7, #-8]
   16678:	mov	r8, r7
   1667c:	cmp	r2, #0
   16680:	beq	166e4 <close_stdout@@Base+0xe28>
   16684:	ldr	r4, [r7, #-4]
   16688:	cmp	r4, #0
   1668c:	beq	166c4 <close_stdout@@Base+0xe08>
   16690:	ldr	r3, [r5, #32]
   16694:	cmp	r3, #0
   16698:	beq	166a4 <close_stdout@@Base+0xde8>
   1669c:	ldr	r0, [r4]
   166a0:	blx	r3
   166a4:	ldr	r3, [r4, #4]
   166a8:	str	r6, [r4]
   166ac:	ldr	r2, [r5, #36]	; 0x24
   166b0:	cmp	r3, #0
   166b4:	str	r2, [r4, #4]
   166b8:	str	r4, [r5, #36]	; 0x24
   166bc:	mov	r4, r3
   166c0:	bne	16690 <close_stdout@@Base+0xdd4>
   166c4:	ldr	r3, [r5, #32]
   166c8:	cmp	r3, #0
   166cc:	beq	166d8 <close_stdout@@Base+0xe1c>
   166d0:	ldr	r0, [r7, #-8]
   166d4:	blx	r3
   166d8:	str	r6, [r7, #-8]
   166dc:	str	r6, [r7, #-4]
   166e0:	ldr	r3, [r5, #4]
   166e4:	cmp	r3, r8
   166e8:	add	r7, r7, #8
   166ec:	bhi	16674 <close_stdout@@Base+0xdb8>
   166f0:	mov	r3, #0
   166f4:	str	r3, [r5, #12]
   166f8:	str	r3, [r5, #16]
   166fc:	pop	{r4, r5, r6, r7, r8, pc}
   16700:	push	{r3, r4, r5, r6, r7, lr}
   16704:	mov	r5, r0
   16708:	ldr	r3, [r0, #32]
   1670c:	cmp	r3, #0
   16710:	beq	16720 <close_stdout@@Base+0xe64>
   16714:	ldr	r3, [r0, #16]
   16718:	cmp	r3, #0
   1671c:	bne	1679c <close_stdout@@Base+0xee0>
   16720:	ldr	r3, [r5, #4]
   16724:	ldr	r6, [r5]
   16728:	cmp	r6, r3
   1672c:	bcs	16768 <close_stdout@@Base+0xeac>
   16730:	add	r6, r6, #8
   16734:	ldr	r0, [r6, #-4]
   16738:	mov	r7, r6
   1673c:	cmp	r0, #0
   16740:	beq	1675c <close_stdout@@Base+0xea0>
   16744:	ldr	r4, [r0, #4]
   16748:	bl	117f4 <free@plt>
   1674c:	cmp	r4, #0
   16750:	mov	r0, r4
   16754:	bne	16744 <close_stdout@@Base+0xe88>
   16758:	ldr	r3, [r5, #4]
   1675c:	cmp	r7, r3
   16760:	add	r6, r6, #8
   16764:	bcc	16734 <close_stdout@@Base+0xe78>
   16768:	ldr	r0, [r5, #36]	; 0x24
   1676c:	cmp	r0, #0
   16770:	beq	16788 <close_stdout@@Base+0xecc>
   16774:	ldr	r4, [r0, #4]
   16778:	bl	117f4 <free@plt>
   1677c:	cmp	r4, #0
   16780:	mov	r0, r4
   16784:	bne	16774 <close_stdout@@Base+0xeb8>
   16788:	ldr	r0, [r5]
   1678c:	bl	117f4 <free@plt>
   16790:	mov	r0, r5
   16794:	pop	{r3, r4, r5, r6, r7, lr}
   16798:	b	117f4 <free@plt>
   1679c:	ldr	r6, [r0]
   167a0:	ldr	r3, [r0, #4]
   167a4:	cmp	r6, r3
   167a8:	bcs	16768 <close_stdout@@Base+0xeac>
   167ac:	ldr	r0, [r6]
   167b0:	cmp	r0, #0
   167b4:	movne	r4, r6
   167b8:	bne	167c4 <close_stdout@@Base+0xf08>
   167bc:	b	167dc <close_stdout@@Base+0xf20>
   167c0:	ldr	r0, [r4]
   167c4:	ldr	r3, [r5, #32]
   167c8:	blx	r3
   167cc:	ldr	r4, [r4, #4]
   167d0:	cmp	r4, #0
   167d4:	bne	167c0 <close_stdout@@Base+0xf04>
   167d8:	ldr	r3, [r5, #4]
   167dc:	add	r6, r6, #8
   167e0:	cmp	r3, r6
   167e4:	bhi	167ac <close_stdout@@Base+0xef0>
   167e8:	b	16724 <close_stdout@@Base+0xe68>
   167ec:	ldr	r3, [pc, #392]	; 1697c <close_stdout@@Base+0x10c0>
   167f0:	ldr	r2, [pc, #392]	; 16980 <close_stdout@@Base+0x10c4>
   167f4:	add	r3, pc, r3
   167f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167fc:	sub	sp, sp, #52	; 0x34
   16800:	ldr	r5, [r0, #20]
   16804:	mov	r4, r0
   16808:	ldr	r6, [r3, r2]
   1680c:	vldr	s15, [r5, #8]
   16810:	ldrb	r2, [r5, #16]
   16814:	ldr	r3, [r6]
   16818:	cmp	r2, #0
   1681c:	str	r3, [sp, #44]	; 0x2c
   16820:	bne	16848 <close_stdout@@Base+0xf8c>
   16824:	vmov	s14, r1
   16828:	vcvt.f32.u32	s13, s14
   1682c:	vldr	s14, [pc, #324]	; 16978 <close_stdout@@Base+0x10bc>
   16830:	vdiv.f32	s15, s13, s15
   16834:	vcmpe.f32	s15, s14
   16838:	vmrs	APSR_nzcv, fpscr
   1683c:	bge	16940 <close_stdout@@Base+0x1084>
   16840:	vcvt.u32.f32	s15, s15
   16844:	vmov	r1, s15
   16848:	mov	r0, r1
   1684c:	bl	15c28 <close_stdout@@Base+0x36c>
   16850:	sub	r3, r0, #1
   16854:	mov	r7, r0
   16858:	cmn	r3, #-1073741822	; 0xc0000002
   1685c:	bhi	16940 <close_stdout@@Base+0x1084>
   16860:	ldr	r3, [r4, #8]
   16864:	cmp	r3, r0
   16868:	beq	16920 <close_stdout@@Base+0x1064>
   1686c:	mov	r1, #8
   16870:	bl	11764 <calloc@plt>
   16874:	cmp	r0, #0
   16878:	mov	r3, r0
   1687c:	str	r0, [sp, #4]
   16880:	beq	16940 <close_stdout@@Base+0x1084>
   16884:	ldr	fp, [r4, #24]
   16888:	add	r8, sp, #4
   1688c:	ldr	sl, [r4, #28]
   16890:	mov	ip, #0
   16894:	ldr	r9, [r4, #32]
   16898:	mov	r0, r8
   1689c:	ldr	lr, [r4, #36]	; 0x24
   168a0:	mov	r2, ip
   168a4:	mov	r1, r4
   168a8:	add	r3, r3, r7, lsl #3
   168ac:	str	r5, [sp, #24]
   168b0:	str	r7, [sp, #12]
   168b4:	str	r3, [sp, #8]
   168b8:	str	fp, [sp, #28]
   168bc:	str	sl, [sp, #32]
   168c0:	str	r9, [sp, #36]	; 0x24
   168c4:	str	lr, [sp, #40]	; 0x28
   168c8:	str	ip, [sp, #16]
   168cc:	str	ip, [sp, #20]
   168d0:	bl	15ee8 <close_stdout@@Base+0x62c>
   168d4:	subs	r5, r0, #0
   168d8:	bne	16948 <close_stdout@@Base+0x108c>
   168dc:	ldr	r3, [sp, #40]	; 0x28
   168e0:	mov	r0, r4
   168e4:	mov	r1, r8
   168e8:	mov	r2, #1
   168ec:	str	r3, [r4, #36]	; 0x24
   168f0:	bl	15ee8 <close_stdout@@Base+0x62c>
   168f4:	cmp	r0, #0
   168f8:	beq	16974 <close_stdout@@Base+0x10b8>
   168fc:	mov	r0, r4
   16900:	mov	r1, r8
   16904:	mov	r2, r5
   16908:	bl	15ee8 <close_stdout@@Base+0x62c>
   1690c:	cmp	r0, #0
   16910:	beq	16974 <close_stdout@@Base+0x10b8>
   16914:	ldr	r0, [sp, #4]
   16918:	bl	117f4 <free@plt>
   1691c:	b	16924 <close_stdout@@Base+0x1068>
   16920:	mov	r5, #1
   16924:	ldr	r1, [sp, #44]	; 0x2c
   16928:	mov	r0, r5
   1692c:	ldr	r3, [r6]
   16930:	cmp	r1, r3
   16934:	bne	16970 <close_stdout@@Base+0x10b4>
   16938:	add	sp, sp, #52	; 0x34
   1693c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16940:	mov	r5, #0
   16944:	b	16924 <close_stdout@@Base+0x1068>
   16948:	ldr	r0, [r4]
   1694c:	bl	117f4 <free@plt>
   16950:	add	r0, sp, #8
   16954:	ldr	ip, [sp, #4]
   16958:	ldm	r0, {r0, r1, r2}
   1695c:	ldr	r3, [sp, #40]	; 0x28
   16960:	str	ip, [r4]
   16964:	stmib	r4, {r0, r1, r2}
   16968:	str	r3, [r4, #36]	; 0x24
   1696c:	b	16924 <close_stdout@@Base+0x1068>
   16970:	bl	11854 <__stack_chk_fail@plt>
   16974:	bl	11bb4 <abort@plt>
   16978:	svcmi	0x00800000
   1697c:	andeq	lr, r1, r4, lsl #16
   16980:	andeq	r0, r0, r0, lsr #3
   16984:	ldr	r3, [pc, #428]	; 16b38 <close_stdout@@Base+0x127c>
   16988:	ldr	ip, [pc, #428]	; 16b3c <close_stdout@@Base+0x1280>
   1698c:	add	r3, pc, r3
   16990:	push	{r4, r5, r6, r7, r8, lr}
   16994:	subs	r8, r1, #0
   16998:	ldr	r4, [r3, ip]
   1699c:	sub	sp, sp, #8
   169a0:	mov	r5, r2
   169a4:	mov	r6, r0
   169a8:	ldr	r3, [r4]
   169ac:	str	r3, [sp, #4]
   169b0:	beq	16af0 <close_stdout@@Base+0x1234>
   169b4:	mov	r3, #0
   169b8:	mov	r2, sp
   169bc:	bl	15d2c <close_stdout@@Base+0x470>
   169c0:	cmp	r0, #0
   169c4:	beq	169f0 <close_stdout@@Base+0x1134>
   169c8:	cmp	r5, #0
   169cc:	moveq	r0, r5
   169d0:	strne	r0, [r5]
   169d4:	movne	r0, #0
   169d8:	ldr	r2, [sp, #4]
   169dc:	ldr	r3, [r4]
   169e0:	cmp	r2, r3
   169e4:	bne	16b30 <close_stdout@@Base+0x1274>
   169e8:	add	sp, sp, #8
   169ec:	pop	{r4, r5, r6, r7, r8, pc}
   169f0:	vldr	s11, [r6, #8]
   169f4:	vcvt.f32.u32	s14, s11
   169f8:	ldr	r3, [r6, #20]
   169fc:	vldr	s15, [r3, #8]
   16a00:	vldr	s13, [r6, #12]
   16a04:	vmul.f32	s15, s14, s15
   16a08:	vcvt.f32.u32	s14, s13
   16a0c:	vcmpe.f32	s14, s15
   16a10:	vmrs	APSR_nzcv, fpscr
   16a14:	bgt	16a64 <close_stdout@@Base+0x11a8>
   16a18:	ldr	r3, [sp]
   16a1c:	ldr	r2, [r3]
   16a20:	cmp	r2, #0
   16a24:	beq	16af4 <close_stdout@@Base+0x1238>
   16a28:	ldr	r3, [r6, #36]	; 0x24
   16a2c:	cmp	r3, #0
   16a30:	beq	16b18 <close_stdout@@Base+0x125c>
   16a34:	ldr	r2, [r3, #4]
   16a38:	str	r2, [r6, #36]	; 0x24
   16a3c:	str	r8, [r3]
   16a40:	mov	r0, #1
   16a44:	ldr	r2, [sp]
   16a48:	ldr	r1, [r2, #4]
   16a4c:	str	r1, [r3, #4]
   16a50:	str	r3, [r2, #4]
   16a54:	ldr	r3, [r6, #16]
   16a58:	add	r3, r3, r0
   16a5c:	str	r3, [r6, #16]
   16a60:	b	169d8 <close_stdout@@Base+0x111c>
   16a64:	add	r0, r6, #20
   16a68:	bl	15e28 <close_stdout@@Base+0x56c>
   16a6c:	vldr	s11, [r6, #8]
   16a70:	vcvt.f32.u32	s15, s11
   16a74:	ldr	r3, [r6, #20]
   16a78:	vldr	s14, [r3, #8]
   16a7c:	vldr	s11, [r6, #12]
   16a80:	vmul.f32	s13, s14, s15
   16a84:	vcvt.f32.u32	s12, s11
   16a88:	vcmpe.f32	s12, s13
   16a8c:	vmrs	APSR_nzcv, fpscr
   16a90:	ble	16a18 <close_stdout@@Base+0x115c>
   16a94:	ldrb	r2, [r3, #16]
   16a98:	cmp	r2, #0
   16a9c:	vldreq	s13, [r3, #12]
   16aa0:	vldrne	s14, [r3, #12]
   16aa4:	vmuleq.f32	s15, s15, s13
   16aa8:	vmul.f32	s15, s14, s15
   16aac:	vldr	s14, [pc, #128]	; 16b34 <close_stdout@@Base+0x1278>
   16ab0:	vcmpe.f32	s15, s14
   16ab4:	vmrs	APSR_nzcv, fpscr
   16ab8:	bge	16b28 <close_stdout@@Base+0x126c>
   16abc:	vcvt.u32.f32	s15, s15
   16ac0:	mov	r0, r6
   16ac4:	vmov	r1, s15
   16ac8:	bl	167ec <close_stdout@@Base+0xf30>
   16acc:	cmp	r0, #0
   16ad0:	beq	16b28 <close_stdout@@Base+0x126c>
   16ad4:	mov	r2, sp
   16ad8:	mov	r0, r6
   16adc:	mov	r1, r8
   16ae0:	mov	r3, #0
   16ae4:	bl	15d2c <close_stdout@@Base+0x470>
   16ae8:	cmp	r0, #0
   16aec:	beq	16a18 <close_stdout@@Base+0x115c>
   16af0:	bl	11bb4 <abort@plt>
   16af4:	str	r8, [r3]
   16af8:	mov	r0, #1
   16afc:	ldr	r2, [r6, #16]
   16b00:	ldr	r3, [r6, #12]
   16b04:	add	r2, r2, r0
   16b08:	str	r2, [r6, #16]
   16b0c:	add	r3, r3, r0
   16b10:	str	r3, [r6, #12]
   16b14:	b	169d8 <close_stdout@@Base+0x111c>
   16b18:	mov	r0, #8
   16b1c:	bl	11950 <malloc@plt>
   16b20:	subs	r3, r0, #0
   16b24:	bne	16a3c <close_stdout@@Base+0x1180>
   16b28:	mvn	r0, #0
   16b2c:	b	169d8 <close_stdout@@Base+0x111c>
   16b30:	bl	11854 <__stack_chk_fail@plt>
   16b34:	svcmi	0x00800000
   16b38:	andeq	lr, r1, ip, ror #12
   16b3c:	andeq	r0, r0, r0, lsr #3
   16b40:	b	16984 <close_stdout@@Base+0x10c8>
   16b44:	ldr	r3, [pc, #100]	; 16bb0 <close_stdout@@Base+0x12f4>
   16b48:	ldr	ip, [pc, #100]	; 16bb4 <close_stdout@@Base+0x12f8>
   16b4c:	add	r3, pc, r3
   16b50:	push	{r4, r5, lr}
   16b54:	sub	sp, sp, #12
   16b58:	ldr	r4, [r3, ip]
   16b5c:	mov	r5, r1
   16b60:	mov	r2, sp
   16b64:	ldr	r3, [r4]
   16b68:	str	r3, [sp, #4]
   16b6c:	bl	16984 <close_stdout@@Base+0x10c8>
   16b70:	cmn	r0, #1
   16b74:	beq	16ba4 <close_stdout@@Base+0x12e8>
   16b78:	cmp	r0, #0
   16b7c:	movne	r0, r5
   16b80:	beq	16b9c <close_stdout@@Base+0x12e0>
   16b84:	ldr	r2, [sp, #4]
   16b88:	ldr	r3, [r4]
   16b8c:	cmp	r2, r3
   16b90:	bne	16bac <close_stdout@@Base+0x12f0>
   16b94:	add	sp, sp, #12
   16b98:	pop	{r4, r5, pc}
   16b9c:	ldr	r0, [sp]
   16ba0:	b	16b84 <close_stdout@@Base+0x12c8>
   16ba4:	mov	r0, #0
   16ba8:	b	16b84 <close_stdout@@Base+0x12c8>
   16bac:	bl	11854 <__stack_chk_fail@plt>
   16bb0:	andeq	lr, r1, ip, lsr #9
   16bb4:	andeq	r0, r0, r0, lsr #3
   16bb8:	ldr	ip, [pc, #304]	; 16cf0 <close_stdout@@Base+0x1434>
   16bbc:	mov	r3, #1
   16bc0:	push	{r4, r5, r6, r7, lr}
   16bc4:	add	ip, pc, ip
   16bc8:	ldr	lr, [pc, #292]	; 16cf4 <close_stdout@@Base+0x1438>
   16bcc:	sub	sp, sp, #12
   16bd0:	mov	r4, r0
   16bd4:	mov	r2, sp
   16bd8:	ldr	r5, [ip, lr]
   16bdc:	ldr	ip, [r5]
   16be0:	str	ip, [sp, #4]
   16be4:	bl	15d2c <close_stdout@@Base+0x470>
   16be8:	subs	r6, r0, #0
   16bec:	beq	16c0c <close_stdout@@Base+0x1350>
   16bf0:	ldr	r3, [sp]
   16bf4:	ldr	r2, [r4, #16]
   16bf8:	sub	r2, r2, #1
   16bfc:	str	r2, [r4, #16]
   16c00:	ldr	r3, [r3]
   16c04:	cmp	r3, #0
   16c08:	beq	16c28 <close_stdout@@Base+0x136c>
   16c0c:	ldr	r2, [sp, #4]
   16c10:	mov	r0, r6
   16c14:	ldr	r3, [r5]
   16c18:	cmp	r2, r3
   16c1c:	bne	16cec <close_stdout@@Base+0x1430>
   16c20:	add	sp, sp, #12
   16c24:	pop	{r4, r5, r6, r7, pc}
   16c28:	vldr	s12, [r4, #8]
   16c2c:	vcvt.f32.u32	s14, s12
   16c30:	ldr	r3, [r4, #12]
   16c34:	ldr	r2, [r4, #20]
   16c38:	sub	r3, r3, #1
   16c3c:	str	r3, [r4, #12]
   16c40:	vldr	s15, [r2]
   16c44:	vmov	s13, r3
   16c48:	vmul.f32	s15, s14, s15
   16c4c:	vcvt.f32.u32	s14, s13
   16c50:	vcmpe.f32	s14, s15
   16c54:	vmrs	APSR_nzcv, fpscr
   16c58:	bpl	16c0c <close_stdout@@Base+0x1350>
   16c5c:	add	r0, r4, #20
   16c60:	bl	15e28 <close_stdout@@Base+0x56c>
   16c64:	vldr	s12, [r4, #8]
   16c68:	vcvt.f32.u32	s15, s12
   16c6c:	ldr	r3, [r4, #20]
   16c70:	vldr	s14, [r3]
   16c74:	vldr	s12, [r4, #12]
   16c78:	vmul.f32	s14, s15, s14
   16c7c:	vcvt.f32.u32	s13, s12
   16c80:	vcmpe.f32	s13, s14
   16c84:	vmrs	APSR_nzcv, fpscr
   16c88:	bpl	16c0c <close_stdout@@Base+0x1350>
   16c8c:	vldr	s14, [r3, #4]
   16c90:	vmul.f32	s15, s15, s14
   16c94:	ldrb	r2, [r3, #16]
   16c98:	mov	r0, r4
   16c9c:	cmp	r2, #0
   16ca0:	vldreq	s14, [r3, #8]
   16ca4:	vmuleq.f32	s15, s15, s14
   16ca8:	vcvt.u32.f32	s15, s15
   16cac:	vmov	r1, s15
   16cb0:	bl	167ec <close_stdout@@Base+0xf30>
   16cb4:	cmp	r0, #0
   16cb8:	bne	16c0c <close_stdout@@Base+0x1350>
   16cbc:	ldr	r0, [r4, #36]	; 0x24
   16cc0:	cmp	r0, #0
   16cc4:	bne	16cd0 <close_stdout@@Base+0x1414>
   16cc8:	b	16ce0 <close_stdout@@Base+0x1424>
   16ccc:	mov	r0, r7
   16cd0:	ldr	r7, [r0, #4]
   16cd4:	bl	117f4 <free@plt>
   16cd8:	cmp	r7, #0
   16cdc:	bne	16ccc <close_stdout@@Base+0x1410>
   16ce0:	mov	r3, #0
   16ce4:	str	r3, [r4, #36]	; 0x24
   16ce8:	b	16c0c <close_stdout@@Base+0x1350>
   16cec:	bl	11854 <__stack_chk_fail@plt>
   16cf0:	andeq	lr, r1, r4, lsr r4
   16cf4:	andeq	r0, r0, r0, lsr #3

00016cf8 <triple_hash@@Base>:
   16cf8:	push	{r3, r4, r5, r6, r7, lr}
   16cfc:	mov	r4, r0
   16d00:	ldr	r0, [r0]
   16d04:	mov	r6, r1
   16d08:	bl	1d490 <triple_free@@Base+0x66ac>
   16d0c:	ldrd	r4, [r4, #8]
   16d10:	mov	r2, r6
   16d14:	mov	r3, #0
   16d18:	mov	r1, r5
   16d1c:	mov	r7, r5
   16d20:	eor	r6, r4, r0
   16d24:	mov	r0, r6
   16d28:	bl	21fac <triple_free@@Base+0xb1c8>
   16d2c:	mov	r0, r2
   16d30:	pop	{r3, r4, r5, r6, r7, pc}
   16d34:	push	{r3, lr}
   16d38:	mov	r2, r1
   16d3c:	mov	r3, #0
   16d40:	ldrd	r0, [r0, #8]
   16d44:	bl	21fac <triple_free@@Base+0xb1c8>
   16d48:	mov	r0, r2
   16d4c:	pop	{r3, pc}
   16d50:	push	{r4, r5}
   16d54:	ldrd	r4, [r0, #8]
   16d58:	ldrd	r2, [r1, #8]
   16d5c:	cmp	r5, r3
   16d60:	cmpeq	r4, r2
   16d64:	beq	16d74 <triple_hash@@Base+0x7c>
   16d68:	mov	r0, #0
   16d6c:	pop	{r4, r5}
   16d70:	bx	lr
   16d74:	ldrd	r4, [r0, #16]
   16d78:	ldrd	r2, [r1, #16]
   16d7c:	cmp	r5, r3
   16d80:	cmpeq	r4, r2
   16d84:	bne	16d68 <triple_hash@@Base+0x70>
   16d88:	ldr	r0, [r0]
   16d8c:	ldr	r1, [r1]
   16d90:	pop	{r4, r5}
   16d94:	b	1a520 <triple_free@@Base+0x373c>

00016d98 <triple_compare_ino_str@@Base>:
   16d98:	push	{r3, r4, r5, lr}
   16d9c:	ldrd	r4, [r0, #8]
   16da0:	ldrd	r2, [r1, #8]
   16da4:	cmp	r5, r3
   16da8:	cmpeq	r4, r2
   16dac:	beq	16db8 <triple_compare_ino_str@@Base+0x20>
   16db0:	mov	r0, #0
   16db4:	pop	{r3, r4, r5, pc}
   16db8:	ldrd	r4, [r0, #16]
   16dbc:	ldrd	r2, [r1, #16]
   16dc0:	cmp	r5, r3
   16dc4:	cmpeq	r4, r2
   16dc8:	bne	16db0 <triple_compare_ino_str@@Base+0x18>
   16dcc:	ldr	r0, [r0]
   16dd0:	ldr	r1, [r1]
   16dd4:	bl	117c4 <strcmp@plt>
   16dd8:	rsbs	r0, r0, #1
   16ddc:	movcc	r0, #0
   16de0:	pop	{r3, r4, r5, pc}

00016de4 <triple_free@@Base>:
   16de4:	push	{r4, lr}
   16de8:	mov	r4, r0
   16dec:	ldr	r0, [r0]
   16df0:	bl	117f4 <free@plt>
   16df4:	mov	r0, r4
   16df8:	pop	{r4, lr}
   16dfc:	b	117f4 <free@plt>
   16e00:	ldr	ip, [pc, #1192]	; 172b0 <triple_free@@Base+0x4cc>
   16e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16e08:	vpush	{d8-d9}
   16e0c:	ands	r4, r3, #32
   16e10:	ldr	lr, [pc, #1180]	; 172b4 <triple_free@@Base+0x4d0>
   16e14:	sub	sp, sp, #140	; 0x8c
   16e18:	add	ip, pc, ip
   16e1c:	moveq	r5, #1000	; 0x3e8
   16e20:	movne	r5, #1024	; 0x400
   16e24:	str	r4, [sp, #56]	; 0x38
   16e28:	mov	r8, r3
   16e2c:	str	r2, [sp, #28]
   16e30:	mov	r3, ip
   16e34:	str	r5, [sp, #60]	; 0x3c
   16e38:	mov	r7, r1
   16e3c:	ldr	lr, [ip, lr]
   16e40:	and	r4, r8, #3
   16e44:	mov	r6, r0
   16e48:	str	r4, [sp, #48]	; 0x30
   16e4c:	ldr	r3, [lr]
   16e50:	str	lr, [sp, #44]	; 0x2c
   16e54:	str	r3, [sp, #132]	; 0x84
   16e58:	bl	11b3c <localeconv@plt>
   16e5c:	ldr	r5, [r0]
   16e60:	mov	r4, r0
   16e64:	mov	r0, r5
   16e68:	str	r5, [sp, #52]	; 0x34
   16e6c:	bl	119d4 <strlen@plt>
   16e70:	sub	r3, r0, #1
   16e74:	mov	fp, r0
   16e78:	cmp	r3, #15
   16e7c:	ldrhi	r5, [pc, #1076]	; 172b8 <triple_free@@Base+0x4d4>
   16e80:	movhi	fp, #1
   16e84:	addhi	r5, pc, r5
   16e88:	strhi	r5, [sp, #52]	; 0x34
   16e8c:	ldr	r5, [r4, #4]
   16e90:	ldr	r9, [r4, #8]
   16e94:	mov	r0, r5
   16e98:	str	r5, [sp, #40]	; 0x28
   16e9c:	bl	119d4 <strlen@plt>
   16ea0:	cmp	r0, #16
   16ea4:	ldrhi	r4, [pc, #1040]	; 172bc <triple_free@@Base+0x4d8>
   16ea8:	addhi	r4, pc, r4
   16eac:	strhi	r4, [sp, #40]	; 0x28
   16eb0:	ldrd	r4, [sp, #200]	; 0xc8
   16eb4:	ldrd	r0, [sp, #192]	; 0xc0
   16eb8:	cmp	r5, r1
   16ebc:	cmpeq	r4, r0
   16ec0:	ldr	r4, [sp, #28]
   16ec4:	add	r4, r4, #648	; 0x288
   16ec8:	str	r4, [sp, #32]
   16ecc:	str	r4, [sp, #36]	; 0x24
   16ed0:	bhi	17108 <triple_free@@Base+0x324>
   16ed4:	ldrd	r2, [sp, #200]	; 0xc8
   16ed8:	bl	21fac <triple_free@@Base+0xb1c8>
   16edc:	orrs	r5, r2, r3
   16ee0:	bne	16f20 <triple_free@@Base+0x13c>
   16ee4:	ldrd	r2, [sp, #200]	; 0xc8
   16ee8:	ldrd	r0, [sp, #192]	; 0xc0
   16eec:	bl	21fac <triple_free@@Base+0xb1c8>
   16ef0:	mul	r2, r0, r7
   16ef4:	mov	r3, r1
   16ef8:	umull	r4, r5, r0, r6
   16efc:	mla	r1, r6, r1, r2
   16f00:	mov	r2, r0
   16f04:	add	r5, r1, r5
   16f08:	mov	r0, r4
   16f0c:	mov	r1, r5
   16f10:	bl	21fac <triple_free@@Base+0xb1c8>
   16f14:	cmp	r1, r7
   16f18:	cmpeq	r0, r6
   16f1c:	beq	17530 <triple_free@@Base+0x74c>
   16f20:	mov	r0, r6
   16f24:	mov	r1, r7
   16f28:	bl	21f38 <triple_free@@Base+0xb154>
   16f2c:	vmov	d9, r0, r1
   16f30:	ldrd	r0, [sp, #192]	; 0xc0
   16f34:	bl	21f38 <triple_free@@Base+0xb154>
   16f38:	vmov	d8, r0, r1
   16f3c:	ldrd	r0, [sp, #200]	; 0xc8
   16f40:	bl	21f38 <triple_free@@Base+0xb154>
   16f44:	tst	r8, #16
   16f48:	vmov	d7, r0, r1
   16f4c:	vdiv.f64	d8, d8, d7
   16f50:	vmul.f64	d8, d9, d8
   16f54:	beq	172c8 <triple_free@@Base+0x4e4>
   16f58:	vldr	s15, [sp, #60]	; 0x3c
   16f5c:	mov	r6, #0
   16f60:	vcvt.f64.s32	d6, s15
   16f64:	vmov.f64	d7, d6
   16f68:	add	r6, r6, #1
   16f6c:	vmov.f64	d5, d7
   16f70:	vmul.f64	d7, d7, d6
   16f74:	vcmpe.f64	d8, d7
   16f78:	vmrs	APSR_nzcv, fpscr
   16f7c:	blt	16f88 <triple_free@@Base+0x1a4>
   16f80:	cmp	r6, #8
   16f84:	bne	16f68 <triple_free@@Base+0x184>
   16f88:	vdiv.f64	d8, d8, d5
   16f8c:	ldr	r4, [sp, #48]	; 0x30
   16f90:	cmp	r4, #1
   16f94:	vmoveq	r0, r1, d8
   16f98:	beq	16ff8 <triple_free@@Base+0x214>
   16f9c:	vldr	d7, [pc, #772]	; 172a8 <triple_free@@Base+0x4c4>
   16fa0:	vcmpe.f64	d8, d7
   16fa4:	vmov	r0, r1, d8
   16fa8:	vmrs	APSR_nzcv, fpscr
   16fac:	bpl	16ff8 <triple_free@@Base+0x214>
   16fb0:	bl	21ff8 <triple_free@@Base+0xb214>
   16fb4:	ldr	r2, [sp, #48]	; 0x30
   16fb8:	cmp	r2, #0
   16fbc:	mov	r4, r0
   16fc0:	mov	r5, r1
   16fc4:	movne	r0, #0
   16fc8:	movne	r1, #0
   16fcc:	bne	16fec <triple_free@@Base+0x208>
   16fd0:	bl	21f38 <triple_free@@Base+0xb154>
   16fd4:	vmov	d7, r0, r1
   16fd8:	ldr	r1, [sp, #48]	; 0x30
   16fdc:	vcmp.f64	d8, d7
   16fe0:	vmrs	APSR_nzcv, fpscr
   16fe4:	moveq	r0, #0
   16fe8:	movne	r0, #1
   16fec:	adds	r0, r0, r4
   16ff0:	adc	r1, r1, r5
   16ff4:	bl	21f38 <triple_free@@Base+0xb154>
   16ff8:	ldr	r3, [pc, #704]	; 172c0 <triple_free@@Base+0x4dc>
   16ffc:	mvn	r2, #0
   17000:	strd	r0, [sp]
   17004:	mov	r1, #1
   17008:	add	r3, pc, r3
   1700c:	ldr	r0, [sp, #28]
   17010:	add	r4, fp, r1
   17014:	bl	11a34 <__sprintf_chk@plt>
   17018:	ldr	r0, [sp, #28]
   1701c:	bl	119d4 <strlen@plt>
   17020:	ldr	r5, [sp, #56]	; 0x38
   17024:	cmp	r5, #0
   17028:	movne	r3, #1
   1702c:	moveq	r3, #2
   17030:	add	r3, r3, r4
   17034:	mov	fp, r0
   17038:	cmp	r0, r3
   1703c:	bhi	1705c <triple_free@@Base+0x278>
   17040:	tst	r8, #8
   17044:	beq	17314 <triple_free@@Base+0x530>
   17048:	ldr	r5, [sp, #28]
   1704c:	add	r3, r5, r0
   17050:	ldrb	r3, [r3, #-1]
   17054:	cmp	r3, #48	; 0x30
   17058:	bne	17314 <triple_free@@Base+0x530>
   1705c:	vmov.f64	d5, #36	; 0x41200000  10.0
   17060:	ldr	r4, [sp, #48]	; 0x30
   17064:	cmp	r4, #1
   17068:	vmul.f64	d8, d8, d5
   1706c:	beq	170d0 <triple_free@@Base+0x2ec>
   17070:	vldr	d7, [pc, #560]	; 172a8 <triple_free@@Base+0x4c4>
   17074:	vcmpe.f64	d8, d7
   17078:	vmrs	APSR_nzcv, fpscr
   1707c:	bpl	170d0 <triple_free@@Base+0x2ec>
   17080:	vmov	r0, r1, d8
   17084:	bl	21ff8 <triple_free@@Base+0xb214>
   17088:	ldr	r2, [sp, #48]	; 0x30
   1708c:	cmp	r2, #0
   17090:	mov	r4, r0
   17094:	mov	r5, r1
   17098:	movne	r0, #0
   1709c:	movne	r1, #0
   170a0:	bne	170c0 <triple_free@@Base+0x2dc>
   170a4:	bl	21f38 <triple_free@@Base+0xb154>
   170a8:	vmov	d7, r0, r1
   170ac:	ldr	r1, [sp, #48]	; 0x30
   170b0:	vcmp.f64	d8, d7
   170b4:	vmrs	APSR_nzcv, fpscr
   170b8:	moveq	r0, #0
   170bc:	movne	r0, #1
   170c0:	adds	r0, r0, r4
   170c4:	adc	r1, r1, r5
   170c8:	bl	21f38 <triple_free@@Base+0xb154>
   170cc:	vmov	d8, r0, r1
   170d0:	ldr	r3, [pc, #492]	; 172c4 <triple_free@@Base+0x4e0>
   170d4:	mov	r1, #1
   170d8:	vmov.f64	d7, #36	; 0x41200000  10.0
   170dc:	mvn	r2, #0
   170e0:	add	r3, pc, r3
   170e4:	ldr	r0, [sp, #28]
   170e8:	mov	r4, #0
   170ec:	vdiv.f64	d8, d8, d7
   170f0:	vstr	d8, [sp]
   170f4:	bl	11a34 <__sprintf_chk@plt>
   170f8:	ldr	r0, [sp, #28]
   170fc:	bl	119d4 <strlen@plt>
   17100:	mov	fp, r0
   17104:	b	17314 <triple_free@@Base+0x530>
   17108:	ldrd	r4, [sp, #192]	; 0xc0
   1710c:	orrs	r5, r4, r5
   17110:	beq	16f20 <triple_free@@Base+0x13c>
   17114:	ldrd	r0, [sp, #200]	; 0xc8
   17118:	ldrd	r2, [sp, #192]	; 0xc0
   1711c:	bl	21fac <triple_free@@Base+0xb1c8>
   17120:	orrs	r0, r2, r3
   17124:	bne	16f20 <triple_free@@Base+0x13c>
   17128:	ldrd	r2, [sp, #192]	; 0xc0
   1712c:	ldrd	r0, [sp, #200]	; 0xc8
   17130:	bl	21fac <triple_free@@Base+0xb1c8>
   17134:	strd	r0, [sp, #16]
   17138:	mov	r0, r6
   1713c:	mov	r1, r7
   17140:	ldrd	r2, [sp, #16]
   17144:	bl	21fac <triple_free@@Base+0xb1c8>
   17148:	mov	r1, #10
   1714c:	umull	r4, r5, r2, r1
   17150:	mla	r1, r1, r3, r5
   17154:	strd	r4, [sp, #64]	; 0x40
   17158:	ldrd	r2, [sp, #16]
   1715c:	str	r1, [sp, #68]	; 0x44
   17160:	ldrd	r0, [sp, #64]	; 0x40
   17164:	bl	21fac <triple_free@@Base+0xb1c8>
   17168:	mov	r0, r6
   1716c:	mov	r1, r7
   17170:	adds	r6, r2, r2
   17174:	adc	r7, r3, r3
   17178:	ldrd	r2, [sp, #16]
   1717c:	bl	21fac <triple_free@@Base+0xb1c8>
   17180:	ldrd	r2, [sp, #16]
   17184:	mov	r4, r0
   17188:	mov	r5, r1
   1718c:	ldrd	r0, [sp, #64]	; 0x40
   17190:	bl	21fac <triple_free@@Base+0xb1c8>
   17194:	str	r0, [sp, #64]	; 0x40
   17198:	ldrd	r0, [sp, #16]
   1719c:	cmp	r1, r7
   171a0:	cmpeq	r0, r6
   171a4:	bls	1769c <triple_free@@Base+0x8b8>
   171a8:	orrs	r1, r6, r7
   171ac:	moveq	ip, #0
   171b0:	movne	ip, #1
   171b4:	ands	r0, r8, #16
   171b8:	str	r0, [sp, #72]	; 0x48
   171bc:	beq	1758c <triple_free@@Base+0x7a8>
   171c0:	ldr	r2, [sp, #60]	; 0x3c
   171c4:	mov	r3, #0
   171c8:	cmp	r5, r3
   171cc:	cmpeq	r4, r2
   171d0:	strd	r2, [sp, #16]
   171d4:	bcc	176f4 <triple_free@@Base+0x910>
   171d8:	mov	r6, #0
   171dc:	mov	sl, ip
   171e0:	str	r9, [sp, #80]	; 0x50
   171e4:	mov	ip, r6
   171e8:	str	r8, [sp, #84]	; 0x54
   171ec:	mov	r9, r3
   171f0:	ldr	r6, [sp, #64]	; 0x40
   171f4:	mov	r8, r2
   171f8:	str	fp, [sp, #76]	; 0x4c
   171fc:	ldr	r7, [sp, #60]	; 0x3c
   17200:	b	17224 <triple_free@@Base+0x440>
   17204:	adds	sl, sl, #0
   17208:	movne	sl, #1
   1720c:	cmp	r9, r5
   17210:	cmpeq	r8, r4
   17214:	add	ip, ip, #1
   17218:	bhi	17728 <triple_free@@Base+0x944>
   1721c:	cmp	ip, #8
   17220:	beq	17704 <triple_free@@Base+0x920>
   17224:	mov	r0, r4
   17228:	mov	r1, r5
   1722c:	mov	r2, r8
   17230:	mov	r3, r9
   17234:	str	ip, [sp, #12]
   17238:	bl	21fac <triple_free@@Base+0xb1c8>
   1723c:	mov	r1, r7
   17240:	asr	fp, sl, #1
   17244:	add	r2, r2, r2, lsl #2
   17248:	add	r6, r6, r2, lsl #1
   1724c:	mov	r0, r6
   17250:	bl	21bd4 <triple_free@@Base+0xadf0>
   17254:	mov	r2, r8
   17258:	mov	r3, r9
   1725c:	mov	r0, r4
   17260:	add	fp, fp, r1, lsl #1
   17264:	mov	r1, r5
   17268:	bl	21fac <triple_free@@Base+0xb1c8>
   1726c:	add	sl, fp, sl
   17270:	mov	r4, r0
   17274:	mov	r5, r1
   17278:	mov	r0, r6
   1727c:	mov	r1, r7
   17280:	bl	219e8 <triple_free@@Base+0xac04>
   17284:	cmp	r7, fp
   17288:	ldr	ip, [sp, #12]
   1728c:	mov	r6, r0
   17290:	bhi	17204 <triple_free@@Base+0x420>
   17294:	cmp	r7, sl
   17298:	movcs	sl, #2
   1729c:	movcc	sl, #3
   172a0:	b	1720c <triple_free@@Base+0x428>
   172a4:	nop	{0}
   172a8:	andeq	r0, r0, r0
   172ac:	mvnsmi	r0, #0
   172b0:	andeq	lr, r1, r0, ror #3
   172b4:	andeq	r0, r0, r0, lsr #3
   172b8:	andeq	ip, r0, r8, asr #20
   172bc:	ldrdeq	ip, [r0], -r8
   172c0:	andeq	ip, r0, ip, ror #19
   172c4:	andeq	ip, r0, ip, lsl #18
   172c8:	ldr	r4, [sp, #48]	; 0x30
   172cc:	cmp	r4, #1
   172d0:	beq	172e4 <triple_free@@Base+0x500>
   172d4:	vldr	d7, [pc, #972]	; 176a8 <triple_free@@Base+0x8c4>
   172d8:	vcmpe.f64	d8, d7
   172dc:	vmrs	APSR_nzcv, fpscr
   172e0:	bmi	174dc <triple_free@@Base+0x6f8>
   172e4:	ldr	r3, [pc, #964]	; 176b0 <triple_free@@Base+0x8cc>
   172e8:	mov	r1, #1
   172ec:	mvn	r2, #0
   172f0:	vstr	d8, [sp]
   172f4:	add	r3, pc, r3
   172f8:	ldr	r0, [sp, #28]
   172fc:	bl	11a34 <__sprintf_chk@plt>
   17300:	ldr	r0, [sp, #28]
   17304:	bl	119d4 <strlen@plt>
   17308:	mov	r4, #0
   1730c:	mvn	r6, #0
   17310:	mov	fp, r0
   17314:	ldr	r5, [sp, #32]
   17318:	mov	r2, fp
   1731c:	ldr	r1, [sp, #28]
   17320:	rsb	sl, fp, r5
   17324:	rsb	fp, r4, fp
   17328:	add	fp, sl, fp
   1732c:	mov	r0, sl
   17330:	bl	117e8 <memmove@plt>
   17334:	str	fp, [sp, #16]
   17338:	tst	r8, #4
   1733c:	bne	173f0 <triple_free@@Base+0x60c>
   17340:	tst	r8, #128	; 0x80
   17344:	beq	173c0 <triple_free@@Base+0x5dc>
   17348:	cmn	r6, #1
   1734c:	beq	1753c <triple_free@@Base+0x758>
   17350:	and	r3, r8, #256	; 0x100
   17354:	orrs	r5, r6, r3
   17358:	beq	173c0 <triple_free@@Base+0x5dc>
   1735c:	tst	r8, #64	; 0x40
   17360:	bne	174c0 <triple_free@@Base+0x6dc>
   17364:	cmp	r6, #0
   17368:	ldreq	r2, [sp, #36]	; 0x24
   1736c:	beq	17398 <triple_free@@Base+0x5b4>
   17370:	ldr	r4, [sp, #56]	; 0x38
   17374:	ldr	r5, [sp, #36]	; 0x24
   17378:	cmp	r4, #0
   1737c:	add	r2, r5, #1
   17380:	beq	174b0 <triple_free@@Base+0x6cc>
   17384:	ldr	r1, [pc, #808]	; 176b4 <triple_free@@Base+0x8d0>
   17388:	add	r1, pc, r1
   1738c:	ldrb	r1, [r1, r6]
   17390:	ldr	r4, [sp, #36]	; 0x24
   17394:	strb	r1, [r4]
   17398:	cmp	r3, #0
   1739c:	streq	r2, [sp, #36]	; 0x24
   173a0:	beq	173c0 <triple_free@@Base+0x5dc>
   173a4:	ldr	r5, [sp, #56]	; 0x38
   173a8:	cmp	r5, #0
   173ac:	bne	1749c <triple_free@@Base+0x6b8>
   173b0:	mov	r3, #66	; 0x42
   173b4:	add	r4, r2, #1
   173b8:	strb	r3, [r2]
   173bc:	str	r4, [sp, #36]	; 0x24
   173c0:	ldr	r5, [sp, #36]	; 0x24
   173c4:	mov	r3, #0
   173c8:	ldr	r4, [sp, #44]	; 0x2c
   173cc:	mov	r0, sl
   173d0:	ldr	r2, [sp, #132]	; 0x84
   173d4:	strb	r3, [r5]
   173d8:	ldr	r3, [r4]
   173dc:	cmp	r2, r3
   173e0:	bne	17848 <triple_free@@Base+0xa64>
   173e4:	add	sp, sp, #140	; 0x8c
   173e8:	vpop	{d8-d9}
   173ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   173f0:	ldr	r0, [sp, #40]	; 0x28
   173f4:	add	r5, sp, #88	; 0x58
   173f8:	ldr	r4, [sp, #16]
   173fc:	str	r5, [sp, #16]
   17400:	bl	119d4 <strlen@plt>
   17404:	rsb	fp, sl, r4
   17408:	mov	r1, sl
   1740c:	add	r7, sl, fp
   17410:	mov	r3, #41	; 0x29
   17414:	mov	r2, fp
   17418:	mvn	r5, #0
   1741c:	mov	r4, r0
   17420:	add	r0, sp, #88	; 0x58
   17424:	bl	118c0 <__memcpy_chk@plt>
   17428:	mov	ip, r7
   1742c:	ldr	sl, [sp, #40]	; 0x28
   17430:	add	r7, sp, #88	; 0x58
   17434:	b	17450 <triple_free@@Base+0x66c>
   17438:	rsb	ip, r4, r0
   1743c:	mov	r1, sl
   17440:	mov	r2, r4
   17444:	mov	r0, ip
   17448:	bl	1180c <memcpy@plt>
   1744c:	mov	ip, r0
   17450:	ldrb	r3, [r9]
   17454:	cmp	r3, #0
   17458:	beq	1746c <triple_free@@Base+0x688>
   1745c:	cmp	r3, #255	; 0xff
   17460:	add	r9, r9, #1
   17464:	movne	r5, r3
   17468:	moveq	r5, fp
   1746c:	cmp	r5, fp
   17470:	movcs	r5, fp
   17474:	rsb	r3, r5, ip
   17478:	rsb	fp, r5, fp
   1747c:	add	r1, r7, fp
   17480:	mov	r2, r5
   17484:	mov	r0, r3
   17488:	bl	1180c <memcpy@plt>
   1748c:	cmp	fp, #0
   17490:	bne	17438 <triple_free@@Base+0x654>
   17494:	mov	sl, r0
   17498:	b	17340 <triple_free@@Base+0x55c>
   1749c:	cmp	r6, #0
   174a0:	movne	r3, #105	; 0x69
   174a4:	strbne	r3, [r2]
   174a8:	addne	r2, r2, #1
   174ac:	b	173b0 <triple_free@@Base+0x5cc>
   174b0:	cmp	r6, #1
   174b4:	moveq	r1, #107	; 0x6b
   174b8:	bne	17384 <triple_free@@Base+0x5a0>
   174bc:	b	17390 <triple_free@@Base+0x5ac>
   174c0:	ldr	r5, [sp, #28]
   174c4:	mov	r2, #32
   174c8:	ldr	r4, [sp, #32]
   174cc:	strb	r2, [r5, #648]	; 0x288
   174d0:	add	r4, r4, #1
   174d4:	str	r4, [sp, #36]	; 0x24
   174d8:	b	17364 <triple_free@@Base+0x580>
   174dc:	vmov	r0, r1, d8
   174e0:	bl	21ff8 <triple_free@@Base+0xb214>
   174e4:	ldr	r2, [sp, #48]	; 0x30
   174e8:	cmp	r2, #0
   174ec:	mov	r4, r0
   174f0:	mov	r5, r1
   174f4:	movne	r0, #0
   174f8:	movne	r1, #0
   174fc:	bne	1751c <triple_free@@Base+0x738>
   17500:	bl	21f38 <triple_free@@Base+0xb154>
   17504:	vmov	d7, r0, r1
   17508:	ldr	r1, [sp, #48]	; 0x30
   1750c:	vcmp.f64	d8, d7
   17510:	vmrs	APSR_nzcv, fpscr
   17514:	moveq	r0, #0
   17518:	movne	r0, #1
   1751c:	adds	r0, r0, r4
   17520:	adc	r1, r1, r5
   17524:	bl	21f38 <triple_free@@Base+0xb154>
   17528:	vmov	d8, r0, r1
   1752c:	b	172e4 <triple_free@@Base+0x500>
   17530:	mov	ip, #0
   17534:	str	ip, [sp, #64]	; 0x40
   17538:	b	171b4 <triple_free@@Base+0x3d0>
   1753c:	ldrd	r4, [sp, #200]	; 0xc8
   17540:	cmp	r5, #0
   17544:	cmpeq	r4, #1
   17548:	bls	177e8 <triple_free@@Base+0xa04>
   1754c:	ldr	ip, [sp, #60]	; 0x3c
   17550:	mov	r6, #1
   17554:	mov	r2, #1
   17558:	mov	r3, #0
   1755c:	mov	r0, r4
   17560:	mov	r1, r5
   17564:	mul	r4, ip, r3
   17568:	umull	r2, r3, r2, ip
   1756c:	add	r3, r4, r3
   17570:	cmp	r1, r3
   17574:	cmpeq	r0, r2
   17578:	bls	17350 <triple_free@@Base+0x56c>
   1757c:	add	r6, r6, #1
   17580:	cmp	r6, #8
   17584:	bne	17564 <triple_free@@Base+0x780>
   17588:	b	17350 <triple_free@@Base+0x56c>
   1758c:	ldr	r0, [sp, #32]
   17590:	mvn	r6, #0
   17594:	str	r0, [sp, #16]
   17598:	ldr	r0, [sp, #48]	; 0x30
   1759c:	cmp	r0, #1
   175a0:	beq	176b8 <triple_free@@Base+0x8d4>
   175a4:	ldr	r0, [sp, #48]	; 0x30
   175a8:	cmp	r0, #0
   175ac:	movne	ip, #0
   175b0:	bne	175c8 <triple_free@@Base+0x7e4>
   175b4:	ldr	r3, [sp, #64]	; 0x40
   175b8:	add	ip, r3, ip
   175bc:	cmp	ip, #0
   175c0:	movle	ip, #0
   175c4:	movgt	ip, #1
   175c8:	cmp	ip, #0
   175cc:	beq	1764c <triple_free@@Base+0x868>
   175d0:	ldr	r0, [sp, #72]	; 0x48
   175d4:	adds	r4, r4, #1
   175d8:	adc	r5, r5, #0
   175dc:	cmp	r0, #0
   175e0:	beq	1764c <triple_free@@Base+0x868>
   175e4:	ldr	r0, [sp, #60]	; 0x3c
   175e8:	mov	r1, #0
   175ec:	mov	r3, r1
   175f0:	mov	r2, r0
   175f4:	cmp	r3, r5
   175f8:	cmpeq	r2, r4
   175fc:	bne	1764c <triple_free@@Base+0x868>
   17600:	cmp	r6, #8
   17604:	beq	1764c <triple_free@@Base+0x868>
   17608:	tst	r8, #8
   1760c:	add	r6, r6, #1
   17610:	movne	r4, #1
   17614:	movne	r5, #0
   17618:	bne	1764c <triple_free@@Base+0x868>
   1761c:	ldr	r4, [sp, #16]
   17620:	mov	r2, #48	; 0x30
   17624:	ldr	r1, [sp, #52]	; 0x34
   17628:	mov	r5, #0
   1762c:	sub	r3, r4, #1
   17630:	rsb	r3, fp, r3
   17634:	strb	r2, [r4, #-1]
   17638:	mov	r2, fp
   1763c:	str	r3, [sp, #16]
   17640:	mov	r0, r3
   17644:	mov	r4, #1
   17648:	bl	1180c <memcpy@plt>
   1764c:	ldr	r0, [sp, #16]
   17650:	sub	r7, r0, #1
   17654:	mov	r0, r4
   17658:	mov	r1, r5
   1765c:	mov	r2, #10
   17660:	mov	r3, #0
   17664:	bl	21fac <triple_free@@Base+0xb1c8>
   17668:	mov	sl, r7
   1766c:	mov	r0, r4
   17670:	mov	r1, r5
   17674:	mov	r3, #0
   17678:	add	r2, r2, #48	; 0x30
   1767c:	strb	r2, [r7], #-1
   17680:	mov	r2, #10
   17684:	bl	21fac <triple_free@@Base+0xb1c8>
   17688:	mov	r4, r0
   1768c:	mov	r5, r1
   17690:	orrs	r1, r4, r5
   17694:	bne	17654 <triple_free@@Base+0x870>
   17698:	b	17338 <triple_free@@Base+0x554>
   1769c:	movcc	ip, #3
   176a0:	movcs	ip, #2
   176a4:	b	171b4 <triple_free@@Base+0x3d0>
   176a8:	andeq	r0, r0, r0
   176ac:	mvnsmi	r0, #0
   176b0:	strdeq	ip, [r0], -r8
   176b4:	andeq	ip, r0, r0, asr r6
   176b8:	mov	r2, #1
   176bc:	mov	r3, #0
   176c0:	and	r2, r2, r4
   176c4:	and	r3, r3, r5
   176c8:	adds	r2, r2, ip
   176cc:	adc	r3, r3, ip, asr #31
   176d0:	orr	ip, r2, r3
   176d4:	ldr	r3, [sp, #64]	; 0x40
   176d8:	cmp	ip, #0
   176dc:	addne	r3, r3, #1
   176e0:	cmp	r3, #5
   176e4:	mov	ip, r3
   176e8:	movle	ip, #0
   176ec:	movgt	ip, #1
   176f0:	b	175c8 <triple_free@@Base+0x7e4>
   176f4:	ldr	r1, [sp, #32]
   176f8:	mov	r6, #0
   176fc:	str	r1, [sp, #16]
   17700:	b	17598 <triple_free@@Base+0x7b4>
   17704:	ldr	r2, [sp, #32]
   17708:	str	r6, [sp, #64]	; 0x40
   1770c:	mov	r6, ip
   17710:	ldr	fp, [sp, #76]	; 0x4c
   17714:	mov	ip, sl
   17718:	ldr	r9, [sp, #80]	; 0x50
   1771c:	ldr	r8, [sp, #84]	; 0x54
   17720:	str	r2, [sp, #16]
   17724:	b	17598 <triple_free@@Base+0x7b4>
   17728:	cmp	r5, #0
   1772c:	cmpeq	r4, #9
   17730:	str	r6, [sp, #64]	; 0x40
   17734:	ldr	fp, [sp, #76]	; 0x4c
   17738:	mov	r6, ip
   1773c:	ldrhi	r3, [sp, #32]
   17740:	mov	ip, sl
   17744:	ldr	r9, [sp, #80]	; 0x50
   17748:	ldr	r8, [sp, #84]	; 0x54
   1774c:	strhi	r3, [sp, #16]
   17750:	bhi	17598 <triple_free@@Base+0x7b4>
   17754:	ldr	r3, [sp, #48]	; 0x30
   17758:	cmp	r3, #1
   1775c:	beq	177f0 <triple_free@@Base+0xa0c>
   17760:	adds	r3, sl, #0
   17764:	ldr	r1, [sp, #48]	; 0x30
   17768:	movne	r3, #1
   1776c:	cmp	r1, #0
   17770:	movne	r3, #0
   17774:	cmp	r3, #0
   17778:	ldr	r3, [sp, #64]	; 0x40
   1777c:	beq	177d0 <triple_free@@Base+0x9ec>
   17780:	add	r3, r3, #1
   17784:	str	r3, [sp, #64]	; 0x40
   17788:	cmp	r3, #10
   1778c:	beq	17820 <triple_free@@Base+0xa3c>
   17790:	ldr	r0, [sp, #28]
   17794:	ldr	r1, [sp, #64]	; 0x40
   17798:	add	r2, r0, #644	; 0x284
   1779c:	add	r2, r2, #3
   177a0:	add	r3, r1, #48	; 0x30
   177a4:	rsb	r2, fp, r2
   177a8:	str	r2, [sp, #16]
   177ac:	strb	r3, [r0, #647]	; 0x287
   177b0:	mov	r2, fp
   177b4:	ldr	r1, [sp, #52]	; 0x34
   177b8:	mov	r3, #0
   177bc:	ldr	r0, [sp, #16]
   177c0:	str	r3, [sp, #64]	; 0x40
   177c4:	bl	1180c <memcpy@plt>
   177c8:	ldr	ip, [sp, #64]	; 0x40
   177cc:	b	17598 <triple_free@@Base+0x7b4>
   177d0:	cmp	r3, #0
   177d4:	bne	17790 <triple_free@@Base+0x9ac>
   177d8:	ands	r3, r8, #8
   177dc:	bne	1780c <triple_free@@Base+0xa28>
   177e0:	str	r3, [sp, #64]	; 0x40
   177e4:	b	17790 <triple_free@@Base+0x9ac>
   177e8:	mov	r6, #0
   177ec:	b	17350 <triple_free@@Base+0x56c>
   177f0:	ldr	r0, [sp, #64]	; 0x40
   177f4:	and	r3, r0, #1
   177f8:	add	r3, sl, r3
   177fc:	cmp	r3, #2
   17800:	movle	r3, #0
   17804:	movgt	r3, #1
   17808:	b	17774 <triple_free@@Base+0x990>
   1780c:	ldr	r1, [sp, #32]
   17810:	mov	r3, #0
   17814:	str	r3, [sp, #64]	; 0x40
   17818:	str	r1, [sp, #16]
   1781c:	b	17598 <triple_free@@Base+0x7b4>
   17820:	adds	r4, r4, #1
   17824:	mov	ip, #0
   17828:	adc	r5, r5, #0
   1782c:	cmp	r5, #0
   17830:	cmpeq	r4, #10
   17834:	bne	177d8 <triple_free@@Base+0x9f4>
   17838:	ldr	r0, [sp, #32]
   1783c:	str	ip, [sp, #64]	; 0x40
   17840:	str	r0, [sp, #16]
   17844:	b	17598 <triple_free@@Base+0x7b4>
   17848:	bl	11854 <__stack_chk_fail@plt>
   1784c:	ldr	r3, [pc, #432]	; 17a04 <triple_free@@Base+0xc20>
   17850:	push	{r4, r5, r6, r7, r8, r9, lr}
   17854:	subs	r4, r0, #0
   17858:	ldr	r0, [pc, #424]	; 17a08 <triple_free@@Base+0xc24>
   1785c:	add	r3, pc, r3
   17860:	sub	sp, sp, #20
   17864:	mov	r8, r1
   17868:	mov	r6, r2
   1786c:	ldr	r7, [r3, r0]
   17870:	ldr	r3, [r7]
   17874:	str	r3, [sp, #12]
   17878:	beq	1799c <triple_free@@Base+0xbb8>
   1787c:	ldrb	r3, [r4]
   17880:	ldr	r5, [pc, #388]	; 17a0c <triple_free@@Base+0xc28>
   17884:	cmp	r3, #39	; 0x27
   17888:	ldr	r1, [pc, #384]	; 17a10 <triple_free@@Base+0xc2c>
   1788c:	addeq	r4, r4, #1
   17890:	add	r5, pc, r5
   17894:	add	r1, pc, r1
   17898:	mov	r3, #4
   1789c:	mov	r0, r4
   178a0:	add	r2, r5, #12
   178a4:	moveq	r9, #4
   178a8:	movne	r9, #0
   178ac:	bl	1cf44 <triple_free@@Base+0x6160>
   178b0:	cmp	r0, #0
   178b4:	blt	17920 <triple_free@@Base+0xb3c>
   178b8:	add	r0, r5, r0, lsl #2
   178bc:	mov	r4, #1
   178c0:	mov	r5, #0
   178c4:	strd	r4, [r6]
   178c8:	ldr	r3, [r0, #12]
   178cc:	orr	r9, r9, r3
   178d0:	mov	r0, #0
   178d4:	str	r9, [r8]
   178d8:	ldrd	r4, [r6]
   178dc:	orrs	r3, r4, r5
   178e0:	bne	17908 <triple_free@@Base+0xb24>
   178e4:	ldr	r0, [pc, #296]	; 17a14 <triple_free@@Base+0xc30>
   178e8:	mov	r5, #0
   178ec:	add	r0, pc, r0
   178f0:	bl	11944 <getenv@plt>
   178f4:	cmp	r0, #0
   178f8:	mov	r0, #4
   178fc:	movne	r4, #512	; 0x200
   17900:	moveq	r4, #1024	; 0x400
   17904:	strd	r4, [r6]
   17908:	ldr	r2, [sp, #12]
   1790c:	ldr	r3, [r7]
   17910:	cmp	r2, r3
   17914:	bne	17a00 <triple_free@@Base+0xc1c>
   17918:	add	sp, sp, #20
   1791c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17920:	ldr	ip, [pc, #240]	; 17a18 <triple_free@@Base+0xc34>
   17924:	mov	r3, r6
   17928:	mov	r0, r4
   1792c:	add	r1, sp, #8
   17930:	add	ip, pc, ip
   17934:	mov	r2, #0
   17938:	str	ip, [sp]
   1793c:	bl	1b6d8 <triple_free@@Base+0x48f4>
   17940:	cmp	r0, #0
   17944:	movne	r3, #0
   17948:	strne	r3, [r8]
   1794c:	bne	178d8 <triple_free@@Base+0xaf4>
   17950:	ldrb	r3, [r4]
   17954:	sub	r3, r3, #48	; 0x30
   17958:	cmp	r3, #9
   1795c:	bls	178d0 <triple_free@@Base+0xaec>
   17960:	ldr	r2, [sp, #8]
   17964:	cmp	r4, r2
   17968:	beq	17984 <triple_free@@Base+0xba0>
   1796c:	ldrb	r3, [r4, #1]!
   17970:	sub	r3, r3, #48	; 0x30
   17974:	cmp	r3, #9
   17978:	bls	178d0 <triple_free@@Base+0xaec>
   1797c:	cmp	r2, r4
   17980:	bne	1796c <triple_free@@Base+0xb88>
   17984:	ldrb	r3, [r2, #-1]
   17988:	cmp	r3, #66	; 0x42
   1798c:	orrne	r9, r9, #128	; 0x80
   17990:	beq	179ec <triple_free@@Base+0xc08>
   17994:	orr	r9, r9, #32
   17998:	b	178d0 <triple_free@@Base+0xaec>
   1799c:	ldr	r0, [pc, #120]	; 17a1c <triple_free@@Base+0xc38>
   179a0:	add	r0, pc, r0
   179a4:	bl	11944 <getenv@plt>
   179a8:	subs	r4, r0, #0
   179ac:	bne	1787c <triple_free@@Base+0xa98>
   179b0:	ldr	r0, [pc, #104]	; 17a20 <triple_free@@Base+0xc3c>
   179b4:	add	r0, pc, r0
   179b8:	bl	11944 <getenv@plt>
   179bc:	subs	r4, r0, #0
   179c0:	bne	1787c <triple_free@@Base+0xa98>
   179c4:	ldr	r0, [pc, #88]	; 17a24 <triple_free@@Base+0xc40>
   179c8:	mov	r9, #0
   179cc:	add	r0, pc, r0
   179d0:	bl	11944 <getenv@plt>
   179d4:	mov	r3, #0
   179d8:	cmp	r0, #0
   179dc:	movne	r2, #512	; 0x200
   179e0:	moveq	r2, #1024	; 0x400
   179e4:	strd	r2, [r6]
   179e8:	b	178d0 <triple_free@@Base+0xaec>
   179ec:	ldrb	r3, [r2, #-2]
   179f0:	orr	r9, r9, #384	; 0x180
   179f4:	cmp	r3, #105	; 0x69
   179f8:	bne	178d0 <triple_free@@Base+0xaec>
   179fc:	b	17994 <triple_free@@Base+0xbb0>
   17a00:	bl	11854 <__stack_chk_fail@plt>
   17a04:	muleq	r1, ip, r7
   17a08:	andeq	r0, r0, r0, lsr #3
   17a0c:	andeq	ip, r0, r8, asr #2
   17a10:	andeq	sp, r1, ip, lsr r6
   17a14:	andeq	fp, r0, r8, lsl #26
   17a18:	andeq	ip, r0, r4, ror #1
   17a1c:	andeq	ip, r0, ip, asr r0
   17a20:	andeq	ip, r0, r4, asr r0
   17a24:	andeq	fp, r0, r8, lsr #24
   17a28:	push	{r3, r4, r5, r6, r7, lr}
   17a2c:	add	r6, r2, #19
   17a30:	mov	r4, r0
   17a34:	mov	r5, r1
   17a38:	mov	r3, #0
   17a3c:	strb	r3, [r2, #20]
   17a40:	mov	r0, r4
   17a44:	mov	r1, r5
   17a48:	mov	r2, #10
   17a4c:	mov	r3, #0
   17a50:	bl	21fac <triple_free@@Base+0xb1c8>
   17a54:	mov	r7, r6
   17a58:	mov	r0, r4
   17a5c:	mov	r1, r5
   17a60:	mov	r3, #0
   17a64:	add	ip, r2, #48	; 0x30
   17a68:	mov	r2, #10
   17a6c:	strb	ip, [r6], #-1
   17a70:	bl	21fac <triple_free@@Base+0xb1c8>
   17a74:	mov	r4, r0
   17a78:	mov	r5, r1
   17a7c:	orrs	r3, r4, r5
   17a80:	bne	17a40 <triple_free@@Base+0xc5c>
   17a84:	mov	r0, r7
   17a88:	pop	{r3, r4, r5, r6, r7, pc}
   17a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a90:	sub	sp, sp, #20
   17a94:	mov	r4, r1
   17a98:	mov	r7, r3
   17a9c:	str	r2, [sp, #8]
   17aa0:	str	r0, [sp, #4]
   17aa4:	bl	119d4 <strlen@plt>
   17aa8:	ldr	ip, [sp, #60]	; 0x3c
   17aac:	ands	sl, ip, #2
   17ab0:	mov	r9, r0
   17ab4:	beq	17c40 <triple_free@@Base+0xe5c>
   17ab8:	mov	r6, #0
   17abc:	mov	r5, r9
   17ac0:	mov	sl, #0
   17ac4:	ldr	r2, [r7]
   17ac8:	cmp	r5, r2
   17acc:	movhi	r9, r2
   17ad0:	movhi	fp, #0
   17ad4:	bls	17c00 <triple_free@@Base+0xe1c>
   17ad8:	ldr	ip, [sp, #56]	; 0x38
   17adc:	str	r2, [r7]
   17ae0:	cmp	ip, #0
   17ae4:	beq	17c24 <triple_free@@Base+0xe40>
   17ae8:	cmp	ip, #1
   17aec:	moveq	r5, #0
   17af0:	bne	17c30 <triple_free@@Base+0xe4c>
   17af4:	ldr	ip, [sp, #60]	; 0x3c
   17af8:	tst	ip, #4
   17afc:	movne	fp, #0
   17b00:	tst	ip, #8
   17b04:	ldr	ip, [sp, #8]
   17b08:	movne	r5, #0
   17b0c:	cmp	ip, #0
   17b10:	beq	17bb4 <triple_free@@Base+0xdd0>
   17b14:	cmp	fp, #0
   17b18:	sub	r8, ip, #1
   17b1c:	add	r8, r4, r8
   17b20:	sub	r1, fp, #1
   17b24:	beq	17b54 <triple_free@@Base+0xd70>
   17b28:	cmp	r4, r8
   17b2c:	bcs	17b54 <triple_free@@Base+0xd70>
   17b30:	mov	r2, #0
   17b34:	mov	r0, #32
   17b38:	b	17b44 <triple_free@@Base+0xd60>
   17b3c:	cmp	r4, r8
   17b40:	beq	17b54 <triple_free@@Base+0xd70>
   17b44:	cmp	r1, r2
   17b48:	strb	r0, [r4], #1
   17b4c:	add	r2, r2, #1
   17b50:	bne	17b3c <triple_free@@Base+0xd58>
   17b54:	rsb	r2, r4, r8
   17b58:	ldr	r1, [sp, #4]
   17b5c:	cmp	r2, r9
   17b60:	movcs	r2, r9
   17b64:	mov	r7, #0
   17b68:	mov	r0, r4
   17b6c:	strb	r7, [r4]
   17b70:	bl	1198c <mempcpy@plt>
   17b74:	cmp	r5, r7
   17b78:	sub	r1, r5, #1
   17b7c:	beq	17bac <triple_free@@Base+0xdc8>
   17b80:	cmp	r8, r0
   17b84:	bls	17bac <triple_free@@Base+0xdc8>
   17b88:	mov	r2, r7
   17b8c:	mov	ip, #32
   17b90:	b	17b9c <triple_free@@Base+0xdb8>
   17b94:	cmp	r0, r8
   17b98:	beq	17bac <triple_free@@Base+0xdc8>
   17b9c:	cmp	r1, r2
   17ba0:	strb	ip, [r0], #1
   17ba4:	add	r2, r2, #1
   17ba8:	bne	17b94 <triple_free@@Base+0xdb0>
   17bac:	mov	r2, #0
   17bb0:	strb	r2, [r0]
   17bb4:	add	r3, fp, r9
   17bb8:	add	r5, r3, r5
   17bbc:	mov	r0, r6
   17bc0:	bl	117f4 <free@plt>
   17bc4:	mov	r0, sl
   17bc8:	bl	117f4 <free@plt>
   17bcc:	mov	r0, r5
   17bd0:	add	sp, sp, #20
   17bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17bd8:	mov	r1, r5
   17bdc:	mov	r0, r6
   17be0:	bl	11b00 <wcswidth@plt>
   17be4:	mov	r5, r0
   17be8:	ldr	r2, [r7]
   17bec:	cmp	r5, r2
   17bf0:	addhi	ip, r9, #1
   17bf4:	strhi	ip, [sp, #12]
   17bf8:	bhi	17d1c <triple_free@@Base+0xf38>
   17bfc:	mov	sl, #0
   17c00:	cmp	r5, r2
   17c04:	ldr	ip, [sp, #56]	; 0x38
   17c08:	rsbcc	fp, r5, r2
   17c0c:	movcs	r2, r5
   17c10:	movcc	r2, r5
   17c14:	movcs	fp, #0
   17c18:	cmp	ip, #0
   17c1c:	str	r2, [r7]
   17c20:	bne	17ae8 <triple_free@@Base+0xd04>
   17c24:	mov	r5, fp
   17c28:	ldr	fp, [sp, #56]	; 0x38
   17c2c:	b	17af4 <triple_free@@Base+0xd10>
   17c30:	lsr	r5, fp, #1
   17c34:	and	fp, fp, #1
   17c38:	add	fp, fp, r5
   17c3c:	b	17af4 <triple_free@@Base+0xd10>
   17c40:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   17c44:	cmp	r0, #1
   17c48:	bls	17ab8 <triple_free@@Base+0xcd4>
   17c4c:	mov	r0, sl
   17c50:	ldr	r1, [sp, #4]
   17c54:	mov	r2, sl
   17c58:	bl	11b48 <mbstowcs@plt>
   17c5c:	cmn	r0, #1
   17c60:	bne	17c80 <triple_free@@Base+0xe9c>
   17c64:	ldr	ip, [sp, #60]	; 0x3c
   17c68:	tst	ip, #1
   17c6c:	bne	17de4 <triple_free@@Base+0x1000>
   17c70:	mov	r6, #0
   17c74:	mvn	r5, #0
   17c78:	mov	sl, r6
   17c7c:	b	17bbc <triple_free@@Base+0xdd8>
   17c80:	add	r5, r0, #1
   17c84:	lsl	fp, r5, #2
   17c88:	mov	r0, fp
   17c8c:	bl	11950 <malloc@plt>
   17c90:	subs	r6, r0, #0
   17c94:	beq	17df0 <triple_free@@Base+0x100c>
   17c98:	ldr	r1, [sp, #4]
   17c9c:	mov	r2, r5
   17ca0:	bl	11b48 <mbstowcs@plt>
   17ca4:	cmp	r0, #0
   17ca8:	beq	17abc <triple_free@@Base+0xcd8>
   17cac:	add	fp, r6, fp
   17cb0:	str	sl, [fp, #-4]
   17cb4:	ldr	r8, [r6]
   17cb8:	cmp	r8, #0
   17cbc:	beq	17bd8 <triple_free@@Base+0xdf4>
   17cc0:	add	fp, r6, #4
   17cc4:	mov	r0, r8
   17cc8:	bl	1189c <iswprint@plt>
   17ccc:	cmp	r0, #0
   17cd0:	movweq	r3, #65533	; 0xfffd
   17cd4:	streq	r3, [fp, #-4]
   17cd8:	ldr	r0, [fp], #4
   17cdc:	moveq	sl, #1
   17ce0:	cmp	r0, #0
   17ce4:	bne	17cc8 <triple_free@@Base+0xee4>
   17ce8:	mov	r1, r5
   17cec:	mov	r8, r0
   17cf0:	mov	r0, r6
   17cf4:	bl	11b00 <wcswidth@plt>
   17cf8:	cmp	sl, #0
   17cfc:	mov	r5, r0
   17d00:	beq	17be8 <triple_free@@Base+0xe04>
   17d04:	mov	r0, r8
   17d08:	mov	r1, r6
   17d0c:	mov	r2, r8
   17d10:	bl	11914 <wcstombs@plt>
   17d14:	add	r0, r0, #1
   17d18:	str	r0, [sp, #12]
   17d1c:	ldr	r0, [sp, #12]
   17d20:	bl	11950 <malloc@plt>
   17d24:	subs	sl, r0, #0
   17d28:	beq	17dd0 <triple_free@@Base+0xfec>
   17d2c:	ldr	r0, [r6]
   17d30:	ldr	r9, [r7]
   17d34:	cmp	r0, #0
   17d38:	beq	17e08 <triple_free@@Base+0x1024>
   17d3c:	mov	r5, #0
   17d40:	str	r4, [sp, #4]
   17d44:	add	fp, r6, #4
   17d48:	mov	r4, r5
   17d4c:	mov	r5, r6
   17d50:	b	17d64 <triple_free@@Base+0xf80>
   17d54:	ldr	r0, [r5, #4]!
   17d58:	mov	r4, r1
   17d5c:	cmp	r0, #0
   17d60:	beq	17dc0 <triple_free@@Base+0xfdc>
   17d64:	bl	117dc <wcwidth@plt>
   17d68:	mov	r8, r5
   17d6c:	mov	ip, fp
   17d70:	add	fp, fp, #4
   17d74:	cmn	r0, #1
   17d78:	moveq	r0, #1
   17d7c:	add	r1, r0, r4
   17d80:	movweq	r3, #65533	; 0xfffd
   17d84:	streq	r3, [fp, #-8]
   17d88:	cmp	r9, r1
   17d8c:	bcs	17d54 <triple_free@@Base+0xf70>
   17d90:	mov	r5, r4
   17d94:	ldr	r4, [sp, #4]
   17d98:	mov	r9, r8
   17d9c:	mov	r3, #0
   17da0:	ldr	r2, [sp, #12]
   17da4:	str	r3, [r9]
   17da8:	mov	r0, sl
   17dac:	mov	r1, r6
   17db0:	str	sl, [sp, #4]
   17db4:	bl	11914 <wcstombs@plt>
   17db8:	mov	r9, r0
   17dbc:	b	17ac4 <triple_free@@Base+0xce0>
   17dc0:	ldr	r4, [sp, #4]
   17dc4:	mov	r5, r1
   17dc8:	mov	r9, ip
   17dcc:	b	17d9c <triple_free@@Base+0xfb8>
   17dd0:	ldr	ip, [sp, #60]	; 0x3c
   17dd4:	tst	ip, #1
   17dd8:	mvneq	r5, #0
   17ddc:	beq	17bbc <triple_free@@Base+0xdd8>
   17de0:	b	17ac4 <triple_free@@Base+0xce0>
   17de4:	mov	r6, sl
   17de8:	mov	r5, r9
   17dec:	b	17ac4 <triple_free@@Base+0xce0>
   17df0:	ldr	ip, [sp, #60]	; 0x3c
   17df4:	tst	ip, #1
   17df8:	beq	17c70 <triple_free@@Base+0xe8c>
   17dfc:	mov	r5, r9
   17e00:	mov	sl, r6
   17e04:	b	17ac4 <triple_free@@Base+0xce0>
   17e08:	mov	r5, r0
   17e0c:	mov	r9, r6
   17e10:	b	17d9c <triple_free@@Base+0xfb8>
   17e14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e18:	sub	sp, sp, #12
   17e1c:	ldr	r7, [r1]
   17e20:	mov	r8, r0
   17e24:	mov	r5, r1
   17e28:	mov	sl, r2
   17e2c:	mov	r9, r3
   17e30:	mov	r6, #0
   17e34:	mov	r0, r7
   17e38:	add	r4, r0, #1
   17e3c:	mov	r0, r6
   17e40:	mov	r1, r4
   17e44:	bl	11860 <realloc@plt>
   17e48:	mov	r2, r4
   17e4c:	mov	r3, r5
   17e50:	subs	fp, r0, #0
   17e54:	mov	r0, r8
   17e58:	mov	r1, fp
   17e5c:	beq	17e90 <triple_free@@Base+0x10ac>
   17e60:	str	r7, [r5]
   17e64:	mov	r6, fp
   17e68:	str	sl, [sp]
   17e6c:	str	r9, [sp, #4]
   17e70:	bl	17a8c <triple_free@@Base+0xca8>
   17e74:	cmn	r0, #1
   17e78:	beq	17ea4 <triple_free@@Base+0x10c0>
   17e7c:	cmp	r4, r0
   17e80:	bls	17e38 <triple_free@@Base+0x1054>
   17e84:	mov	r0, fp
   17e88:	add	sp, sp, #12
   17e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e90:	mov	r0, r6
   17e94:	bl	117f4 <free@plt>
   17e98:	mov	r0, fp
   17e9c:	add	sp, sp, #12
   17ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ea4:	mov	r0, fp
   17ea8:	mov	fp, #0
   17eac:	bl	117f4 <free@plt>
   17eb0:	mov	r0, fp
   17eb4:	add	sp, sp, #12
   17eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ebc:	ldr	r3, [pc, #524]	; 180d0 <triple_free@@Base+0x12ec>
   17ec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ec4:	mov	r4, r0
   17ec8:	ldr	r0, [pc, #516]	; 180d4 <triple_free@@Base+0x12f0>
   17ecc:	add	r3, pc, r3
   17ed0:	sub	sp, sp, #28
   17ed4:	add	r7, r4, r1
   17ed8:	mov	fp, r2
   17edc:	ldr	r0, [r3, r0]
   17ee0:	ldr	r3, [r0]
   17ee4:	str	r0, [sp]
   17ee8:	str	r3, [sp, #20]
   17eec:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   17ef0:	cmp	r0, #1
   17ef4:	bls	18064 <triple_free@@Base+0x1280>
   17ef8:	cmp	r4, r7
   17efc:	bcs	180c4 <triple_free@@Base+0x12e0>
   17f00:	mov	r5, #0
   17f04:	and	r9, fp, #2
   17f08:	add	r6, sp, #12
   17f0c:	and	fp, fp, #1
   17f10:	add	r8, sp, #8
   17f14:	str	fp, [sp, #4]
   17f18:	mov	sl, r5
   17f1c:	b	17f44 <triple_free@@Base+0x1160>
   17f20:	cmp	r3, #37	; 0x25
   17f24:	bcs	17f34 <triple_free@@Base+0x1150>
   17f28:	sub	r3, r3, #32
   17f2c:	cmp	r3, #3
   17f30:	bhi	17f6c <triple_free@@Base+0x1188>
   17f34:	add	r4, r4, #1
   17f38:	add	r5, r5, #1
   17f3c:	cmp	r7, r4
   17f40:	bls	18054 <triple_free@@Base+0x1270>
   17f44:	ldrb	r3, [r4]
   17f48:	cmp	r3, #63	; 0x3f
   17f4c:	bls	17f20 <triple_free@@Base+0x113c>
   17f50:	cmp	r3, #65	; 0x41
   17f54:	bcc	17f6c <triple_free@@Base+0x1188>
   17f58:	cmp	r3, #95	; 0x5f
   17f5c:	bls	17f34 <triple_free@@Base+0x1150>
   17f60:	sub	r3, r3, #97	; 0x61
   17f64:	cmp	r3, #29
   17f68:	bls	17f34 <triple_free@@Base+0x1150>
   17f6c:	str	sl, [r6]
   17f70:	str	sl, [r6, #4]
   17f74:	b	17fa4 <triple_free@@Base+0x11c0>
   17f78:	movw	r2, #65535	; 0xffff
   17f7c:	movt	r2, #32767	; 0x7fff
   17f80:	rsb	r2, r5, r2
   17f84:	cmp	r0, r2
   17f88:	bgt	1805c <triple_free@@Base+0x1278>
   17f8c:	add	r5, r5, r0
   17f90:	mov	r0, r6
   17f94:	add	r4, r4, fp
   17f98:	bl	11824 <mbsinit@plt>
   17f9c:	cmp	r0, #0
   17fa0:	bne	17f3c <triple_free@@Base+0x1158>
   17fa4:	mov	r0, r8
   17fa8:	mov	r1, r4
   17fac:	rsb	r2, r4, r7
   17fb0:	mov	r3, r6
   17fb4:	bl	11908 <mbrtowc@plt>
   17fb8:	cmn	r0, #1
   17fbc:	mov	fp, r0
   17fc0:	beq	1800c <triple_free@@Base+0x1228>
   17fc4:	cmn	r0, #2
   17fc8:	beq	18038 <triple_free@@Base+0x1254>
   17fcc:	cmp	fp, #0
   17fd0:	ldr	r0, [sp, #8]
   17fd4:	moveq	fp, #1
   17fd8:	bl	117dc <wcwidth@plt>
   17fdc:	cmp	r0, #0
   17fe0:	bge	17f78 <triple_free@@Base+0x1194>
   17fe4:	cmp	r9, #0
   17fe8:	bne	18018 <triple_free@@Base+0x1234>
   17fec:	ldr	r0, [sp, #8]
   17ff0:	bl	11878 <iswcntrl@plt>
   17ff4:	cmp	r0, #0
   17ff8:	bne	17f90 <triple_free@@Base+0x11ac>
   17ffc:	cmn	r5, #-2147483647	; 0x80000001
   18000:	beq	1805c <triple_free@@Base+0x1278>
   18004:	add	r5, r5, #1
   18008:	b	17f90 <triple_free@@Base+0x11ac>
   1800c:	ldr	r1, [sp, #4]
   18010:	cmp	r1, #0
   18014:	beq	17f34 <triple_free@@Base+0x1150>
   18018:	mvn	r0, #0
   1801c:	ldr	r1, [sp]
   18020:	ldr	r2, [sp, #20]
   18024:	ldr	r3, [r1]
   18028:	cmp	r2, r3
   1802c:	bne	180cc <triple_free@@Base+0x12e8>
   18030:	add	sp, sp, #28
   18034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18038:	ldr	r2, [sp, #4]
   1803c:	cmp	r2, #0
   18040:	bne	18018 <triple_free@@Base+0x1234>
   18044:	mov	r4, r7
   18048:	cmp	r7, r4
   1804c:	add	r5, r5, #1
   18050:	bhi	17f44 <triple_free@@Base+0x1160>
   18054:	mov	r0, r5
   18058:	b	1801c <triple_free@@Base+0x1238>
   1805c:	mvn	r0, #-2147483648	; 0x80000000
   18060:	b	1801c <triple_free@@Base+0x1238>
   18064:	cmp	r4, r7
   18068:	bcs	180c4 <triple_free@@Base+0x12e0>
   1806c:	bl	119a4 <__ctype_b_loc@plt>
   18070:	mov	r5, #0
   18074:	and	r1, fp, #2
   18078:	ldr	r2, [r0]
   1807c:	b	18094 <triple_free@@Base+0x12b0>
   18080:	cmn	r5, #-2147483647	; 0x80000001
   18084:	beq	1805c <triple_free@@Base+0x1278>
   18088:	add	r5, r5, #1
   1808c:	cmp	r4, r7
   18090:	beq	18054 <triple_free@@Base+0x1270>
   18094:	ldrb	r3, [r4], #1
   18098:	lsl	r3, r3, #1
   1809c:	ldrh	r3, [r2, r3]
   180a0:	tst	r3, #16384	; 0x4000
   180a4:	bne	18080 <triple_free@@Base+0x129c>
   180a8:	cmp	r1, #0
   180ac:	bne	18018 <triple_free@@Base+0x1234>
   180b0:	tst	r3, #2
   180b4:	bne	1808c <triple_free@@Base+0x12a8>
   180b8:	cmn	r5, #-2147483647	; 0x80000001
   180bc:	bne	18088 <triple_free@@Base+0x12a4>
   180c0:	b	18054 <triple_free@@Base+0x1270>
   180c4:	mov	r0, #0
   180c8:	b	1801c <triple_free@@Base+0x1238>
   180cc:	bl	11854 <__stack_chk_fail@plt>
   180d0:	andeq	sp, r1, ip, lsr #2
   180d4:	andeq	r0, r0, r0, lsr #3
   180d8:	push	{r3, r4, r5, lr}
   180dc:	mov	r4, r1
   180e0:	mov	r5, r0
   180e4:	bl	119d4 <strlen@plt>
   180e8:	mov	r2, r4
   180ec:	mov	r1, r0
   180f0:	mov	r0, r5
   180f4:	pop	{r3, r4, r5, lr}
   180f8:	b	17ebc <triple_free@@Base+0x10d8>
   180fc:	push	{r3, r4, r5, r6, r7, lr}
   18100:	subs	r4, r0, #0
   18104:	ldr	r5, [pc, #172]	; 181b8 <triple_free@@Base+0x13d4>
   18108:	add	r5, pc, r5
   1810c:	beq	18194 <triple_free@@Base+0x13b0>
   18110:	mov	r1, #47	; 0x2f
   18114:	bl	11b0c <strrchr@plt>
   18118:	subs	r6, r0, #0
   1811c:	beq	18178 <triple_free@@Base+0x1394>
   18120:	add	r7, r6, #1
   18124:	rsb	r3, r4, r7
   18128:	cmp	r3, #6
   1812c:	ble	18178 <triple_free@@Base+0x1394>
   18130:	ldr	r1, [pc, #132]	; 181bc <triple_free@@Base+0x13d8>
   18134:	sub	r0, r6, #6
   18138:	mov	r2, #7
   1813c:	add	r1, pc, r1
   18140:	bl	11ba8 <strncmp@plt>
   18144:	cmp	r0, #0
   18148:	bne	18178 <triple_free@@Base+0x1394>
   1814c:	ldr	r1, [pc, #108]	; 181c0 <triple_free@@Base+0x13dc>
   18150:	mov	r0, r7
   18154:	mov	r2, #3
   18158:	add	r1, pc, r1
   1815c:	bl	11ba8 <strncmp@plt>
   18160:	cmp	r0, #0
   18164:	movne	r4, r7
   18168:	ldreq	r3, [pc, #84]	; 181c4 <triple_free@@Base+0x13e0>
   1816c:	addeq	r4, r6, #4
   18170:	ldreq	r3, [r5, r3]
   18174:	streq	r4, [r3]
   18178:	ldr	r2, [pc, #72]	; 181c8 <triple_free@@Base+0x13e4>
   1817c:	ldr	r3, [pc, #72]	; 181cc <triple_free@@Base+0x13e8>
   18180:	ldr	r2, [r5, r2]
   18184:	str	r4, [r2]
   18188:	ldr	r3, [r5, r3]
   1818c:	str	r4, [r3]
   18190:	pop	{r3, r4, r5, r6, r7, pc}
   18194:	ldr	r3, [pc, #52]	; 181d0 <triple_free@@Base+0x13ec>
   18198:	mov	r1, #1
   1819c:	ldr	r0, [pc, #48]	; 181d4 <triple_free@@Base+0x13f0>
   181a0:	mov	r2, #55	; 0x37
   181a4:	ldr	r3, [r5, r3]
   181a8:	add	r0, pc, r0
   181ac:	ldr	r3, [r3]
   181b0:	bl	118cc <fwrite@plt>
   181b4:	bl	11bb4 <abort@plt>
   181b8:	strdeq	ip, [r1], -r0
   181bc:	andeq	fp, r0, r4, lsr #18
   181c0:	andeq	fp, r0, r0, lsl r9
   181c4:	ldrdeq	r0, [r0], -ip
   181c8:	ldrdeq	r0, [r0], -r4
   181cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   181d0:			; <UNDEFINED> instruction: 0x000001b0
   181d4:	andeq	fp, r0, r0, lsl #17
   181d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181dc:	sub	sp, sp, #156	; 0x9c
   181e0:	ldr	r7, [pc, #2116]	; 18a2c <triple_free@@Base+0x1c48>
   181e4:	add	r2, sp, #120	; 0x78
   181e8:	ldr	r3, [pc, #2112]	; 18a30 <triple_free@@Base+0x1c4c>
   181ec:	mov	fp, r0
   181f0:	add	r7, pc, r7
   181f4:	mov	r0, r1
   181f8:	mov	r1, #2
   181fc:	add	r6, sp, #40	; 0x28
   18200:	ldr	r3, [r7, r3]
   18204:	add	r9, sp, #96	; 0x60
   18208:	str	r2, [sp, #16]
   1820c:	mov	r4, #1
   18210:	mov	r5, #0
   18214:	str	r3, [sp, #28]
   18218:	add	r3, sp, #64	; 0x40
   1821c:	ldr	r2, [sp, #28]
   18220:	str	r3, [sp, #12]
   18224:	ldr	r3, [r2]
   18228:	str	r3, [sp, #148]	; 0x94
   1822c:	bl	1a75c <triple_free@@Base+0x3978>
   18230:	str	r0, [sp, #20]
   18234:	ldrb	r3, [fp]
   18238:	cmp	r3, #0
   1823c:	beq	18834 <triple_free@@Base+0x1a50>
   18240:	mov	r0, fp
   18244:	ldr	r1, [sp, #20]
   18248:	bl	1e444 <triple_free@@Base+0x7660>
   1824c:	subs	r8, r0, #0
   18250:	beq	18834 <triple_free@@Base+0x1a50>
   18254:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   18258:	cmp	r0, #1
   1825c:	bls	187b4 <triple_free@@Base+0x19d0>
   18260:	cmp	fp, r8
   18264:	str	r5, [r6, #4]
   18268:	str	fp, [sp, #52]	; 0x34
   1826c:	addcc	sl, sp, #64	; 0x40
   18270:	strb	r5, [sp, #36]	; 0x24
   18274:	str	r5, [r6]
   18278:	strb	r5, [sp, #48]	; 0x30
   1827c:	strcc	r9, [sp, #24]
   18280:	bcs	18854 <triple_free@@Base+0x1a70>
   18284:	ldrb	r3, [sp, #36]	; 0x24
   18288:	cmp	r3, #0
   1828c:	bne	182ec <triple_free@@Base+0x1508>
   18290:	ldr	r2, [pc, #1948]	; 18a34 <triple_free@@Base+0x1c50>
   18294:	ldrb	r3, [fp]
   18298:	ldr	r1, [r7, r2]
   1829c:	and	r2, r3, #31
   182a0:	lsr	r3, r3, #5
   182a4:	ldr	r3, [r1, r3, lsl #2]
   182a8:	lsr	r3, r3, r2
   182ac:	tst	r3, #1
   182b0:	beq	182d8 <triple_free@@Base+0x14f4>
   182b4:	str	r4, [sp, #56]	; 0x38
   182b8:	ldrb	r2, [fp]
   182bc:	strb	r4, [sp, #60]	; 0x3c
   182c0:	strb	r4, [sp, #48]	; 0x30
   182c4:	mov	r9, r2
   182c8:	cmp	r9, #0
   182cc:	str	r2, [sp, #64]	; 0x40
   182d0:	bne	18370 <triple_free@@Base+0x158c>
   182d4:	bl	11bb4 <abort@plt>
   182d8:	mov	r0, r6
   182dc:	bl	11824 <mbsinit@plt>
   182e0:	cmp	r0, #0
   182e4:	beq	189e8 <triple_free@@Base+0x1c04>
   182e8:	strb	r4, [sp, #36]	; 0x24
   182ec:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   182f0:	mov	r1, r0
   182f4:	mov	r0, fp
   182f8:	bl	1a730 <triple_free@@Base+0x394c>
   182fc:	mov	r1, fp
   18300:	mov	r3, r6
   18304:	mov	r2, r0
   18308:	mov	r0, sl
   1830c:	bl	11908 <mbrtowc@plt>
   18310:	cmn	r0, #1
   18314:	str	r0, [sp, #56]	; 0x38
   18318:	beq	1875c <triple_free@@Base+0x1978>
   1831c:	cmn	r0, #2
   18320:	beq	1878c <triple_free@@Base+0x19a8>
   18324:	cmp	r0, #0
   18328:	bne	18784 <triple_free@@Base+0x19a0>
   1832c:	ldr	fp, [sp, #52]	; 0x34
   18330:	str	r4, [sp, #56]	; 0x38
   18334:	ldrb	r3, [fp]
   18338:	cmp	r3, #0
   1833c:	bne	18a0c <triple_free@@Base+0x1c28>
   18340:	ldr	r2, [sp, #64]	; 0x40
   18344:	cmp	r2, #0
   18348:	bne	1873c <triple_free@@Base+0x1958>
   1834c:	mov	r9, r2
   18350:	mov	r0, r6
   18354:	strb	r4, [sp, #60]	; 0x3c
   18358:	bl	11824 <mbsinit@plt>
   1835c:	strb	r4, [sp, #48]	; 0x30
   18360:	cmp	r0, #0
   18364:	strbne	r5, [sp, #36]	; 0x24
   18368:	cmp	r9, #0
   1836c:	beq	182d4 <triple_free@@Base+0x14f0>
   18370:	ldr	fp, [sp, #52]	; 0x34
   18374:	ldr	r3, [sp, #56]	; 0x38
   18378:	strb	r5, [sp, #48]	; 0x30
   1837c:	add	fp, fp, r3
   18380:	ldrb	r3, [sp, #60]	; 0x3c
   18384:	cmp	r8, fp
   18388:	str	fp, [sp, #52]	; 0x34
   1838c:	bhi	18284 <triple_free@@Base+0x14a0>
   18390:	cmp	r3, #0
   18394:	mov	r2, r9
   18398:	ldr	r9, [sp, #24]
   1839c:	beq	18854 <triple_free@@Base+0x1a70>
   183a0:	mov	r0, r2
   183a4:	bl	11a28 <iswalnum@plt>
   183a8:	rsbs	r0, r0, #1
   183ac:	movcc	r0, #0
   183b0:	str	r0, [sp, #24]
   183b4:	strb	r5, [sp, #92]	; 0x5c
   183b8:	ldrb	r2, [sp, #92]	; 0x5c
   183bc:	ldr	fp, [sp, #20]
   183c0:	cmp	r2, #0
   183c4:	str	r5, [r6, #4]
   183c8:	str	r5, [r9, #4]
   183cc:	str	r8, [sp, #52]	; 0x34
   183d0:	strb	r5, [sp, #36]	; 0x24
   183d4:	str	r5, [r6]
   183d8:	strb	r5, [sp, #48]	; 0x30
   183dc:	str	fp, [sp, #108]	; 0x6c
   183e0:	str	r5, [r9]
   183e4:	strb	r5, [sp, #104]	; 0x68
   183e8:	bne	185a4 <triple_free@@Base+0x17c0>
   183ec:	ldr	r1, [pc, #1600]	; 18a34 <triple_free@@Base+0x1c50>
   183f0:	ldrb	r2, [fp]
   183f4:	ldr	r0, [r7, r1]
   183f8:	and	r1, r2, #31
   183fc:	lsr	r2, r2, #5
   18400:	ldr	r2, [r0, r2, lsl #2]
   18404:	lsr	r2, r2, r1
   18408:	tst	r2, #1
   1840c:	beq	18704 <triple_free@@Base+0x1920>
   18410:	str	r4, [sp, #112]	; 0x70
   18414:	ldrb	r3, [fp]
   18418:	strb	r4, [sp, #116]	; 0x74
   1841c:	mov	fp, r3
   18420:	str	r3, [sp, #120]	; 0x78
   18424:	cmp	fp, #0
   18428:	strb	r4, [sp, #104]	; 0x68
   1842c:	mov	r3, #1
   18430:	bne	18558 <triple_free@@Base+0x1774>
   18434:	ldrb	ip, [sp, #48]	; 0x30
   18438:	cmp	ip, #0
   1843c:	bne	187a8 <triple_free@@Base+0x19c4>
   18440:	ldrb	r2, [sp, #36]	; 0x24
   18444:	ldr	sl, [sp, #52]	; 0x34
   18448:	cmp	r2, #0
   1844c:	bne	188f8 <triple_free@@Base+0x1b14>
   18450:	ldr	r1, [pc, #1500]	; 18a34 <triple_free@@Base+0x1c50>
   18454:	ldrb	r2, [sl]
   18458:	ldr	r0, [r7, r1]
   1845c:	and	r1, r2, #31
   18460:	lsr	r2, r2, #5
   18464:	ldr	r2, [r0, r2, lsl #2]
   18468:	lsr	r2, r2, r1
   1846c:	tst	r2, #1
   18470:	beq	188d4 <triple_free@@Base+0x1af0>
   18474:	str	r3, [sp, #56]	; 0x38
   18478:	mov	ip, r3
   1847c:	ldrb	r2, [sl]
   18480:	strb	r3, [sp, #60]	; 0x3c
   18484:	mov	r3, r2
   18488:	str	r2, [sp, #64]	; 0x40
   1848c:	strb	r4, [sp, #48]	; 0x30
   18490:	cmp	ip, #0
   18494:	beq	184a0 <triple_free@@Base+0x16bc>
   18498:	cmp	r3, #0
   1849c:	beq	184bc <triple_free@@Base+0x16d8>
   184a0:	ldrb	r2, [sp, #60]	; 0x3c
   184a4:	cmp	r2, #0
   184a8:	beq	184bc <triple_free@@Base+0x16d8>
   184ac:	mov	r0, r3
   184b0:	bl	11a28 <iswalnum@plt>
   184b4:	cmp	r0, #0
   184b8:	bne	184c8 <triple_free@@Base+0x16e4>
   184bc:	ldr	r2, [sp, #24]
   184c0:	cmp	r2, #0
   184c4:	bne	189e0 <triple_free@@Base+0x1bfc>
   184c8:	ldr	r2, [pc, #1380]	; 18a34 <triple_free@@Base+0x1c50>
   184cc:	str	r5, [r6, #4]
   184d0:	str	r8, [sp, #52]	; 0x34
   184d4:	strb	r5, [sp, #36]	; 0x24
   184d8:	str	r5, [r6]
   184dc:	strb	r5, [sp, #48]	; 0x30
   184e0:	ldrb	r3, [r8]
   184e4:	ldr	r1, [r7, r2]
   184e8:	and	r2, r3, #31
   184ec:	lsr	r3, r3, #5
   184f0:	ldr	r3, [r1, r3, lsl #2]
   184f4:	lsr	r3, r3, r2
   184f8:	tst	r3, #1
   184fc:	beq	18860 <triple_free@@Base+0x1a7c>
   18500:	str	r4, [sp, #56]	; 0x38
   18504:	ldrb	fp, [r8]
   18508:	strb	r4, [sp, #60]	; 0x3c
   1850c:	str	fp, [sp, #64]	; 0x40
   18510:	cmp	fp, #0
   18514:	strb	r4, [sp, #48]	; 0x30
   18518:	bne	18848 <triple_free@@Base+0x1a64>
   1851c:	ldr	r0, [sp, #20]
   18520:	bl	117f4 <free@plt>
   18524:	ldr	r1, [sp, #28]
   18528:	ldr	r2, [sp, #148]	; 0x94
   1852c:	mov	r0, fp
   18530:	ldr	r3, [r1]
   18534:	cmp	r2, r3
   18538:	bne	18a08 <triple_free@@Base+0x1c24>
   1853c:	add	sp, sp, #156	; 0x9c
   18540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18544:	ldr	r0, [sp, #108]	; 0x6c
   18548:	bl	119d4 <strlen@plt>
   1854c:	strb	r5, [sp, #116]	; 0x74
   18550:	str	r0, [sp, #112]	; 0x70
   18554:	strb	r4, [sp, #104]	; 0x68
   18558:	ldrb	fp, [sp, #48]	; 0x30
   1855c:	cmp	fp, #0
   18560:	beq	18608 <triple_free@@Base+0x1824>
   18564:	ldrb	fp, [sp, #60]	; 0x3c
   18568:	cmp	fp, #0
   1856c:	bne	1865c <triple_free@@Base+0x1878>
   18570:	ldr	r1, [sp, #52]	; 0x34
   18574:	ldr	r2, [sp, #56]	; 0x38
   18578:	ldr	fp, [sp, #108]	; 0x6c
   1857c:	add	r1, r1, r2
   18580:	ldr	r2, [sp, #112]	; 0x70
   18584:	strb	r5, [sp, #48]	; 0x30
   18588:	add	fp, fp, r2
   1858c:	ldrb	r2, [sp, #92]	; 0x5c
   18590:	strb	r5, [sp, #104]	; 0x68
   18594:	cmp	r2, #0
   18598:	str	r1, [sp, #52]	; 0x34
   1859c:	str	fp, [sp, #108]	; 0x6c
   185a0:	beq	183ec <triple_free@@Base+0x1608>
   185a4:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   185a8:	mov	r1, r0
   185ac:	mov	r0, fp
   185b0:	bl	1a730 <triple_free@@Base+0x394c>
   185b4:	mov	r1, fp
   185b8:	mov	r3, r9
   185bc:	mov	r2, r0
   185c0:	add	r0, sp, #120	; 0x78
   185c4:	bl	11908 <mbrtowc@plt>
   185c8:	cmn	r0, #1
   185cc:	str	r0, [sp, #112]	; 0x70
   185d0:	strbeq	r5, [sp, #116]	; 0x74
   185d4:	streq	r4, [sp, #112]	; 0x70
   185d8:	beq	18554 <triple_free@@Base+0x1770>
   185dc:	cmn	r0, #2
   185e0:	beq	18544 <triple_free@@Base+0x1760>
   185e4:	cmp	r0, #0
   185e8:	beq	1871c <triple_free@@Base+0x1938>
   185ec:	ldr	fp, [sp, #120]	; 0x78
   185f0:	mov	r0, r9
   185f4:	strb	r4, [sp, #116]	; 0x74
   185f8:	bl	11824 <mbsinit@plt>
   185fc:	cmp	r0, #0
   18600:	strbne	r5, [sp, #92]	; 0x5c
   18604:	b	18424 <triple_free@@Base+0x1640>
   18608:	ldrb	r3, [sp, #36]	; 0x24
   1860c:	ldr	sl, [sp, #52]	; 0x34
   18610:	cmp	r3, #0
   18614:	bne	18680 <triple_free@@Base+0x189c>
   18618:	ldr	r1, [pc, #1044]	; 18a34 <triple_free@@Base+0x1c50>
   1861c:	ldrb	r2, [sl]
   18620:	ldr	r0, [r7, r1]
   18624:	and	r1, r2, #31
   18628:	lsr	r2, r2, #5
   1862c:	ldr	r2, [r0, r2, lsl #2]
   18630:	lsr	r2, r2, r1
   18634:	tst	r2, #1
   18638:	beq	1866c <triple_free@@Base+0x1888>
   1863c:	str	r4, [sp, #56]	; 0x38
   18640:	mov	fp, #1
   18644:	ldrb	r3, [sl]
   18648:	strb	r4, [sp, #60]	; 0x3c
   1864c:	str	r3, [sp, #64]	; 0x40
   18650:	cmp	fp, #0
   18654:	strb	r4, [sp, #48]	; 0x30
   18658:	beq	18570 <triple_free@@Base+0x178c>
   1865c:	ldr	r3, [sp, #64]	; 0x40
   18660:	cmp	r3, #0
   18664:	bne	18570 <triple_free@@Base+0x178c>
   18668:	b	182d4 <triple_free@@Base+0x14f0>
   1866c:	mov	r0, r6
   18670:	bl	11824 <mbsinit@plt>
   18674:	cmp	r0, #0
   18678:	beq	189e8 <triple_free@@Base+0x1c04>
   1867c:	strb	r4, [sp, #36]	; 0x24
   18680:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   18684:	mov	r1, r0
   18688:	mov	r0, sl
   1868c:	bl	1a730 <triple_free@@Base+0x394c>
   18690:	mov	r1, sl
   18694:	mov	r3, r6
   18698:	mov	r2, r0
   1869c:	add	r0, sp, #64	; 0x40
   186a0:	bl	11908 <mbrtowc@plt>
   186a4:	cmn	r0, #1
   186a8:	str	r0, [sp, #56]	; 0x38
   186ac:	strbeq	r5, [sp, #60]	; 0x3c
   186b0:	streq	r4, [sp, #56]	; 0x38
   186b4:	beq	18650 <triple_free@@Base+0x186c>
   186b8:	cmn	r0, #2
   186bc:	beq	18770 <triple_free@@Base+0x198c>
   186c0:	cmp	r0, #0
   186c4:	bne	186e8 <triple_free@@Base+0x1904>
   186c8:	ldr	r3, [sp, #52]	; 0x34
   186cc:	str	r4, [sp, #56]	; 0x38
   186d0:	ldrb	r3, [r3]
   186d4:	cmp	r3, #0
   186d8:	bne	18a0c <triple_free@@Base+0x1c28>
   186dc:	ldr	r3, [sp, #64]	; 0x40
   186e0:	cmp	r3, #0
   186e4:	bne	1873c <triple_free@@Base+0x1958>
   186e8:	mov	r0, r6
   186ec:	strb	r4, [sp, #60]	; 0x3c
   186f0:	bl	11824 <mbsinit@plt>
   186f4:	mov	fp, #1
   186f8:	cmp	r0, #0
   186fc:	strbne	r5, [sp, #36]	; 0x24
   18700:	b	18650 <triple_free@@Base+0x186c>
   18704:	mov	r0, r9
   18708:	bl	11824 <mbsinit@plt>
   1870c:	cmp	r0, #0
   18710:	beq	189e8 <triple_free@@Base+0x1c04>
   18714:	strb	r4, [sp, #92]	; 0x5c
   18718:	b	185a4 <triple_free@@Base+0x17c0>
   1871c:	ldr	r3, [sp, #108]	; 0x6c
   18720:	str	r4, [sp, #112]	; 0x70
   18724:	ldrb	r3, [r3]
   18728:	cmp	r3, #0
   1872c:	bne	18a0c <triple_free@@Base+0x1c28>
   18730:	ldr	fp, [sp, #120]	; 0x78
   18734:	cmp	fp, #0
   18738:	beq	185f0 <triple_free@@Base+0x180c>
   1873c:	ldr	r0, [pc, #756]	; 18a38 <triple_free@@Base+0x1c54>
   18740:	mov	r2, #179	; 0xb3
   18744:	ldr	r1, [pc, #752]	; 18a3c <triple_free@@Base+0x1c58>
   18748:	ldr	r3, [pc, #752]	; 18a40 <triple_free@@Base+0x1c5c>
   1874c:	add	r0, pc, r0
   18750:	add	r1, pc, r1
   18754:	add	r3, pc, r3
   18758:	bl	11bf0 <__assert_fail@plt>
   1875c:	str	r4, [sp, #56]	; 0x38
   18760:	strb	r5, [sp, #60]	; 0x3c
   18764:	ldr	r9, [sp, #64]	; 0x40
   18768:	ldr	fp, [sp, #52]	; 0x34
   1876c:	b	18374 <triple_free@@Base+0x1590>
   18770:	ldr	r0, [sp, #52]	; 0x34
   18774:	bl	119d4 <strlen@plt>
   18778:	strb	r5, [sp, #60]	; 0x3c
   1877c:	str	r0, [sp, #56]	; 0x38
   18780:	b	18650 <triple_free@@Base+0x186c>
   18784:	ldr	r9, [sp, #64]	; 0x40
   18788:	b	18350 <triple_free@@Base+0x156c>
   1878c:	ldr	fp, [sp, #52]	; 0x34
   18790:	mov	r0, fp
   18794:	bl	119d4 <strlen@plt>
   18798:	strb	r5, [sp, #60]	; 0x3c
   1879c:	ldr	r9, [sp, #64]	; 0x40
   187a0:	str	r0, [sp, #56]	; 0x38
   187a4:	b	18374 <triple_free@@Base+0x1590>
   187a8:	ldr	r3, [sp, #64]	; 0x40
   187ac:	ldrb	ip, [sp, #60]	; 0x3c
   187b0:	b	18490 <triple_free@@Base+0x16ac>
   187b4:	cmp	fp, r8
   187b8:	movcs	fp, #1
   187bc:	bcs	187dc <triple_free@@Base+0x19f8>
   187c0:	bl	119a4 <__ctype_b_loc@plt>
   187c4:	ldrb	r3, [r8, #-1]
   187c8:	lsl	r3, r3, #1
   187cc:	ldr	r2, [r0]
   187d0:	ldrh	fp, [r2, r3]
   187d4:	eor	fp, fp, #8
   187d8:	ubfx	fp, fp, #3, #1
   187dc:	ldr	r0, [sp, #20]
   187e0:	bl	119d4 <strlen@plt>
   187e4:	ldrb	r3, [r8, r0]
   187e8:	cmp	r3, #0
   187ec:	beq	18810 <triple_free@@Base+0x1a2c>
   187f0:	str	r3, [sp, #8]
   187f4:	bl	119a4 <__ctype_b_loc@plt>
   187f8:	ldr	r3, [sp, #8]
   187fc:	lsl	r3, r3, #1
   18800:	ldr	r2, [r0]
   18804:	ldrh	r3, [r2, r3]
   18808:	tst	r3, #8
   1880c:	bne	18818 <triple_free@@Base+0x1a34>
   18810:	cmp	fp, #0
   18814:	bne	189e0 <triple_free@@Base+0x1bfc>
   18818:	ldrb	r3, [r8]
   1881c:	cmp	r3, #0
   18820:	beq	18834 <triple_free@@Base+0x1a50>
   18824:	add	fp, r8, #1
   18828:	ldrb	r3, [fp]
   1882c:	cmp	r3, #0
   18830:	bne	18240 <triple_free@@Base+0x145c>
   18834:	mov	fp, #0
   18838:	b	1851c <triple_free@@Base+0x1738>
   1883c:	ldr	r0, [sp, #52]	; 0x34
   18840:	bl	119d4 <strlen@plt>
   18844:	str	r0, [sp, #56]	; 0x38
   18848:	ldr	fp, [sp, #56]	; 0x38
   1884c:	add	fp, r8, fp
   18850:	b	18234 <triple_free@@Base+0x1450>
   18854:	mov	r3, #1
   18858:	str	r3, [sp, #24]
   1885c:	b	183b4 <triple_free@@Base+0x15d0>
   18860:	mov	r0, r6
   18864:	bl	11824 <mbsinit@plt>
   18868:	cmp	r0, #0
   1886c:	beq	189e8 <triple_free@@Base+0x1c04>
   18870:	strb	r4, [sp, #36]	; 0x24
   18874:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   18878:	mov	r1, r0
   1887c:	mov	r0, r8
   18880:	bl	1a730 <triple_free@@Base+0x394c>
   18884:	mov	r1, r8
   18888:	mov	r3, r6
   1888c:	mov	r2, r0
   18890:	add	r0, sp, #64	; 0x40
   18894:	bl	11908 <mbrtowc@plt>
   18898:	cmn	r0, #1
   1889c:	str	r0, [sp, #56]	; 0x38
   188a0:	streq	r4, [sp, #56]	; 0x38
   188a4:	beq	18848 <triple_free@@Base+0x1a64>
   188a8:	cmn	r0, #2
   188ac:	beq	1883c <triple_free@@Base+0x1a58>
   188b0:	cmp	r0, #0
   188b4:	beq	18964 <triple_free@@Base+0x1b80>
   188b8:	ldr	fp, [sp, #64]	; 0x40
   188bc:	mov	r0, r6
   188c0:	strb	r4, [sp, #60]	; 0x3c
   188c4:	bl	11824 <mbsinit@plt>
   188c8:	cmp	r0, #0
   188cc:	strbne	r5, [sp, #36]	; 0x24
   188d0:	b	18510 <triple_free@@Base+0x172c>
   188d4:	mov	r0, r6
   188d8:	str	r3, [sp, #8]
   188dc:	str	ip, [sp, #4]
   188e0:	bl	11824 <mbsinit@plt>
   188e4:	ldr	r3, [sp, #8]
   188e8:	ldr	ip, [sp, #4]
   188ec:	cmp	r0, #0
   188f0:	beq	189e8 <triple_free@@Base+0x1c04>
   188f4:	strb	r3, [sp, #36]	; 0x24
   188f8:	str	ip, [sp, #4]
   188fc:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   18900:	mov	r1, r0
   18904:	mov	r0, sl
   18908:	bl	1a730 <triple_free@@Base+0x394c>
   1890c:	mov	r1, sl
   18910:	mov	r3, r6
   18914:	mov	r2, r0
   18918:	add	r0, sp, #64	; 0x40
   1891c:	bl	11908 <mbrtowc@plt>
   18920:	ldr	ip, [sp, #4]
   18924:	cmn	r0, #1
   18928:	str	r0, [sp, #56]	; 0x38
   1892c:	beq	189b0 <triple_free@@Base+0x1bcc>
   18930:	cmn	r0, #2
   18934:	beq	189c0 <triple_free@@Base+0x1bdc>
   18938:	cmp	r0, #0
   1893c:	bne	18988 <triple_free@@Base+0x1ba4>
   18940:	ldr	r3, [sp, #52]	; 0x34
   18944:	str	r4, [sp, #56]	; 0x38
   18948:	ldrb	r3, [r3]
   1894c:	cmp	r3, #0
   18950:	bne	18a0c <triple_free@@Base+0x1c28>
   18954:	ldr	r3, [sp, #64]	; 0x40
   18958:	cmp	r3, #0
   1895c:	beq	1898c <triple_free@@Base+0x1ba8>
   18960:	b	1873c <triple_free@@Base+0x1958>
   18964:	ldr	r3, [sp, #52]	; 0x34
   18968:	str	r4, [sp, #56]	; 0x38
   1896c:	ldrb	r3, [r3]
   18970:	cmp	r3, #0
   18974:	bne	18a0c <triple_free@@Base+0x1c28>
   18978:	ldr	fp, [sp, #64]	; 0x40
   1897c:	cmp	fp, #0
   18980:	beq	188bc <triple_free@@Base+0x1ad8>
   18984:	b	1873c <triple_free@@Base+0x1958>
   18988:	ldr	r3, [sp, #64]	; 0x40
   1898c:	mov	r0, r6
   18990:	str	r3, [sp, #8]
   18994:	strb	r4, [sp, #60]	; 0x3c
   18998:	bl	11824 <mbsinit@plt>
   1899c:	ldr	r3, [sp, #8]
   189a0:	mov	ip, #1
   189a4:	cmp	r0, #0
   189a8:	strbne	r5, [sp, #36]	; 0x24
   189ac:	b	1848c <triple_free@@Base+0x16a8>
   189b0:	str	r4, [sp, #56]	; 0x38
   189b4:	strb	r5, [sp, #60]	; 0x3c
   189b8:	ldr	r3, [sp, #64]	; 0x40
   189bc:	b	1848c <triple_free@@Base+0x16a8>
   189c0:	ldr	r0, [sp, #52]	; 0x34
   189c4:	str	ip, [sp, #4]
   189c8:	bl	119d4 <strlen@plt>
   189cc:	strb	r5, [sp, #60]	; 0x3c
   189d0:	ldr	r3, [sp, #64]	; 0x40
   189d4:	ldr	ip, [sp, #4]
   189d8:	str	r0, [sp, #56]	; 0x38
   189dc:	b	1848c <triple_free@@Base+0x16a8>
   189e0:	mov	fp, #1
   189e4:	b	1851c <triple_free@@Base+0x1738>
   189e8:	ldr	r0, [pc, #84]	; 18a44 <triple_free@@Base+0x1c60>
   189ec:	mov	r2, #150	; 0x96
   189f0:	ldr	r1, [pc, #80]	; 18a48 <triple_free@@Base+0x1c64>
   189f4:	ldr	r3, [pc, #80]	; 18a4c <triple_free@@Base+0x1c68>
   189f8:	add	r0, pc, r0
   189fc:	add	r1, pc, r1
   18a00:	add	r3, pc, r3
   18a04:	bl	11bf0 <__assert_fail@plt>
   18a08:	bl	11854 <__stack_chk_fail@plt>
   18a0c:	ldr	r0, [pc, #60]	; 18a50 <triple_free@@Base+0x1c6c>
   18a10:	mov	r2, #178	; 0xb2
   18a14:	ldr	r1, [pc, #56]	; 18a54 <triple_free@@Base+0x1c70>
   18a18:	ldr	r3, [pc, #56]	; 18a58 <triple_free@@Base+0x1c74>
   18a1c:	add	r0, pc, r0
   18a20:	add	r1, pc, r1
   18a24:	add	r3, pc, r3
   18a28:	bl	11bf0 <__assert_fail@plt>
   18a2c:	andeq	ip, r1, r8, lsl #28
   18a30:	andeq	r0, r0, r0, lsr #3
   18a34:	muleq	r0, ip, r1
   18a38:	andeq	fp, r0, r4, ror r3
   18a3c:	andeq	fp, r0, r8, asr #6
   18a40:	andeq	fp, r0, r8, lsl r3
   18a44:	andeq	fp, r0, r8, lsl #1
   18a48:	muleq	r0, ip, r0
   18a4c:	andeq	fp, r0, ip, rrx
   18a50:	andeq	fp, r0, ip, lsl #1
   18a54:	andeq	fp, r0, r8, ror r0
   18a58:	andeq	fp, r0, r8, asr #32
   18a5c:	push	{r4, r5, r6, lr}
   18a60:	mov	r1, r0
   18a64:	mov	r4, r0
   18a68:	sub	sp, sp, #8
   18a6c:	mov	r2, #5
   18a70:	mov	r0, #0
   18a74:	bl	11848 <dcgettext@plt>
   18a78:	cmp	r0, r4
   18a7c:	mov	r5, r0
   18a80:	moveq	r0, r0
   18a84:	beq	18a9c <triple_free@@Base+0x1cb8>
   18a88:	mov	r1, r4
   18a8c:	bl	181d8 <triple_free@@Base+0x13f4>
   18a90:	cmp	r0, #0
   18a94:	mov	r0, r5
   18a98:	beq	18aa4 <triple_free@@Base+0x1cc0>
   18a9c:	add	sp, sp, #8
   18aa0:	pop	{r4, r5, r6, pc}
   18aa4:	bl	119d4 <strlen@plt>
   18aa8:	mov	r6, r0
   18aac:	mov	r0, r4
   18ab0:	bl	119d4 <strlen@plt>
   18ab4:	add	r0, r6, r0
   18ab8:	add	r0, r0, #4
   18abc:	bl	1b2b0 <triple_free@@Base+0x44cc>
   18ac0:	ldr	r3, [pc, #36]	; 18aec <triple_free@@Base+0x1d08>
   18ac4:	str	r5, [sp]
   18ac8:	mov	r1, #1
   18acc:	str	r4, [sp, #4]
   18ad0:	mvn	r2, #0
   18ad4:	add	r3, pc, r3
   18ad8:	mov	r6, r0
   18adc:	bl	11a34 <__sprintf_chk@plt>
   18ae0:	mov	r0, r6
   18ae4:	add	sp, sp, #8
   18ae8:	pop	{r4, r5, r6, pc}
   18aec:	andeq	fp, r0, r0
   18af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18af4:	mov	r6, r0
   18af8:	sub	sp, sp, #12
   18afc:	mov	r2, #5
   18b00:	mov	r4, r1
   18b04:	mov	r0, #0
   18b08:	mov	r1, r6
   18b0c:	ldr	r7, [pc, #640]	; 18d94 <triple_free@@Base+0x1fb0>
   18b10:	bl	11848 <dcgettext@plt>
   18b14:	add	r7, pc, r7
   18b18:	mov	r8, r0
   18b1c:	bl	1d4cc <triple_free@@Base+0x66e8>
   18b20:	mov	r1, r7
   18b24:	mov	r9, r0
   18b28:	bl	1d2c4 <triple_free@@Base+0x64e0>
   18b2c:	cmp	r0, #0
   18b30:	moveq	r5, r0
   18b34:	moveq	r9, r4
   18b38:	bne	18b84 <triple_free@@Base+0x1da0>
   18b3c:	cmp	r4, #0
   18b40:	movne	sl, r4
   18b44:	movne	r7, #0
   18b48:	beq	18c3c <triple_free@@Base+0x1e58>
   18b4c:	mov	r0, r8
   18b50:	mov	r1, r6
   18b54:	bl	117c4 <strcmp@plt>
   18b58:	cmp	r0, #0
   18b5c:	bne	18c54 <triple_free@@Base+0x1e70>
   18b60:	cmp	r5, r4
   18b64:	cmpne	r5, #0
   18b68:	bne	18ce4 <triple_free@@Base+0x1f00>
   18b6c:	cmp	r7, r4
   18b70:	cmpne	r7, #0
   18b74:	moveq	r0, r4
   18b78:	bne	18cd0 <triple_free@@Base+0x1eec>
   18b7c:	add	sp, sp, #12
   18b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18b84:	mov	r2, r9
   18b88:	mov	r1, r7
   18b8c:	mov	r0, r4
   18b90:	bl	1b5b8 <triple_free@@Base+0x47d4>
   18b94:	mov	r5, r0
   18b98:	mov	r0, r9
   18b9c:	bl	119d4 <strlen@plt>
   18ba0:	mov	fp, r0
   18ba4:	add	r0, r0, #11
   18ba8:	bl	1b2b0 <triple_free@@Base+0x44cc>
   18bac:	mov	r1, r9
   18bb0:	mov	r2, fp
   18bb4:	mov	sl, r0
   18bb8:	bl	1180c <memcpy@plt>
   18bbc:	ldr	r3, [pc, #468]	; 18d98 <triple_free@@Base+0x1fb4>
   18bc0:	add	ip, sl, fp
   18bc4:	mov	r2, sl
   18bc8:	add	r3, pc, r3
   18bcc:	ldm	r3!, {r0, r1}
   18bd0:	ldrh	lr, [r3]
   18bd4:	ldrb	r3, [r3, #2]
   18bd8:	str	r0, [sl, fp]
   18bdc:	mov	r0, r4
   18be0:	str	r1, [ip, #4]
   18be4:	mov	r1, r7
   18be8:	strh	lr, [ip, #8]
   18bec:	strb	r3, [ip, #10]
   18bf0:	bl	1b5b8 <triple_free@@Base+0x47d4>
   18bf4:	mov	r9, r0
   18bf8:	mov	r0, sl
   18bfc:	bl	117f4 <free@plt>
   18c00:	cmp	r9, #0
   18c04:	beq	18d74 <triple_free@@Base+0x1f90>
   18c08:	mov	r0, r9
   18c0c:	mov	r1, #63	; 0x3f
   18c10:	bl	119e0 <strchr@plt>
   18c14:	cmp	r0, #0
   18c18:	beq	18d5c <triple_free@@Base+0x1f78>
   18c1c:	mov	r0, r9
   18c20:	mov	r4, r5
   18c24:	bl	117f4 <free@plt>
   18c28:	cmp	r4, #0
   18c2c:	mov	r9, #0
   18c30:	movne	sl, r4
   18c34:	movne	r7, #0
   18c38:	bne	18b4c <triple_free@@Base+0x1d68>
   18c3c:	cmp	r9, #0
   18c40:	beq	18d7c <triple_free@@Base+0x1f98>
   18c44:	mov	r7, r4
   18c48:	mov	sl, #0
   18c4c:	mov	r4, r9
   18c50:	b	18b4c <triple_free@@Base+0x1d68>
   18c54:	mov	r1, r6
   18c58:	mov	r0, r8
   18c5c:	bl	181d8 <triple_free@@Base+0x13f4>
   18c60:	cmp	r0, #0
   18c64:	bne	18ca0 <triple_free@@Base+0x1ebc>
   18c68:	cmp	sl, #0
   18c6c:	beq	18c84 <triple_free@@Base+0x1ea0>
   18c70:	mov	r1, sl
   18c74:	mov	r0, r8
   18c78:	bl	181d8 <triple_free@@Base+0x13f4>
   18c7c:	cmp	r0, #0
   18c80:	bne	18ca0 <triple_free@@Base+0x1ebc>
   18c84:	cmp	r9, #0
   18c88:	beq	18cf0 <triple_free@@Base+0x1f0c>
   18c8c:	mov	r1, r9
   18c90:	mov	r0, r8
   18c94:	bl	181d8 <triple_free@@Base+0x13f4>
   18c98:	cmp	r0, #0
   18c9c:	beq	18cf0 <triple_free@@Base+0x1f0c>
   18ca0:	cmp	r5, #0
   18ca4:	beq	18cb0 <triple_free@@Base+0x1ecc>
   18ca8:	mov	r0, r5
   18cac:	bl	117f4 <free@plt>
   18cb0:	cmp	r7, #0
   18cb4:	moveq	r0, r8
   18cb8:	beq	18b7c <triple_free@@Base+0x1d98>
   18cbc:	mov	r0, r7
   18cc0:	bl	117f4 <free@plt>
   18cc4:	mov	r0, r8
   18cc8:	add	sp, sp, #12
   18ccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cd0:	mov	r0, r7
   18cd4:	bl	117f4 <free@plt>
   18cd8:	mov	r0, r4
   18cdc:	add	sp, sp, #12
   18ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ce4:	mov	r0, r5
   18ce8:	bl	117f4 <free@plt>
   18cec:	b	18b6c <triple_free@@Base+0x1d88>
   18cf0:	mov	r0, r8
   18cf4:	bl	119d4 <strlen@plt>
   18cf8:	mov	r6, r0
   18cfc:	mov	r0, r4
   18d00:	bl	119d4 <strlen@plt>
   18d04:	add	r0, r6, r0
   18d08:	add	r0, r0, #4
   18d0c:	bl	1b2b0 <triple_free@@Base+0x44cc>
   18d10:	ldr	r3, [pc, #132]	; 18d9c <triple_free@@Base+0x1fb8>
   18d14:	str	r8, [sp]
   18d18:	mov	r1, #1
   18d1c:	str	r4, [sp, #4]
   18d20:	mvn	r2, #0
   18d24:	add	r3, pc, r3
   18d28:	mov	r6, r0
   18d2c:	bl	11a34 <__sprintf_chk@plt>
   18d30:	cmp	r5, #0
   18d34:	beq	18d40 <triple_free@@Base+0x1f5c>
   18d38:	mov	r0, r5
   18d3c:	bl	117f4 <free@plt>
   18d40:	cmp	r7, #0
   18d44:	moveq	r0, r6
   18d48:	beq	18b7c <triple_free@@Base+0x1d98>
   18d4c:	mov	r0, r7
   18d50:	bl	117f4 <free@plt>
   18d54:	mov	r0, r6
   18d58:	b	18b7c <triple_free@@Base+0x1d98>
   18d5c:	cmp	r5, #0
   18d60:	beq	18d8c <triple_free@@Base+0x1fa8>
   18d64:	mov	sl, r5
   18d68:	mov	r7, r9
   18d6c:	mov	r4, r5
   18d70:	b	18b4c <triple_free@@Base+0x1d68>
   18d74:	mov	r4, r5
   18d78:	b	18b3c <triple_free@@Base+0x1d58>
   18d7c:	mov	sl, r9
   18d80:	mov	r7, r9
   18d84:	mov	r4, r6
   18d88:	b	18b4c <triple_free@@Base+0x1d68>
   18d8c:	mov	r4, r9
   18d90:	b	18c44 <triple_free@@Base+0x1e60>
   18d94:	andeq	sl, r0, r8, asr #31
   18d98:	andeq	sl, r0, ip, lsl pc
   18d9c:			; <UNDEFINED> instruction: 0x0000adb0
   18da0:	push	{r3, lr}
   18da4:	mov	r3, r0
   18da8:	mov	r2, #0
   18dac:	cmp	r1, #8
   18db0:	str	r2, [r3], #4
   18db4:	add	r3, r3, #4
   18db8:	str	r2, [r0, #4]
   18dbc:	str	r2, [r3], #4
   18dc0:	str	r2, [r3], #4
   18dc4:	str	r2, [r3], #4
   18dc8:	str	r2, [r3], #4
   18dcc:	str	r2, [r3], #4
   18dd0:	str	r2, [r3], #4
   18dd4:	str	r2, [r3], #4
   18dd8:	str	r2, [r3], #4
   18ddc:	str	r2, [r3], #4
   18de0:	str	r2, [r3]
   18de4:	beq	18df0 <triple_free@@Base+0x200c>
   18de8:	str	r1, [r0]
   18dec:	pop	{r3, pc}
   18df0:	bl	11bb4 <abort@plt>
   18df4:	push	{r4, r5, r6, lr}
   18df8:	mov	r4, r0
   18dfc:	mov	r6, r1
   18e00:	mov	r0, #0
   18e04:	mov	r1, r4
   18e08:	mov	r2, #5
   18e0c:	bl	11848 <dcgettext@plt>
   18e10:	cmp	r0, r4
   18e14:	mov	r5, r0
   18e18:	beq	18e20 <triple_free@@Base+0x203c>
   18e1c:	pop	{r4, r5, r6, pc}
   18e20:	bl	1d4cc <triple_free@@Base+0x66e8>
   18e24:	ldrb	r3, [r0]
   18e28:	bic	r3, r3, #32
   18e2c:	cmp	r3, #85	; 0x55
   18e30:	bne	18ea4 <triple_free@@Base+0x20c0>
   18e34:	ldrb	r3, [r0, #1]
   18e38:	bic	r3, r3, #32
   18e3c:	cmp	r3, #84	; 0x54
   18e40:	bne	18e90 <triple_free@@Base+0x20ac>
   18e44:	ldrb	r3, [r0, #2]
   18e48:	bic	r3, r3, #32
   18e4c:	cmp	r3, #70	; 0x46
   18e50:	bne	18e90 <triple_free@@Base+0x20ac>
   18e54:	ldrb	r3, [r0, #3]
   18e58:	cmp	r3, #45	; 0x2d
   18e5c:	bne	18e90 <triple_free@@Base+0x20ac>
   18e60:	ldrb	r3, [r0, #4]
   18e64:	cmp	r3, #56	; 0x38
   18e68:	bne	18e90 <triple_free@@Base+0x20ac>
   18e6c:	ldrb	r3, [r0, #5]
   18e70:	cmp	r3, #0
   18e74:	bne	18e90 <triple_free@@Base+0x20ac>
   18e78:	ldrb	r3, [r5]
   18e7c:	cmp	r3, #96	; 0x60
   18e80:	beq	18f1c <triple_free@@Base+0x2138>
   18e84:	ldr	r0, [pc, #180]	; 18f40 <triple_free@@Base+0x215c>
   18e88:	add	r0, pc, r0
   18e8c:	pop	{r4, r5, r6, pc}
   18e90:	cmp	r6, #7
   18e94:	beq	18f28 <triple_free@@Base+0x2144>
   18e98:	ldr	r0, [pc, #164]	; 18f44 <triple_free@@Base+0x2160>
   18e9c:	add	r0, pc, r0
   18ea0:	pop	{r4, r5, r6, pc}
   18ea4:	cmp	r3, #71	; 0x47
   18ea8:	bne	18e90 <triple_free@@Base+0x20ac>
   18eac:	ldrb	r3, [r0, #1]
   18eb0:	bic	r3, r3, #32
   18eb4:	cmp	r3, #66	; 0x42
   18eb8:	bne	18e90 <triple_free@@Base+0x20ac>
   18ebc:	ldrb	r3, [r0, #2]
   18ec0:	cmp	r3, #49	; 0x31
   18ec4:	bne	18e90 <triple_free@@Base+0x20ac>
   18ec8:	ldrb	r3, [r0, #3]
   18ecc:	cmp	r3, #56	; 0x38
   18ed0:	bne	18e90 <triple_free@@Base+0x20ac>
   18ed4:	ldrb	r3, [r0, #4]
   18ed8:	cmp	r3, #48	; 0x30
   18edc:	bne	18e90 <triple_free@@Base+0x20ac>
   18ee0:	ldrb	r3, [r0, #5]
   18ee4:	cmp	r3, #51	; 0x33
   18ee8:	bne	18e90 <triple_free@@Base+0x20ac>
   18eec:	ldrb	r3, [r0, #6]
   18ef0:	cmp	r3, #48	; 0x30
   18ef4:	bne	18e90 <triple_free@@Base+0x20ac>
   18ef8:	ldrb	r3, [r0, #7]
   18efc:	cmp	r3, #0
   18f00:	bne	18e90 <triple_free@@Base+0x20ac>
   18f04:	ldrb	r3, [r5]
   18f08:	cmp	r3, #96	; 0x60
   18f0c:	beq	18f34 <triple_free@@Base+0x2150>
   18f10:	ldr	r0, [pc, #48]	; 18f48 <triple_free@@Base+0x2164>
   18f14:	add	r0, pc, r0
   18f18:	pop	{r4, r5, r6, pc}
   18f1c:	ldr	r0, [pc, #40]	; 18f4c <triple_free@@Base+0x2168>
   18f20:	add	r0, pc, r0
   18f24:	pop	{r4, r5, r6, pc}
   18f28:	ldr	r0, [pc, #32]	; 18f50 <triple_free@@Base+0x216c>
   18f2c:	add	r0, pc, r0
   18f30:	pop	{r4, r5, r6, pc}
   18f34:	ldr	r0, [pc, #24]	; 18f54 <triple_free@@Base+0x2170>
   18f38:	add	r0, pc, r0
   18f3c:	pop	{r4, r5, r6, pc}
   18f40:	andeq	sl, r0, r8, lsl #25
   18f44:	andeq	sl, r0, ip, ror ip
   18f48:	andeq	sl, r0, r0, lsl #24
   18f4c:	andeq	sl, r0, r0, lsl #24
   18f50:	andeq	r9, r0, r4, asr #22
   18f54:	andeq	sl, r0, r4, ror #23
   18f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f5c:	sub	sp, sp, #124	; 0x7c
   18f60:	ldr	ip, [pc, #3304]	; 19c50 <triple_free@@Base+0x2e6c>
   18f64:	mov	sl, r1
   18f68:	str	r0, [sp, #40]	; 0x28
   18f6c:	mov	r8, r3
   18f70:	ldr	r0, [pc, #3292]	; 19c54 <triple_free@@Base+0x2e70>
   18f74:	add	ip, pc, ip
   18f78:	str	r2, [sp, #32]
   18f7c:	ldr	r1, [sp, #164]	; 0xa4
   18f80:	mov	r3, ip
   18f84:	ldr	r0, [ip, r0]
   18f88:	ldr	r2, [sp, #172]	; 0xac
   18f8c:	ubfx	r1, r1, #1, #1
   18f90:	str	r1, [sp, #36]	; 0x24
   18f94:	str	r0, [sp, #56]	; 0x38
   18f98:	ldr	r0, [sp, #168]	; 0xa8
   18f9c:	ldr	r1, [sp, #176]	; 0xb0
   18fa0:	str	r2, [sp, #72]	; 0x48
   18fa4:	str	r0, [sp, #48]	; 0x30
   18fa8:	ldr	r0, [sp, #56]	; 0x38
   18fac:	str	r1, [sp, #68]	; 0x44
   18fb0:	ldr	r3, [r0]
   18fb4:	str	r3, [sp, #116]	; 0x74
   18fb8:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   18fbc:	ldr	r2, [sp, #160]	; 0xa0
   18fc0:	str	r0, [sp, #64]	; 0x40
   18fc4:	cmp	r2, #8
   18fc8:	addls	pc, pc, r2, lsl #2
   18fcc:	b	19b2c <triple_free@@Base+0x2d48>
   18fd0:	b	18ff4 <triple_free@@Base+0x2210>
   18fd4:	b	19844 <triple_free@@Base+0x2a60>
   18fd8:	b	19874 <triple_free@@Base+0x2a90>
   18fdc:	b	19724 <triple_free@@Base+0x2940>
   18fe0:	b	19764 <triple_free@@Base+0x2980>
   18fe4:	b	19790 <triple_free@@Base+0x29ac>
   18fe8:	b	197b0 <triple_free@@Base+0x29cc>
   18fec:	b	197b0 <triple_free@@Base+0x29cc>
   18ff0:	b	197b0 <triple_free@@Base+0x29cc>
   18ff4:	mov	r2, #0
   18ff8:	str	r2, [sp, #36]	; 0x24
   18ffc:	mov	r9, r2
   19000:	str	r2, [sp, #24]
   19004:	str	r2, [sp, #28]
   19008:	str	r2, [sp, #52]	; 0x34
   1900c:	ldr	r0, [sp, #36]	; 0x24
   19010:	mov	fp, #0
   19014:	ldr	r1, [sp, #24]
   19018:	eor	r2, r0, #1
   1901c:	eor	r3, r1, #1
   19020:	and	r3, r2, r3
   19024:	and	r2, r1, r0
   19028:	str	r3, [sp, #44]	; 0x2c
   1902c:	str	r2, [sp, #76]	; 0x4c
   19030:	cmn	r8, #1
   19034:	beq	193b4 <triple_free@@Base+0x25d0>
   19038:	subs	r3, fp, r8
   1903c:	movne	r3, #1
   19040:	cmp	r3, #0
   19044:	beq	193cc <triple_free@@Base+0x25e8>
   19048:	ldr	r3, [sp, #28]
   1904c:	ldr	r0, [sp, #24]
   19050:	adds	r7, r3, #0
   19054:	movne	r7, #1
   19058:	ands	r6, r7, r0
   1905c:	bne	198b8 <triple_free@@Base+0x2ad4>
   19060:	ldr	r1, [sp, #32]
   19064:	add	r5, r1, fp
   19068:	ldrb	r4, [r5]
   1906c:	cmp	r4, #126	; 0x7e
   19070:	addls	pc, pc, r4, lsl #2
   19074:	b	19638 <triple_free@@Base+0x2854>
   19078:	b	19544 <triple_free@@Base+0x2760>
   1907c:	b	19638 <triple_free@@Base+0x2854>
   19080:	b	19638 <triple_free@@Base+0x2854>
   19084:	b	19638 <triple_free@@Base+0x2854>
   19088:	b	19638 <triple_free@@Base+0x2854>
   1908c:	b	19638 <triple_free@@Base+0x2854>
   19090:	b	19638 <triple_free@@Base+0x2854>
   19094:	b	1952c <triple_free@@Base+0x2748>
   19098:	b	19514 <triple_free@@Base+0x2730>
   1909c:	b	1953c <triple_free@@Base+0x2758>
   190a0:	b	19534 <triple_free@@Base+0x2750>
   190a4:	b	19524 <triple_free@@Base+0x2740>
   190a8:	b	1951c <triple_free@@Base+0x2738>
   190ac:	b	194e0 <triple_free@@Base+0x26fc>
   190b0:	b	19638 <triple_free@@Base+0x2854>
   190b4:	b	19638 <triple_free@@Base+0x2854>
   190b8:	b	19638 <triple_free@@Base+0x2854>
   190bc:	b	19638 <triple_free@@Base+0x2854>
   190c0:	b	19638 <triple_free@@Base+0x2854>
   190c4:	b	19638 <triple_free@@Base+0x2854>
   190c8:	b	19638 <triple_free@@Base+0x2854>
   190cc:	b	19638 <triple_free@@Base+0x2854>
   190d0:	b	19638 <triple_free@@Base+0x2854>
   190d4:	b	19638 <triple_free@@Base+0x2854>
   190d8:	b	19638 <triple_free@@Base+0x2854>
   190dc:	b	19638 <triple_free@@Base+0x2854>
   190e0:	b	19638 <triple_free@@Base+0x2854>
   190e4:	b	19638 <triple_free@@Base+0x2854>
   190e8:	b	19638 <triple_free@@Base+0x2854>
   190ec:	b	19638 <triple_free@@Base+0x2854>
   190f0:	b	19638 <triple_free@@Base+0x2854>
   190f4:	b	19638 <triple_free@@Base+0x2854>
   190f8:	b	1946c <triple_free@@Base+0x2688>
   190fc:	b	1946c <triple_free@@Base+0x2688>
   19100:	b	1946c <triple_free@@Base+0x2688>
   19104:	b	19464 <triple_free@@Base+0x2680>
   19108:	b	1946c <triple_free@@Base+0x2688>
   1910c:	b	19340 <triple_free@@Base+0x255c>
   19110:	b	1946c <triple_free@@Base+0x2688>
   19114:	b	195e0 <triple_free@@Base+0x27fc>
   19118:	b	1946c <triple_free@@Base+0x2688>
   1911c:	b	1946c <triple_free@@Base+0x2688>
   19120:	b	1946c <triple_free@@Base+0x2688>
   19124:	b	19340 <triple_free@@Base+0x255c>
   19128:	b	19340 <triple_free@@Base+0x255c>
   1912c:	b	19340 <triple_free@@Base+0x255c>
   19130:	b	19340 <triple_free@@Base+0x255c>
   19134:	b	19340 <triple_free@@Base+0x255c>
   19138:	b	19340 <triple_free@@Base+0x255c>
   1913c:	b	19340 <triple_free@@Base+0x255c>
   19140:	b	19340 <triple_free@@Base+0x255c>
   19144:	b	19340 <triple_free@@Base+0x255c>
   19148:	b	19340 <triple_free@@Base+0x255c>
   1914c:	b	19340 <triple_free@@Base+0x255c>
   19150:	b	19340 <triple_free@@Base+0x255c>
   19154:	b	19340 <triple_free@@Base+0x255c>
   19158:	b	19340 <triple_free@@Base+0x255c>
   1915c:	b	19340 <triple_free@@Base+0x255c>
   19160:	b	19340 <triple_free@@Base+0x255c>
   19164:	b	1946c <triple_free@@Base+0x2688>
   19168:	b	1946c <triple_free@@Base+0x2688>
   1916c:	b	1946c <triple_free@@Base+0x2688>
   19170:	b	1946c <triple_free@@Base+0x2688>
   19174:	b	19274 <triple_free@@Base+0x2490>
   19178:	b	19638 <triple_free@@Base+0x2854>
   1917c:	b	19340 <triple_free@@Base+0x255c>
   19180:	b	19340 <triple_free@@Base+0x255c>
   19184:	b	19340 <triple_free@@Base+0x255c>
   19188:	b	19340 <triple_free@@Base+0x255c>
   1918c:	b	19340 <triple_free@@Base+0x255c>
   19190:	b	19340 <triple_free@@Base+0x255c>
   19194:	b	19340 <triple_free@@Base+0x255c>
   19198:	b	19340 <triple_free@@Base+0x255c>
   1919c:	b	19340 <triple_free@@Base+0x255c>
   191a0:	b	19340 <triple_free@@Base+0x255c>
   191a4:	b	19340 <triple_free@@Base+0x255c>
   191a8:	b	19340 <triple_free@@Base+0x255c>
   191ac:	b	19340 <triple_free@@Base+0x255c>
   191b0:	b	19340 <triple_free@@Base+0x255c>
   191b4:	b	19340 <triple_free@@Base+0x255c>
   191b8:	b	19340 <triple_free@@Base+0x255c>
   191bc:	b	19340 <triple_free@@Base+0x255c>
   191c0:	b	19340 <triple_free@@Base+0x255c>
   191c4:	b	19340 <triple_free@@Base+0x255c>
   191c8:	b	19340 <triple_free@@Base+0x255c>
   191cc:	b	19340 <triple_free@@Base+0x255c>
   191d0:	b	19340 <triple_free@@Base+0x255c>
   191d4:	b	19340 <triple_free@@Base+0x255c>
   191d8:	b	19340 <triple_free@@Base+0x255c>
   191dc:	b	19340 <triple_free@@Base+0x255c>
   191e0:	b	19340 <triple_free@@Base+0x255c>
   191e4:	b	1946c <triple_free@@Base+0x2688>
   191e8:	b	195c4 <triple_free@@Base+0x27e0>
   191ec:	b	19340 <triple_free@@Base+0x255c>
   191f0:	b	1946c <triple_free@@Base+0x2688>
   191f4:	b	19340 <triple_free@@Base+0x255c>
   191f8:	b	1946c <triple_free@@Base+0x2688>
   191fc:	b	19340 <triple_free@@Base+0x255c>
   19200:	b	19340 <triple_free@@Base+0x255c>
   19204:	b	19340 <triple_free@@Base+0x255c>
   19208:	b	19340 <triple_free@@Base+0x255c>
   1920c:	b	19340 <triple_free@@Base+0x255c>
   19210:	b	19340 <triple_free@@Base+0x255c>
   19214:	b	19340 <triple_free@@Base+0x255c>
   19218:	b	19340 <triple_free@@Base+0x255c>
   1921c:	b	19340 <triple_free@@Base+0x255c>
   19220:	b	19340 <triple_free@@Base+0x255c>
   19224:	b	19340 <triple_free@@Base+0x255c>
   19228:	b	19340 <triple_free@@Base+0x255c>
   1922c:	b	19340 <triple_free@@Base+0x255c>
   19230:	b	19340 <triple_free@@Base+0x255c>
   19234:	b	19340 <triple_free@@Base+0x255c>
   19238:	b	19340 <triple_free@@Base+0x255c>
   1923c:	b	19340 <triple_free@@Base+0x255c>
   19240:	b	19340 <triple_free@@Base+0x255c>
   19244:	b	19340 <triple_free@@Base+0x255c>
   19248:	b	19340 <triple_free@@Base+0x255c>
   1924c:	b	19340 <triple_free@@Base+0x255c>
   19250:	b	19340 <triple_free@@Base+0x255c>
   19254:	b	19340 <triple_free@@Base+0x255c>
   19258:	b	19340 <triple_free@@Base+0x255c>
   1925c:	b	19340 <triple_free@@Base+0x255c>
   19260:	b	19340 <triple_free@@Base+0x255c>
   19264:	b	1944c <triple_free@@Base+0x2668>
   19268:	b	1946c <triple_free@@Base+0x2688>
   1926c:	b	1944c <triple_free@@Base+0x2668>
   19270:	b	19464 <triple_free@@Base+0x2680>
   19274:	ldr	r3, [sp, #160]	; 0xa0
   19278:	cmp	r3, #2
   1927c:	beq	19b08 <triple_free@@Base+0x2d24>
   19280:	cmp	r3, #3
   19284:	bne	19340 <triple_free@@Base+0x255c>
   19288:	ldr	r1, [sp, #164]	; 0xa4
   1928c:	tst	r1, #4
   19290:	beq	19340 <triple_free@@Base+0x255c>
   19294:	add	r3, fp, #2
   19298:	cmp	r8, r3
   1929c:	bls	19340 <triple_free@@Base+0x255c>
   192a0:	ldrb	r2, [r5, #1]
   192a4:	mov	r1, #1
   192a8:	cmp	r2, #63	; 0x3f
   192ac:	bne	19340 <triple_free@@Base+0x255c>
   192b0:	ldr	r0, [sp, #32]
   192b4:	ldrb	ip, [r0, r3]
   192b8:	sub	r0, ip, #33	; 0x21
   192bc:	uxtb	r0, r0
   192c0:	cmp	r0, #29
   192c4:	bhi	19340 <triple_free@@Base+0x255c>
   192c8:	lsl	r1, r1, r0
   192cc:	movw	r0, #20929	; 0x51c1
   192d0:	movt	r0, #14336	; 0x3800
   192d4:	and	r0, r1, r0
   192d8:	cmp	r0, #0
   192dc:	beq	19340 <triple_free@@Base+0x255c>
   192e0:	ldr	r1, [sp, #36]	; 0x24
   192e4:	cmp	r1, #0
   192e8:	bne	19488 <triple_free@@Base+0x26a4>
   192ec:	cmp	r9, sl
   192f0:	mov	r4, ip
   192f4:	mov	fp, r3
   192f8:	ldrcc	r0, [sp, #40]	; 0x28
   192fc:	strbcc	r2, [r0, r9]
   19300:	add	r2, r9, #1
   19304:	cmp	sl, r2
   19308:	ldrhi	r0, [sp, #40]	; 0x28
   1930c:	movhi	r1, #34	; 0x22
   19310:	strbhi	r1, [r0, r2]
   19314:	add	r2, r9, #2
   19318:	cmp	sl, r2
   1931c:	ldrhi	r0, [sp, #40]	; 0x28
   19320:	movhi	r1, #34	; 0x22
   19324:	strbhi	r1, [r0, r2]
   19328:	add	r2, r9, #3
   1932c:	cmp	sl, r2
   19330:	add	r9, r9, #4
   19334:	ldrhi	r0, [sp, #40]	; 0x28
   19338:	movhi	r1, #63	; 0x3f
   1933c:	strbhi	r1, [r0, r2]
   19340:	ldr	r0, [sp, #44]	; 0x2c
   19344:	cmp	r0, #0
   19348:	bne	19370 <triple_free@@Base+0x258c>
   1934c:	ldr	r1, [sp, #48]	; 0x30
   19350:	cmp	r1, #0
   19354:	beq	19370 <triple_free@@Base+0x258c>
   19358:	ubfx	r2, r4, #5, #8
   1935c:	and	r3, r4, #31
   19360:	ldr	r2, [r1, r2, lsl #2]
   19364:	lsr	r3, r2, r3
   19368:	tst	r3, #1
   1936c:	bne	19378 <triple_free@@Base+0x2594>
   19370:	cmp	r6, #0
   19374:	beq	19398 <triple_free@@Base+0x25b4>
   19378:	ldr	r2, [sp, #36]	; 0x24
   1937c:	cmp	r2, #0
   19380:	bne	19488 <triple_free@@Base+0x26a4>
   19384:	cmp	r9, sl
   19388:	ldrcc	r0, [sp, #40]	; 0x28
   1938c:	movcc	r3, #92	; 0x5c
   19390:	strbcc	r3, [r0, r9]
   19394:	add	r9, r9, #1
   19398:	add	fp, fp, #1
   1939c:	cmp	r9, sl
   193a0:	ldrcc	r1, [sp, #40]	; 0x28
   193a4:	strbcc	r4, [r1, r9]
   193a8:	cmn	r8, #1
   193ac:	add	r9, r9, #1
   193b0:	bne	19038 <triple_free@@Base+0x2254>
   193b4:	ldr	r2, [sp, #32]
   193b8:	ldrb	r3, [r2, fp]
   193bc:	adds	r3, r3, #0
   193c0:	movne	r3, #1
   193c4:	cmp	r3, #0
   193c8:	bne	19048 <triple_free@@Base+0x2264>
   193cc:	ldr	r3, [sp, #160]	; 0xa0
   193d0:	cmp	r9, #0
   193d4:	cmpeq	r3, #2
   193d8:	bne	193e8 <triple_free@@Base+0x2604>
   193dc:	ldr	r0, [sp, #36]	; 0x24
   193e0:	cmp	r0, #0
   193e4:	bne	19488 <triple_free@@Base+0x26a4>
   193e8:	ldr	r1, [sp, #36]	; 0x24
   193ec:	ldr	r2, [sp, #52]	; 0x34
   193f0:	eor	r3, r1, #1
   193f4:	cmp	r2, #0
   193f8:	moveq	r3, #0
   193fc:	andne	r3, r3, #1
   19400:	cmp	r3, #0
   19404:	beq	19430 <triple_free@@Base+0x264c>
   19408:	ldrb	r3, [r2]
   1940c:	cmp	r3, #0
   19410:	beq	19430 <triple_free@@Base+0x264c>
   19414:	ldr	r1, [sp, #40]	; 0x28
   19418:	cmp	sl, r9
   1941c:	strbhi	r3, [r1, r9]
   19420:	ldrb	r3, [r2, #1]!
   19424:	add	r9, r9, #1
   19428:	cmp	r3, #0
   1942c:	bne	19418 <triple_free@@Base+0x2634>
   19430:	cmp	r9, sl
   19434:	movcs	r0, r9
   19438:	ldrcc	r1, [sp, #40]	; 0x28
   1943c:	movcc	r3, #0
   19440:	movcc	r0, r9
   19444:	strbcc	r3, [r1, r9]
   19448:	b	194c4 <triple_free@@Base+0x26e0>
   1944c:	cmn	r8, #1
   19450:	beq	19b18 <triple_free@@Base+0x2d34>
   19454:	subs	r3, r8, #1
   19458:	movne	r3, #1
   1945c:	cmp	r3, #0
   19460:	bne	19340 <triple_free@@Base+0x255c>
   19464:	cmp	fp, #0
   19468:	bne	19340 <triple_free@@Base+0x255c>
   1946c:	ldr	r3, [sp, #36]	; 0x24
   19470:	ldr	r0, [sp, #160]	; 0xa0
   19474:	cmp	r0, #2
   19478:	movne	r3, #0
   1947c:	andeq	r3, r3, #1
   19480:	cmp	r3, #0
   19484:	beq	19340 <triple_free@@Base+0x255c>
   19488:	ldr	r2, [sp, #164]	; 0xa4
   1948c:	mov	ip, #0
   19490:	ldr	r0, [sp, #160]	; 0xa0
   19494:	bic	r3, r2, #2
   19498:	ldr	r1, [sp, #72]	; 0x48
   1949c:	ldr	r2, [sp, #68]	; 0x44
   194a0:	stm	sp, {r0, r3}
   194a4:	mov	r3, r8
   194a8:	str	r1, [sp, #12]
   194ac:	mov	r1, sl
   194b0:	str	r2, [sp, #16]
   194b4:	ldr	r0, [sp, #40]	; 0x28
   194b8:	ldr	r2, [sp, #32]
   194bc:	str	ip, [sp, #8]
   194c0:	bl	18f58 <triple_free@@Base+0x2174>
   194c4:	ldr	r1, [sp, #56]	; 0x38
   194c8:	ldr	r2, [sp, #116]	; 0x74
   194cc:	ldr	r3, [r1]
   194d0:	cmp	r2, r3
   194d4:	bne	19c08 <triple_free@@Base+0x2e24>
   194d8:	add	sp, sp, #124	; 0x7c
   194dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   194e0:	mov	r3, #114	; 0x72
   194e4:	ldr	r2, [sp, #36]	; 0x24
   194e8:	ldr	r0, [sp, #160]	; 0xa0
   194ec:	cmp	r0, #2
   194f0:	movne	r2, #0
   194f4:	andeq	r2, r2, #1
   194f8:	cmp	r2, #0
   194fc:	bne	19488 <triple_free@@Base+0x26a4>
   19500:	ldr	r1, [sp, #24]
   19504:	cmp	r1, #0
   19508:	beq	19340 <triple_free@@Base+0x255c>
   1950c:	mov	r4, r3
   19510:	b	19378 <triple_free@@Base+0x2594>
   19514:	mov	r3, #98	; 0x62
   19518:	b	19500 <triple_free@@Base+0x271c>
   1951c:	mov	r3, #102	; 0x66
   19520:	b	19500 <triple_free@@Base+0x271c>
   19524:	mov	r3, #118	; 0x76
   19528:	b	19500 <triple_free@@Base+0x271c>
   1952c:	mov	r3, #97	; 0x61
   19530:	b	19500 <triple_free@@Base+0x271c>
   19534:	mov	r3, #110	; 0x6e
   19538:	b	194e4 <triple_free@@Base+0x2700>
   1953c:	mov	r3, #116	; 0x74
   19540:	b	194e4 <triple_free@@Base+0x2700>
   19544:	ldr	r2, [sp, #24]
   19548:	cmp	r2, #0
   1954c:	beq	19af4 <triple_free@@Base+0x2d10>
   19550:	ldr	r3, [sp, #36]	; 0x24
   19554:	cmp	r3, #0
   19558:	bne	19488 <triple_free@@Base+0x26a4>
   1955c:	cmp	r9, sl
   19560:	add	r2, r9, #1
   19564:	ldrcc	r0, [sp, #40]	; 0x28
   19568:	movcc	r3, #92	; 0x5c
   1956c:	strbcc	r3, [r0, r9]
   19570:	add	r3, fp, #1
   19574:	cmp	r8, r3
   19578:	bls	195b8 <triple_free@@Base+0x27d4>
   1957c:	ldr	r1, [sp, #32]
   19580:	ldrb	r3, [r1, r3]
   19584:	sub	r3, r3, #48	; 0x30
   19588:	cmp	r3, #9
   1958c:	bhi	195b8 <triple_free@@Base+0x27d4>
   19590:	cmp	sl, r2
   19594:	ldrhi	r0, [sp, #40]	; 0x28
   19598:	movhi	r3, #48	; 0x30
   1959c:	strbhi	r3, [r0, r2]
   195a0:	add	r3, r9, #2
   195a4:	cmp	sl, r3
   195a8:	ldrhi	r1, [sp, #40]	; 0x28
   195ac:	movhi	r2, #48	; 0x30
   195b0:	strbhi	r2, [r1, r3]
   195b4:	add	r2, r9, #3
   195b8:	mov	r9, r2
   195bc:	mov	r4, #48	; 0x30
   195c0:	b	1934c <triple_free@@Base+0x2568>
   195c4:	ldr	r1, [sp, #76]	; 0x4c
   195c8:	cmp	r1, #0
   195cc:	beq	195d8 <triple_free@@Base+0x27f4>
   195d0:	cmp	r7, #0
   195d4:	bne	19398 <triple_free@@Base+0x25b4>
   195d8:	mov	r3, r4
   195dc:	b	194e4 <triple_free@@Base+0x2700>
   195e0:	ldr	r1, [sp, #160]	; 0xa0
   195e4:	cmp	r1, #2
   195e8:	bne	19340 <triple_free@@Base+0x255c>
   195ec:	ldr	r2, [sp, #36]	; 0x24
   195f0:	cmp	r2, #0
   195f4:	bne	19488 <triple_free@@Base+0x26a4>
   195f8:	cmp	r9, sl
   195fc:	ldrcc	r0, [sp, #40]	; 0x28
   19600:	movcc	r3, #39	; 0x27
   19604:	strbcc	r3, [r0, r9]
   19608:	add	r3, r9, #1
   1960c:	cmp	sl, r3
   19610:	ldrhi	r1, [sp, #40]	; 0x28
   19614:	movhi	r2, #92	; 0x5c
   19618:	strbhi	r2, [r1, r3]
   1961c:	add	r3, r9, #2
   19620:	cmp	sl, r3
   19624:	add	r9, r9, #3
   19628:	ldrhi	r0, [sp, #40]	; 0x28
   1962c:	movhi	r2, #39	; 0x27
   19630:	strbhi	r2, [r0, r3]
   19634:	b	19340 <triple_free@@Base+0x255c>
   19638:	ldr	r1, [sp, #64]	; 0x40
   1963c:	cmp	r1, #1
   19640:	bne	19938 <triple_free@@Base+0x2b54>
   19644:	bl	119a4 <__ctype_b_loc@plt>
   19648:	ldr	r2, [sp, #64]	; 0x40
   1964c:	sxth	r3, r4
   19650:	str	r2, [sp, #60]	; 0x3c
   19654:	lsl	r3, r3, #1
   19658:	ldr	r2, [r0]
   1965c:	ldrh	r2, [r2, r3]
   19660:	eor	r2, r2, #16384	; 0x4000
   19664:	ubfx	r2, r2, #14, #1
   19668:	ldr	r1, [sp, #24]
   1966c:	ands	r2, r2, r1
   19670:	beq	19340 <triple_free@@Base+0x255c>
   19674:	ldr	r3, [sp, #60]	; 0x3c
   19678:	mov	r0, #92	; 0x5c
   1967c:	ldr	r7, [sp, #36]	; 0x24
   19680:	add	r1, r3, fp
   19684:	str	r8, [sp, #60]	; 0x3c
   19688:	ldr	r3, [sp, #40]	; 0x28
   1968c:	b	196f0 <triple_free@@Base+0x290c>
   19690:	cmp	r7, #0
   19694:	bne	19b30 <triple_free@@Base+0x2d4c>
   19698:	add	ip, r9, #1
   1969c:	cmp	r9, sl
   196a0:	strbcc	r0, [r3, r9]
   196a4:	cmp	sl, ip
   196a8:	lsrhi	r8, r4, #6
   196ac:	addhi	r8, r8, #48	; 0x30
   196b0:	strbhi	r8, [r3, ip]
   196b4:	add	ip, r9, #2
   196b8:	add	r9, r9, #3
   196bc:	cmp	sl, ip
   196c0:	ubfxhi	r8, r4, #3, #3
   196c4:	and	r4, r4, #7
   196c8:	add	r4, r4, #48	; 0x30
   196cc:	addhi	r8, r8, #48	; 0x30
   196d0:	strbhi	r8, [r3, ip]
   196d4:	add	fp, fp, #1
   196d8:	cmp	r1, fp
   196dc:	bls	1971c <triple_free@@Base+0x2938>
   196e0:	cmp	r9, sl
   196e4:	strbcc	r4, [r3, r9]
   196e8:	ldrb	r4, [r5, #1]!
   196ec:	add	r9, r9, #1
   196f0:	cmp	r2, #0
   196f4:	bne	19690 <triple_free@@Base+0x28ac>
   196f8:	cmp	r6, #0
   196fc:	beq	196d4 <triple_free@@Base+0x28f0>
   19700:	add	fp, fp, #1
   19704:	cmp	r9, sl
   19708:	strbcc	r0, [r3, r9]
   1970c:	cmp	r1, fp
   19710:	add	r9, r9, #1
   19714:	mov	r6, #0
   19718:	bhi	196e0 <triple_free@@Base+0x28fc>
   1971c:	ldr	r8, [sp, #60]	; 0x3c
   19720:	b	1939c <triple_free@@Base+0x25b8>
   19724:	ldr	r3, [sp, #36]	; 0x24
   19728:	cmp	r3, #0
   1972c:	bne	19c30 <triple_free@@Base+0x2e4c>
   19730:	cmp	sl, #0
   19734:	beq	19b48 <triple_free@@Base+0x2d64>
   19738:	ldr	r1, [sp, #40]	; 0x28
   1973c:	mov	r0, #1
   19740:	ldr	r2, [pc, #1296]	; 19c58 <triple_free@@Base+0x2e74>
   19744:	mov	r3, #34	; 0x22
   19748:	str	r0, [sp, #24]
   1974c:	mov	r9, r0
   19750:	add	r2, pc, r2
   19754:	str	r0, [sp, #28]
   19758:	strb	r3, [r1]
   1975c:	str	r2, [sp, #52]	; 0x34
   19760:	b	1900c <triple_free@@Base+0x2228>
   19764:	ldr	r3, [pc, #1264]	; 19c5c <triple_free@@Base+0x2e78>
   19768:	mov	r2, #1
   1976c:	mov	r0, #3
   19770:	str	r2, [sp, #36]	; 0x24
   19774:	add	r3, pc, r3
   19778:	str	r2, [sp, #24]
   1977c:	str	r3, [sp, #52]	; 0x34
   19780:	mov	r9, #0
   19784:	str	r2, [sp, #28]
   19788:	str	r0, [sp, #160]	; 0xa0
   1978c:	b	1900c <triple_free@@Base+0x2228>
   19790:	mov	r0, #0
   19794:	mov	r1, #1
   19798:	str	r0, [sp, #36]	; 0x24
   1979c:	mov	r9, r0
   197a0:	str	r1, [sp, #24]
   197a4:	str	r0, [sp, #28]
   197a8:	str	r0, [sp, #52]	; 0x34
   197ac:	b	1900c <triple_free@@Base+0x2228>
   197b0:	ldr	r3, [sp, #160]	; 0xa0
   197b4:	cmp	r3, #8
   197b8:	beq	197e4 <triple_free@@Base+0x2a00>
   197bc:	ldr	r0, [pc, #1180]	; 19c60 <triple_free@@Base+0x2e7c>
   197c0:	mov	r1, r3
   197c4:	add	r0, pc, r0
   197c8:	bl	18df4 <triple_free@@Base+0x2010>
   197cc:	ldr	r1, [sp, #160]	; 0xa0
   197d0:	str	r0, [sp, #72]	; 0x48
   197d4:	ldr	r0, [pc, #1160]	; 19c64 <triple_free@@Base+0x2e80>
   197d8:	add	r0, pc, r0
   197dc:	bl	18df4 <triple_free@@Base+0x2010>
   197e0:	str	r0, [sp, #68]	; 0x44
   197e4:	ldr	r0, [sp, #36]	; 0x24
   197e8:	cmp	r0, #0
   197ec:	movne	r9, #0
   197f0:	bne	19828 <triple_free@@Base+0x2a44>
   197f4:	ldr	r1, [sp, #72]	; 0x48
   197f8:	ldrb	r3, [r1]
   197fc:	cmp	r3, #0
   19800:	beq	19c00 <triple_free@@Base+0x2e1c>
   19804:	mov	r2, r1
   19808:	ldr	r1, [sp, #40]	; 0x28
   1980c:	mov	r9, r0
   19810:	cmp	r9, sl
   19814:	strbcc	r3, [r1, r9]
   19818:	ldrb	r3, [r2, #1]!
   1981c:	add	r9, r9, #1
   19820:	cmp	r3, #0
   19824:	bne	19810 <triple_free@@Base+0x2a2c>
   19828:	ldr	r0, [sp, #68]	; 0x44
   1982c:	str	r0, [sp, #52]	; 0x34
   19830:	bl	119d4 <strlen@plt>
   19834:	mov	r2, #1
   19838:	str	r2, [sp, #24]
   1983c:	str	r0, [sp, #28]
   19840:	b	1900c <triple_free@@Base+0x2228>
   19844:	ldr	r3, [pc, #1052]	; 19c68 <triple_free@@Base+0x2e84>
   19848:	mov	r2, #0
   1984c:	mov	r1, #1
   19850:	mov	r0, #2
   19854:	add	r3, pc, r3
   19858:	str	r1, [sp, #36]	; 0x24
   1985c:	str	r2, [sp, #24]
   19860:	mov	r9, r2
   19864:	str	r1, [sp, #28]
   19868:	str	r3, [sp, #52]	; 0x34
   1986c:	str	r0, [sp, #160]	; 0xa0
   19870:	b	1900c <triple_free@@Base+0x2228>
   19874:	ldr	r3, [sp, #36]	; 0x24
   19878:	cmp	r3, #0
   1987c:	bne	19c0c <triple_free@@Base+0x2e28>
   19880:	cmp	sl, #0
   19884:	beq	19b68 <triple_free@@Base+0x2d84>
   19888:	ldr	r1, [sp, #40]	; 0x28
   1988c:	mov	r3, #39	; 0x27
   19890:	ldr	r2, [sp, #36]	; 0x24
   19894:	mov	r0, #1
   19898:	mov	r9, r0
   1989c:	str	r0, [sp, #28]
   198a0:	strb	r3, [r1]
   198a4:	ldr	r3, [pc, #960]	; 19c6c <triple_free@@Base+0x2e88>
   198a8:	str	r2, [sp, #24]
   198ac:	add	r3, pc, r3
   198b0:	str	r3, [sp, #52]	; 0x34
   198b4:	b	1900c <triple_free@@Base+0x2228>
   198b8:	ldr	r2, [sp, #28]
   198bc:	cmp	r2, #1
   198c0:	add	r4, fp, r2
   198c4:	movls	r3, #0
   198c8:	movhi	r3, #1
   198cc:	cmn	r8, #1
   198d0:	movne	r3, #0
   198d4:	cmp	r3, #0
   198d8:	beq	198e8 <triple_free@@Base+0x2b04>
   198dc:	ldr	r0, [sp, #32]
   198e0:	bl	119d4 <strlen@plt>
   198e4:	mov	r8, r0
   198e8:	cmp	r8, r4
   198ec:	ldrcc	r3, [sp, #32]
   198f0:	movcc	r6, #0
   198f4:	addcc	r5, r3, fp
   198f8:	bcc	19068 <triple_free@@Base+0x2284>
   198fc:	ldr	r0, [sp, #32]
   19900:	ldr	r1, [sp, #52]	; 0x34
   19904:	add	r5, r0, fp
   19908:	ldr	r2, [sp, #28]
   1990c:	mov	r0, r5
   19910:	bl	11830 <memcmp@plt>
   19914:	cmp	r0, #0
   19918:	bne	19930 <triple_free@@Base+0x2b4c>
   1991c:	ldr	r1, [sp, #36]	; 0x24
   19920:	cmp	r1, #0
   19924:	bne	19488 <triple_free@@Base+0x26a4>
   19928:	mov	r6, #1
   1992c:	b	19068 <triple_free@@Base+0x2284>
   19930:	mov	r6, #0
   19934:	b	19068 <triple_free@@Base+0x2284>
   19938:	add	r7, sp, #108	; 0x6c
   1993c:	cmn	r8, #1
   19940:	mov	r3, #0
   19944:	str	r3, [sp, #108]	; 0x6c
   19948:	str	r3, [r7, #4]
   1994c:	beq	19b38 <triple_free@@Base+0x2d54>
   19950:	mov	r1, #0
   19954:	ldr	r0, [sp, #32]
   19958:	mov	ip, #1
   1995c:	str	r9, [sp, #88]	; 0x58
   19960:	str	r6, [sp, #96]	; 0x60
   19964:	mov	r9, r1
   19968:	str	r5, [sp, #100]	; 0x64
   1996c:	mov	r6, ip
   19970:	mov	r5, r7
   19974:	add	r3, sp, #104	; 0x68
   19978:	sub	r0, r0, #1
   1997c:	str	r3, [sp, #80]	; 0x50
   19980:	str	r0, [sp, #84]	; 0x54
   19984:	str	r1, [sp, #60]	; 0x3c
   19988:	str	r4, [sp, #92]	; 0x5c
   1998c:	ldr	r2, [sp, #32]
   19990:	add	r7, r9, fp
   19994:	add	r0, sp, #104	; 0x68
   19998:	mov	r3, r5
   1999c:	add	r4, r2, r7
   199a0:	rsb	r2, r7, r8
   199a4:	mov	r1, r4
   199a8:	bl	11908 <mbrtowc@plt>
   199ac:	subs	r2, r0, #0
   199b0:	beq	19abc <triple_free@@Base+0x2cd8>
   199b4:	cmn	r2, #1
   199b8:	beq	19be4 <triple_free@@Base+0x2e00>
   199bc:	cmn	r2, #2
   199c0:	beq	19b88 <triple_free@@Base+0x2da4>
   199c4:	ldr	r3, [sp, #36]	; 0x24
   199c8:	ldr	r0, [sp, #160]	; 0xa0
   199cc:	cmp	r0, #2
   199d0:	movne	r3, #0
   199d4:	andeq	r3, r3, #1
   199d8:	cmp	r3, #0
   199dc:	beq	19a98 <triple_free@@Base+0x2cb4>
   199e0:	cmp	r2, #1
   199e4:	beq	19a98 <triple_free@@Base+0x2cb4>
   199e8:	ldr	r1, [sp, #84]	; 0x54
   199ec:	add	r3, r1, r2
   199f0:	add	r7, r3, r7
   199f4:	ldrb	r3, [r4, #1]!
   199f8:	sub	r3, r3, #91	; 0x5b
   199fc:	cmp	r3, #33	; 0x21
   19a00:	addls	pc, pc, r3, lsl #2
   19a04:	b	19a90 <triple_free@@Base+0x2cac>
   19a08:	b	19488 <triple_free@@Base+0x26a4>
   19a0c:	b	19488 <triple_free@@Base+0x26a4>
   19a10:	b	19a90 <triple_free@@Base+0x2cac>
   19a14:	b	19488 <triple_free@@Base+0x26a4>
   19a18:	b	19a90 <triple_free@@Base+0x2cac>
   19a1c:	b	19488 <triple_free@@Base+0x26a4>
   19a20:	b	19a90 <triple_free@@Base+0x2cac>
   19a24:	b	19a90 <triple_free@@Base+0x2cac>
   19a28:	b	19a90 <triple_free@@Base+0x2cac>
   19a2c:	b	19a90 <triple_free@@Base+0x2cac>
   19a30:	b	19a90 <triple_free@@Base+0x2cac>
   19a34:	b	19a90 <triple_free@@Base+0x2cac>
   19a38:	b	19a90 <triple_free@@Base+0x2cac>
   19a3c:	b	19a90 <triple_free@@Base+0x2cac>
   19a40:	b	19a90 <triple_free@@Base+0x2cac>
   19a44:	b	19a90 <triple_free@@Base+0x2cac>
   19a48:	b	19a90 <triple_free@@Base+0x2cac>
   19a4c:	b	19a90 <triple_free@@Base+0x2cac>
   19a50:	b	19a90 <triple_free@@Base+0x2cac>
   19a54:	b	19a90 <triple_free@@Base+0x2cac>
   19a58:	b	19a90 <triple_free@@Base+0x2cac>
   19a5c:	b	19a90 <triple_free@@Base+0x2cac>
   19a60:	b	19a90 <triple_free@@Base+0x2cac>
   19a64:	b	19a90 <triple_free@@Base+0x2cac>
   19a68:	b	19a90 <triple_free@@Base+0x2cac>
   19a6c:	b	19a90 <triple_free@@Base+0x2cac>
   19a70:	b	19a90 <triple_free@@Base+0x2cac>
   19a74:	b	19a90 <triple_free@@Base+0x2cac>
   19a78:	b	19a90 <triple_free@@Base+0x2cac>
   19a7c:	b	19a90 <triple_free@@Base+0x2cac>
   19a80:	b	19a90 <triple_free@@Base+0x2cac>
   19a84:	b	19a90 <triple_free@@Base+0x2cac>
   19a88:	b	19a90 <triple_free@@Base+0x2cac>
   19a8c:	b	19488 <triple_free@@Base+0x26a4>
   19a90:	cmp	r4, r7
   19a94:	bne	199f4 <triple_free@@Base+0x2c10>
   19a98:	ldr	r0, [sp, #104]	; 0x68
   19a9c:	add	r9, r9, r2
   19aa0:	bl	1189c <iswprint@plt>
   19aa4:	cmp	r0, #0
   19aa8:	mov	r0, r5
   19aac:	moveq	r6, #0
   19ab0:	bl	11824 <mbsinit@plt>
   19ab4:	cmp	r0, #0
   19ab8:	beq	1998c <triple_free@@Base+0x2ba8>
   19abc:	mov	ip, r6
   19ac0:	eor	r2, ip, #1
   19ac4:	str	r9, [sp, #60]	; 0x3c
   19ac8:	ldr	r4, [sp, #92]	; 0x5c
   19acc:	uxtb	r2, r2
   19ad0:	ldr	r9, [sp, #88]	; 0x58
   19ad4:	ldr	r6, [sp, #96]	; 0x60
   19ad8:	ldr	r5, [sp, #100]	; 0x64
   19adc:	ldr	r3, [sp, #60]	; 0x3c
   19ae0:	cmp	r3, #1
   19ae4:	bls	19668 <triple_free@@Base+0x2884>
   19ae8:	ldr	r0, [sp, #24]
   19aec:	and	r2, r2, r0
   19af0:	b	19674 <triple_free@@Base+0x2890>
   19af4:	ldr	r2, [sp, #164]	; 0xa4
   19af8:	tst	r2, #1
   19afc:	addne	fp, fp, #1
   19b00:	bne	19030 <triple_free@@Base+0x224c>
   19b04:	b	19340 <triple_free@@Base+0x255c>
   19b08:	ldr	r0, [sp, #36]	; 0x24
   19b0c:	cmp	r0, #0
   19b10:	beq	19340 <triple_free@@Base+0x255c>
   19b14:	b	19488 <triple_free@@Base+0x26a4>
   19b18:	ldr	r2, [sp, #32]
   19b1c:	ldrb	r3, [r2, #1]
   19b20:	adds	r3, r3, #0
   19b24:	movne	r3, #1
   19b28:	b	1945c <triple_free@@Base+0x2678>
   19b2c:	bl	11bb4 <abort@plt>
   19b30:	ldr	r8, [sp, #60]	; 0x3c
   19b34:	b	19488 <triple_free@@Base+0x26a4>
   19b38:	ldr	r0, [sp, #32]
   19b3c:	bl	119d4 <strlen@plt>
   19b40:	mov	r8, r0
   19b44:	b	19950 <triple_free@@Base+0x2b6c>
   19b48:	ldr	r2, [pc, #288]	; 19c70 <triple_free@@Base+0x2e8c>
   19b4c:	mov	r1, #1
   19b50:	mov	r9, r1
   19b54:	str	r1, [sp, #24]
   19b58:	add	r2, pc, r2
   19b5c:	str	r1, [sp, #28]
   19b60:	str	r2, [sp, #52]	; 0x34
   19b64:	b	1900c <triple_free@@Base+0x2228>
   19b68:	ldr	r2, [pc, #260]	; 19c74 <triple_free@@Base+0x2e90>
   19b6c:	mov	r3, #1
   19b70:	mov	r9, r3
   19b74:	str	r3, [sp, #28]
   19b78:	add	r2, pc, r2
   19b7c:	str	sl, [sp, #24]
   19b80:	str	r2, [sp, #52]	; 0x34
   19b84:	b	1900c <triple_free@@Base+0x2228>
   19b88:	cmp	r8, r7
   19b8c:	str	r9, [sp, #60]	; 0x3c
   19b90:	mov	ip, r4
   19b94:	ldr	r6, [sp, #96]	; 0x60
   19b98:	ldr	r9, [sp, #88]	; 0x58
   19b9c:	ldr	r4, [sp, #92]	; 0x5c
   19ba0:	ldr	r5, [sp, #100]	; 0x64
   19ba4:	bls	19bdc <triple_free@@Base+0x2df8>
   19ba8:	ldrb	r3, [ip]
   19bac:	cmp	r3, #0
   19bb0:	beq	19bdc <triple_free@@Base+0x2df8>
   19bb4:	ldr	r3, [sp, #60]	; 0x3c
   19bb8:	b	19bc8 <triple_free@@Base+0x2de4>
   19bbc:	ldrb	r2, [r5, r3]
   19bc0:	cmp	r2, #0
   19bc4:	beq	19bd8 <triple_free@@Base+0x2df4>
   19bc8:	add	r3, r3, #1
   19bcc:	add	r2, fp, r3
   19bd0:	cmp	r8, r2
   19bd4:	bhi	19bbc <triple_free@@Base+0x2dd8>
   19bd8:	str	r3, [sp, #60]	; 0x3c
   19bdc:	mov	r2, #1
   19be0:	b	19adc <triple_free@@Base+0x2cf8>
   19be4:	str	r9, [sp, #60]	; 0x3c
   19be8:	mov	r2, #1
   19bec:	ldr	r4, [sp, #92]	; 0x5c
   19bf0:	ldr	r6, [sp, #96]	; 0x60
   19bf4:	ldr	r9, [sp, #88]	; 0x58
   19bf8:	ldr	r5, [sp, #100]	; 0x64
   19bfc:	b	19adc <triple_free@@Base+0x2cf8>
   19c00:	ldr	r9, [sp, #36]	; 0x24
   19c04:	b	19828 <triple_free@@Base+0x2a44>
   19c08:	bl	11854 <__stack_chk_fail@plt>
   19c0c:	ldr	r1, [pc, #100]	; 19c78 <triple_free@@Base+0x2e94>
   19c10:	mov	r3, #0
   19c14:	mov	r0, #1
   19c18:	str	r3, [sp, #24]
   19c1c:	add	r1, pc, r1
   19c20:	str	r0, [sp, #28]
   19c24:	mov	r9, r3
   19c28:	str	r1, [sp, #52]	; 0x34
   19c2c:	b	1900c <triple_free@@Base+0x2228>
   19c30:	ldr	r0, [pc, #68]	; 19c7c <triple_free@@Base+0x2e98>
   19c34:	mov	r3, #1
   19c38:	mov	r9, #0
   19c3c:	str	r3, [sp, #24]
   19c40:	add	r0, pc, r0
   19c44:	str	r3, [sp, #28]
   19c48:	str	r0, [sp, #52]	; 0x34
   19c4c:	b	1900c <triple_free@@Base+0x2228>
   19c50:	andeq	ip, r1, r4, lsl #1
   19c54:	andeq	r0, r0, r0, lsr #3
   19c58:	andeq	r9, r0, r0, lsr #6
   19c5c:	strdeq	r9, [r0], -ip
   19c60:	andeq	sl, r0, r0, ror #6
   19c64:	andeq	sl, r0, r0, asr #6
   19c68:	andeq	sl, r0, r4, asr #5
   19c6c:	andeq	sl, r0, ip, ror #4
   19c70:	andeq	r8, r0, r8, lsl pc
   19c74:	andeq	r9, r0, r0, lsr #31
   19c78:	strdeq	r9, [r0], -ip
   19c7c:	andeq	r8, r0, r0, lsr lr
   19c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c84:	sub	sp, sp, #44	; 0x2c
   19c88:	mov	r6, r0
   19c8c:	mov	r9, r1
   19c90:	mov	sl, r2
   19c94:	mov	r4, r3
   19c98:	bl	11a1c <__errno_location@plt>
   19c9c:	ldr	fp, [pc, #412]	; 19e40 <triple_free@@Base+0x305c>
   19ca0:	cmp	r6, #0
   19ca4:	add	fp, pc, fp
   19ca8:	ldr	r5, [fp]
   19cac:	ldr	r1, [r0]
   19cb0:	mov	r8, r0
   19cb4:	str	r1, [sp, #36]	; 0x24
   19cb8:	blt	19e38 <triple_free@@Base+0x3054>
   19cbc:	ldr	r3, [pc, #384]	; 19e44 <triple_free@@Base+0x3060>
   19cc0:	add	r3, pc, r3
   19cc4:	ldr	r3, [r3]
   19cc8:	cmp	r6, r3
   19ccc:	bcc	19d20 <triple_free@@Base+0x2f3c>
   19cd0:	add	r7, r6, #1
   19cd4:	cmn	r7, #-536870911	; 0xe0000001
   19cd8:	bhi	19e3c <triple_free@@Base+0x3058>
   19cdc:	add	r3, fp, #4
   19ce0:	cmp	r5, r3
   19ce4:	beq	19e10 <triple_free@@Base+0x302c>
   19ce8:	mov	r0, r5
   19cec:	lsl	r1, r7, #3
   19cf0:	bl	1b308 <triple_free@@Base+0x4524>
   19cf4:	mov	r5, r0
   19cf8:	str	r0, [fp]
   19cfc:	ldr	fp, [pc, #324]	; 19e48 <triple_free@@Base+0x3064>
   19d00:	mov	r1, #0
   19d04:	add	fp, pc, fp
   19d08:	ldr	r0, [fp]
   19d0c:	rsb	r2, r0, r7
   19d10:	add	r0, r5, r0, lsl #3
   19d14:	lsl	r2, r2, #3
   19d18:	bl	11a58 <memset@plt>
   19d1c:	str	r7, [fp]
   19d20:	add	r2, r4, #8
   19d24:	str	r2, [sp, #32]
   19d28:	ldr	r1, [r4]
   19d2c:	add	fp, r5, r6, lsl #3
   19d30:	ldr	lr, [sp, #32]
   19d34:	mov	r2, r9
   19d38:	ldr	r3, [r4, #4]
   19d3c:	ldr	ip, [r5, r6, lsl #3]
   19d40:	ldr	r7, [fp, #4]
   19d44:	orr	r3, r3, #1
   19d48:	str	r1, [sp]
   19d4c:	str	r3, [sp, #4]
   19d50:	mov	r1, ip
   19d54:	str	lr, [sp, #8]
   19d58:	mov	r0, r7
   19d5c:	ldr	lr, [r4, #40]	; 0x28
   19d60:	str	r3, [sp, #28]
   19d64:	mov	r3, sl
   19d68:	str	lr, [sp, #12]
   19d6c:	ldr	lr, [r4, #44]	; 0x2c
   19d70:	str	ip, [sp, #24]
   19d74:	str	lr, [sp, #16]
   19d78:	bl	18f58 <triple_free@@Base+0x2174>
   19d7c:	ldr	ip, [sp, #24]
   19d80:	cmp	ip, r0
   19d84:	bhi	19dfc <triple_free@@Base+0x3018>
   19d88:	ldr	r3, [pc, #188]	; 19e4c <triple_free@@Base+0x3068>
   19d8c:	add	r1, r0, #1
   19d90:	str	r1, [r5, r6, lsl #3]
   19d94:	add	r3, pc, r3
   19d98:	cmp	r7, r3
   19d9c:	beq	19db0 <triple_free@@Base+0x2fcc>
   19da0:	mov	r0, r7
   19da4:	str	r1, [sp, #24]
   19da8:	bl	117f4 <free@plt>
   19dac:	ldr	r1, [sp, #24]
   19db0:	mov	r0, r1
   19db4:	str	r1, [sp, #24]
   19db8:	bl	1b2b0 <triple_free@@Base+0x44cc>
   19dbc:	ldr	r3, [sp, #28]
   19dc0:	ldr	lr, [sp, #32]
   19dc4:	mov	r2, r9
   19dc8:	str	r0, [fp, #4]
   19dcc:	mov	r7, r0
   19dd0:	ldr	ip, [r4]
   19dd4:	str	r3, [sp, #4]
   19dd8:	mov	r3, sl
   19ddc:	str	lr, [sp, #8]
   19de0:	str	ip, [sp]
   19de4:	ldr	ip, [r4, #40]	; 0x28
   19de8:	ldr	r1, [sp, #24]
   19dec:	str	ip, [sp, #12]
   19df0:	ldr	ip, [r4, #44]	; 0x2c
   19df4:	str	ip, [sp, #16]
   19df8:	bl	18f58 <triple_free@@Base+0x2174>
   19dfc:	ldr	r1, [sp, #36]	; 0x24
   19e00:	mov	r0, r7
   19e04:	str	r1, [r8]
   19e08:	add	sp, sp, #44	; 0x2c
   19e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e10:	lsl	r1, r7, #3
   19e14:	mov	r0, #0
   19e18:	str	r3, [sp, #24]
   19e1c:	bl	1b308 <triple_free@@Base+0x4524>
   19e20:	ldr	r3, [sp, #24]
   19e24:	mov	r5, r0
   19e28:	ldm	r3, {r0, r1}
   19e2c:	str	r5, [fp]
   19e30:	stm	r5, {r0, r1}
   19e34:	b	19cfc <triple_free@@Base+0x2f18>
   19e38:	bl	11bb4 <abort@plt>
   19e3c:	bl	1b4c4 <triple_free@@Base+0x46e0>
   19e40:	andeq	fp, r1, r8, asr #13
   19e44:	andeq	fp, r1, r8, ror r6
   19e48:	andeq	fp, r1, r4, lsr r6
   19e4c:	andeq	fp, r1, r0, lsl #13
   19e50:	push	{r4, r5, r6, lr}
   19e54:	mov	r5, r0
   19e58:	bl	11a1c <__errno_location@plt>
   19e5c:	cmp	r5, #0
   19e60:	mov	r1, #48	; 0x30
   19e64:	mov	r4, r0
   19e68:	ldr	r0, [pc, #24]	; 19e88 <triple_free@@Base+0x30a4>
   19e6c:	ldr	r6, [r4]
   19e70:	add	r0, pc, r0
   19e74:	add	r0, r0, #256	; 0x100
   19e78:	movne	r0, r5
   19e7c:	bl	1b484 <triple_free@@Base+0x46a0>
   19e80:	str	r6, [r4]
   19e84:	pop	{r4, r5, r6, pc}
   19e88:	andeq	fp, r1, r4, lsr #11
   19e8c:	cmp	r0, #0
   19e90:	beq	19e9c <triple_free@@Base+0x30b8>
   19e94:	ldr	r0, [r0]
   19e98:	bx	lr
   19e9c:	ldr	r0, [pc, #12]	; 19eb0 <triple_free@@Base+0x30cc>
   19ea0:	add	r0, pc, r0
   19ea4:	add	r0, r0, #256	; 0x100
   19ea8:	ldr	r0, [r0]
   19eac:	bx	lr
   19eb0:	andeq	fp, r1, r4, ror r5
   19eb4:	cmp	r0, #0
   19eb8:	beq	19ec4 <triple_free@@Base+0x30e0>
   19ebc:	str	r1, [r0]
   19ec0:	bx	lr
   19ec4:	ldr	r0, [pc, #12]	; 19ed8 <triple_free@@Base+0x30f4>
   19ec8:	add	r0, pc, r0
   19ecc:	add	r0, r0, #256	; 0x100
   19ed0:	str	r1, [r0]
   19ed4:	bx	lr
   19ed8:	andeq	fp, r1, ip, asr #10
   19edc:	cmp	r0, #0
   19ee0:	movne	r3, r0
   19ee4:	beq	19f14 <triple_free@@Base+0x3130>
   19ee8:	lsr	ip, r1, #5
   19eec:	and	r1, r1, #31
   19ef0:	add	r3, r3, ip, lsl #2
   19ef4:	ldr	ip, [r3, #8]
   19ef8:	lsr	r0, ip, r1
   19efc:	eor	r2, r0, r2
   19f00:	and	r0, r0, #1
   19f04:	and	r2, r2, #1
   19f08:	eor	ip, ip, r2, lsl r1
   19f0c:	str	ip, [r3, #8]
   19f10:	bx	lr
   19f14:	ldr	r3, [pc, #8]	; 19f24 <triple_free@@Base+0x3140>
   19f18:	add	r3, pc, r3
   19f1c:	add	r3, r3, #256	; 0x100
   19f20:	b	19ee8 <triple_free@@Base+0x3104>
   19f24:	strdeq	fp, [r1], -ip
   19f28:	subs	r3, r0, #0
   19f2c:	beq	19f3c <triple_free@@Base+0x3158>
   19f30:	ldr	r0, [r3, #4]
   19f34:	str	r1, [r3, #4]
   19f38:	bx	lr
   19f3c:	ldr	r3, [pc, #8]	; 19f4c <triple_free@@Base+0x3168>
   19f40:	add	r3, pc, r3
   19f44:	add	r3, r3, #256	; 0x100
   19f48:	b	19f30 <triple_free@@Base+0x314c>
   19f4c:	ldrdeq	fp, [r1], -r4
   19f50:	cmp	r0, #0
   19f54:	push	{r3, lr}
   19f58:	beq	19f7c <triple_free@@Base+0x3198>
   19f5c:	cmp	r2, #0
   19f60:	cmpne	r1, #0
   19f64:	mov	r3, #8
   19f68:	strne	r1, [r0, #40]	; 0x28
   19f6c:	str	r3, [r0]
   19f70:	strne	r2, [r0, #44]	; 0x2c
   19f74:	popne	{r3, pc}
   19f78:	bl	11bb4 <abort@plt>
   19f7c:	ldr	r0, [pc, #8]	; 19f8c <triple_free@@Base+0x31a8>
   19f80:	add	r0, pc, r0
   19f84:	add	r0, r0, #256	; 0x100
   19f88:	b	19f5c <triple_free@@Base+0x3178>
   19f8c:	muleq	r1, r4, r4
   19f90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19f94:	sub	sp, sp, #24
   19f98:	mov	r7, r0
   19f9c:	mov	sl, r1
   19fa0:	ldr	r4, [sp, #56]	; 0x38
   19fa4:	mov	r9, r2
   19fa8:	mov	r8, r3
   19fac:	cmp	r4, #0
   19fb0:	beq	1a004 <triple_free@@Base+0x3220>
   19fb4:	bl	11a1c <__errno_location@plt>
   19fb8:	ldr	r3, [r4]
   19fbc:	add	lr, r4, #8
   19fc0:	mov	r1, sl
   19fc4:	mov	r2, r9
   19fc8:	ldr	r6, [r0]
   19fcc:	mov	r5, r0
   19fd0:	str	r3, [sp]
   19fd4:	mov	r0, r7
   19fd8:	ldr	ip, [r4, #4]
   19fdc:	mov	r3, r8
   19fe0:	stmib	sp, {ip, lr}
   19fe4:	ldr	ip, [r4, #40]	; 0x28
   19fe8:	str	ip, [sp, #12]
   19fec:	ldr	ip, [r4, #44]	; 0x2c
   19ff0:	str	ip, [sp, #16]
   19ff4:	bl	18f58 <triple_free@@Base+0x2174>
   19ff8:	str	r6, [r5]
   19ffc:	add	sp, sp, #24
   1a000:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a004:	ldr	r4, [pc, #8]	; 1a014 <triple_free@@Base+0x3230>
   1a008:	add	r4, pc, r4
   1a00c:	add	r4, r4, #256	; 0x100
   1a010:	b	19fb4 <triple_free@@Base+0x31d0>
   1a014:	andeq	fp, r1, ip, lsl #8
   1a018:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a01c:	subs	r4, r3, #0
   1a020:	sub	sp, sp, #36	; 0x24
   1a024:	mov	r7, r0
   1a028:	mov	r6, r1
   1a02c:	mov	r5, r2
   1a030:	beq	1a0ec <triple_free@@Base+0x3308>
   1a034:	bl	11a1c <__errno_location@plt>
   1a038:	ldr	r3, [r4]
   1a03c:	ldr	sl, [r4, #4]
   1a040:	add	r9, r4, #8
   1a044:	mov	r8, r0
   1a048:	mov	r0, #0
   1a04c:	ldr	r2, [r8]
   1a050:	cmp	r5, r0
   1a054:	orreq	sl, sl, #1
   1a058:	str	r9, [sp, #8]
   1a05c:	mov	r1, r0
   1a060:	stm	sp, {r3, sl}
   1a064:	mov	r3, r6
   1a068:	ldr	ip, [r4, #40]	; 0x28
   1a06c:	str	r2, [sp, #28]
   1a070:	mov	r2, r7
   1a074:	str	ip, [sp, #12]
   1a078:	ldr	ip, [r4, #44]	; 0x2c
   1a07c:	str	ip, [sp, #16]
   1a080:	bl	18f58 <triple_free@@Base+0x2174>
   1a084:	add	r1, r0, #1
   1a088:	mov	fp, r0
   1a08c:	str	r1, [sp, #24]
   1a090:	mov	r0, r1
   1a094:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1a098:	ldr	lr, [r4]
   1a09c:	str	sl, [sp, #4]
   1a0a0:	mov	r3, r6
   1a0a4:	str	r9, [sp, #8]
   1a0a8:	mov	r2, r7
   1a0ac:	str	lr, [sp]
   1a0b0:	ldr	lr, [r4, #40]	; 0x28
   1a0b4:	ldr	r1, [sp, #24]
   1a0b8:	str	lr, [sp, #12]
   1a0bc:	ldr	lr, [r4, #44]	; 0x2c
   1a0c0:	str	lr, [sp, #16]
   1a0c4:	str	r0, [sp, #24]
   1a0c8:	bl	18f58 <triple_free@@Base+0x2174>
   1a0cc:	ldr	r3, [sp, #28]
   1a0d0:	cmp	r5, #0
   1a0d4:	str	r3, [r8]
   1a0d8:	ldr	ip, [sp, #24]
   1a0dc:	strne	fp, [r5]
   1a0e0:	mov	r0, ip
   1a0e4:	add	sp, sp, #36	; 0x24
   1a0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0ec:	ldr	r4, [pc, #8]	; 1a0fc <triple_free@@Base+0x3318>
   1a0f0:	add	r4, pc, r4
   1a0f4:	add	r4, r4, #256	; 0x100
   1a0f8:	b	1a034 <triple_free@@Base+0x3250>
   1a0fc:	andeq	fp, r1, r4, lsr #6
   1a100:	mov	r3, r2
   1a104:	mov	r2, #0
   1a108:	b	1a018 <triple_free@@Base+0x3234>
   1a10c:	ldr	r2, [pc, #152]	; 1a1ac <triple_free@@Base+0x33c8>
   1a110:	push	{r3, r4, r5, r6, r7, lr}
   1a114:	add	r2, pc, r2
   1a118:	ldr	r3, [pc, #144]	; 1a1b0 <triple_free@@Base+0x33cc>
   1a11c:	ldr	r6, [r2]
   1a120:	add	r3, pc, r3
   1a124:	cmp	r6, #1
   1a128:	ldr	r7, [r3]
   1a12c:	movhi	r4, #1
   1a130:	movhi	r5, r7
   1a134:	bls	1a150 <triple_free@@Base+0x336c>
   1a138:	ldr	r0, [r5, #12]
   1a13c:	add	r4, r4, #1
   1a140:	bl	117f4 <free@plt>
   1a144:	cmp	r4, r6
   1a148:	add	r5, r5, #8
   1a14c:	bne	1a138 <triple_free@@Base+0x3354>
   1a150:	ldr	r4, [pc, #92]	; 1a1b4 <triple_free@@Base+0x33d0>
   1a154:	ldr	r0, [r7, #4]
   1a158:	add	r4, pc, r4
   1a15c:	cmp	r0, r4
   1a160:	beq	1a178 <triple_free@@Base+0x3394>
   1a164:	bl	117f4 <free@plt>
   1a168:	ldr	r3, [pc, #72]	; 1a1b8 <triple_free@@Base+0x33d4>
   1a16c:	mov	r2, #256	; 0x100
   1a170:	add	r3, pc, r3
   1a174:	stmib	r3, {r2, r4}
   1a178:	ldr	r4, [pc, #60]	; 1a1bc <triple_free@@Base+0x33d8>
   1a17c:	add	r4, pc, r4
   1a180:	add	r5, r4, #4
   1a184:	cmp	r7, r5
   1a188:	beq	1a198 <triple_free@@Base+0x33b4>
   1a18c:	mov	r0, r7
   1a190:	bl	117f4 <free@plt>
   1a194:	str	r5, [r4]
   1a198:	ldr	r3, [pc, #32]	; 1a1c0 <triple_free@@Base+0x33dc>
   1a19c:	mov	r2, #1
   1a1a0:	add	r3, pc, r3
   1a1a4:	str	r2, [r3]
   1a1a8:	pop	{r3, r4, r5, r6, r7, pc}
   1a1ac:	andeq	fp, r1, r4, lsr #4
   1a1b0:	andeq	fp, r1, ip, asr #4
   1a1b4:			; <UNDEFINED> instruction: 0x0001b2bc
   1a1b8:	strdeq	fp, [r1], -ip
   1a1bc:	strdeq	fp, [r1], -r0
   1a1c0:	muleq	r1, r8, r1
   1a1c4:	ldr	r3, [pc, #12]	; 1a1d8 <triple_free@@Base+0x33f4>
   1a1c8:	mvn	r2, #0
   1a1cc:	add	r3, pc, r3
   1a1d0:	add	r3, r3, #256	; 0x100
   1a1d4:	b	19c80 <triple_free@@Base+0x2e9c>
   1a1d8:	andeq	fp, r1, r8, asr #4
   1a1dc:	ldr	r3, [pc, #8]	; 1a1ec <triple_free@@Base+0x3408>
   1a1e0:	add	r3, pc, r3
   1a1e4:	add	r3, r3, #256	; 0x100
   1a1e8:	b	19c80 <triple_free@@Base+0x2e9c>
   1a1ec:	andeq	fp, r1, r4, lsr r2
   1a1f0:	mov	r1, r0
   1a1f4:	mov	r0, #0
   1a1f8:	b	1a1c4 <triple_free@@Base+0x33e0>
   1a1fc:	mov	r2, r1
   1a200:	mov	r1, r0
   1a204:	mov	r0, #0
   1a208:	b	1a1dc <triple_free@@Base+0x33f8>
   1a20c:	ldr	r3, [pc, #92]	; 1a270 <triple_free@@Base+0x348c>
   1a210:	ldr	ip, [pc, #92]	; 1a274 <triple_free@@Base+0x3490>
   1a214:	add	r3, pc, r3
   1a218:	push	{r4, r5, r6, r7, lr}
   1a21c:	sub	sp, sp, #60	; 0x3c
   1a220:	ldr	r4, [r3, ip]
   1a224:	add	r5, sp, #4
   1a228:	mov	r7, r2
   1a22c:	mov	r6, r0
   1a230:	mov	r0, r5
   1a234:	ldr	r3, [r4]
   1a238:	str	r3, [sp, #52]	; 0x34
   1a23c:	bl	18da0 <triple_free@@Base+0x1fbc>
   1a240:	mov	r3, r5
   1a244:	mvn	r2, #0
   1a248:	mov	r0, r6
   1a24c:	mov	r1, r7
   1a250:	bl	19c80 <triple_free@@Base+0x2e9c>
   1a254:	ldr	r2, [sp, #52]	; 0x34
   1a258:	ldr	r3, [r4]
   1a25c:	cmp	r2, r3
   1a260:	bne	1a26c <triple_free@@Base+0x3488>
   1a264:	add	sp, sp, #60	; 0x3c
   1a268:	pop	{r4, r5, r6, r7, pc}
   1a26c:	bl	11854 <__stack_chk_fail@plt>
   1a270:	andeq	sl, r1, r4, ror #27
   1a274:	andeq	r0, r0, r0, lsr #3
   1a278:	ldr	ip, [pc, #96]	; 1a2e0 <triple_free@@Base+0x34fc>
   1a27c:	push	{r4, r5, r6, r7, r8, lr}
   1a280:	add	ip, pc, ip
   1a284:	ldr	lr, [pc, #88]	; 1a2e4 <triple_free@@Base+0x3500>
   1a288:	sub	sp, sp, #56	; 0x38
   1a28c:	mov	r8, r3
   1a290:	add	r5, sp, #4
   1a294:	mov	r7, r2
   1a298:	mov	r6, r0
   1a29c:	ldr	r4, [ip, lr]
   1a2a0:	mov	r0, r5
   1a2a4:	ldr	r3, [r4]
   1a2a8:	str	r3, [sp, #52]	; 0x34
   1a2ac:	bl	18da0 <triple_free@@Base+0x1fbc>
   1a2b0:	mov	r2, r8
   1a2b4:	mov	r3, r5
   1a2b8:	mov	r0, r6
   1a2bc:	mov	r1, r7
   1a2c0:	bl	19c80 <triple_free@@Base+0x2e9c>
   1a2c4:	ldr	r2, [sp, #52]	; 0x34
   1a2c8:	ldr	r3, [r4]
   1a2cc:	cmp	r2, r3
   1a2d0:	bne	1a2dc <triple_free@@Base+0x34f8>
   1a2d4:	add	sp, sp, #56	; 0x38
   1a2d8:	pop	{r4, r5, r6, r7, r8, pc}
   1a2dc:	bl	11854 <__stack_chk_fail@plt>
   1a2e0:	andeq	sl, r1, r8, ror sp
   1a2e4:	andeq	r0, r0, r0, lsr #3
   1a2e8:	mov	r2, r1
   1a2ec:	mov	r1, r0
   1a2f0:	mov	r0, #0
   1a2f4:	b	1a20c <triple_free@@Base+0x3428>
   1a2f8:	mov	ip, r1
   1a2fc:	mov	r3, r2
   1a300:	mov	r1, r0
   1a304:	mov	r2, ip
   1a308:	mov	r0, #0
   1a30c:	b	1a278 <triple_free@@Base+0x3494>
   1a310:	push	{r4, r5, r6, r7, r8, lr}
   1a314:	mov	r5, r2
   1a318:	ldr	lr, [pc, #136]	; 1a3a8 <triple_free@@Base+0x35c4>
   1a31c:	mov	r7, r0
   1a320:	mov	r6, r1
   1a324:	ldr	r4, [pc, #128]	; 1a3ac <triple_free@@Base+0x35c8>
   1a328:	add	lr, pc, lr
   1a32c:	sub	sp, sp, #56	; 0x38
   1a330:	add	lr, lr, #256	; 0x100
   1a334:	ldr	r8, [pc, #116]	; 1a3b0 <triple_free@@Base+0x35cc>
   1a338:	add	r4, pc, r4
   1a33c:	add	ip, sp, #4
   1a340:	ldm	lr!, {r0, r1, r2, r3}
   1a344:	ldr	r4, [r4, r8]
   1a348:	stmia	ip!, {r0, r1, r2, r3}
   1a34c:	ldm	lr!, {r0, r1, r2, r3}
   1a350:	ldr	r8, [r4]
   1a354:	stmia	ip!, {r0, r1, r2, r3}
   1a358:	ldm	lr, {r0, r1, r2, r3}
   1a35c:	str	r8, [sp, #52]	; 0x34
   1a360:	stm	ip, {r0, r1, r2, r3}
   1a364:	mov	r1, r5
   1a368:	add	r5, sp, #4
   1a36c:	mov	r2, #1
   1a370:	mov	r0, r5
   1a374:	bl	19edc <triple_free@@Base+0x30f8>
   1a378:	mov	r2, r6
   1a37c:	mov	r3, r5
   1a380:	mov	r1, r7
   1a384:	mov	r0, #0
   1a388:	bl	19c80 <triple_free@@Base+0x2e9c>
   1a38c:	ldr	r2, [sp, #52]	; 0x34
   1a390:	ldr	r3, [r4]
   1a394:	cmp	r2, r3
   1a398:	bne	1a3a4 <triple_free@@Base+0x35c0>
   1a39c:	add	sp, sp, #56	; 0x38
   1a3a0:	pop	{r4, r5, r6, r7, r8, pc}
   1a3a4:	bl	11854 <__stack_chk_fail@plt>
   1a3a8:	andeq	fp, r1, ip, ror #1
   1a3ac:	andeq	sl, r1, r0, asr #25
   1a3b0:	andeq	r0, r0, r0, lsr #3
   1a3b4:	mov	r2, r1
   1a3b8:	mvn	r1, #0
   1a3bc:	b	1a310 <triple_free@@Base+0x352c>
   1a3c0:	mov	r1, #58	; 0x3a
   1a3c4:	b	1a3b4 <triple_free@@Base+0x35d0>
   1a3c8:	mov	r2, #58	; 0x3a
   1a3cc:	b	1a310 <triple_free@@Base+0x352c>
   1a3d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a3d4:	mov	r5, r2
   1a3d8:	ldr	lr, [pc, #144]	; 1a470 <triple_free@@Base+0x368c>
   1a3dc:	mov	r8, r0
   1a3e0:	mov	r9, r1
   1a3e4:	mov	r7, r3
   1a3e8:	add	lr, pc, lr
   1a3ec:	ldr	r4, [pc, #128]	; 1a474 <triple_free@@Base+0x3690>
   1a3f0:	add	lr, lr, #256	; 0x100
   1a3f4:	sub	sp, sp, #56	; 0x38
   1a3f8:	ldr	sl, [pc, #120]	; 1a478 <triple_free@@Base+0x3694>
   1a3fc:	add	r4, pc, r4
   1a400:	ldm	lr!, {r0, r1, r2, r3}
   1a404:	add	ip, sp, #4
   1a408:	ldr	r4, [r4, sl]
   1a40c:	ldr	r6, [sp, #88]	; 0x58
   1a410:	stmia	ip!, {r0, r1, r2, r3}
   1a414:	ldm	lr!, {r0, r1, r2, r3}
   1a418:	ldr	sl, [r4]
   1a41c:	stmia	ip!, {r0, r1, r2, r3}
   1a420:	ldm	lr, {r0, r1, r2, r3}
   1a424:	str	sl, [sp, #52]	; 0x34
   1a428:	stm	ip, {r0, r1, r2, r3}
   1a42c:	mov	r2, r5
   1a430:	add	r5, sp, #4
   1a434:	mov	r1, r9
   1a438:	mov	r0, r5
   1a43c:	bl	19f50 <triple_free@@Base+0x316c>
   1a440:	mov	r2, r6
   1a444:	mov	r3, r5
   1a448:	mov	r0, r8
   1a44c:	mov	r1, r7
   1a450:	bl	19c80 <triple_free@@Base+0x2e9c>
   1a454:	ldr	r2, [sp, #52]	; 0x34
   1a458:	ldr	r3, [r4]
   1a45c:	cmp	r2, r3
   1a460:	bne	1a46c <triple_free@@Base+0x3688>
   1a464:	add	sp, sp, #56	; 0x38
   1a468:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a46c:	bl	11854 <__stack_chk_fail@plt>
   1a470:	andeq	fp, r1, ip, lsr #32
   1a474:	strdeq	sl, [r1], -ip
   1a478:	andeq	r0, r0, r0, lsr #3
   1a47c:	push	{lr}		; (str lr, [sp, #-4]!)
   1a480:	sub	sp, sp, #12
   1a484:	mvn	ip, #0
   1a488:	str	ip, [sp]
   1a48c:	bl	1a3d0 <triple_free@@Base+0x35ec>
   1a490:	add	sp, sp, #12
   1a494:	pop	{pc}		; (ldr pc, [sp], #4)
   1a498:	mov	ip, r1
   1a49c:	mov	r3, r2
   1a4a0:	mov	r1, r0
   1a4a4:	mov	r2, ip
   1a4a8:	mov	r0, #0
   1a4ac:	b	1a47c <triple_free@@Base+0x3698>
   1a4b0:	push	{lr}		; (str lr, [sp, #-4]!)
   1a4b4:	sub	sp, sp, #12
   1a4b8:	mov	lr, r1
   1a4bc:	mov	ip, r2
   1a4c0:	mov	r1, r0
   1a4c4:	str	r3, [sp]
   1a4c8:	mov	r2, lr
   1a4cc:	mov	r3, ip
   1a4d0:	mov	r0, #0
   1a4d4:	bl	1a3d0 <triple_free@@Base+0x35ec>
   1a4d8:	add	sp, sp, #12
   1a4dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4e0:	ldr	r3, [pc, #12]	; 1a4f4 <triple_free@@Base+0x3710>
   1a4e4:	ldr	ip, [pc, #12]	; 1a4f8 <triple_free@@Base+0x3714>
   1a4e8:	add	r3, pc, r3
   1a4ec:	ldr	r3, [r3, ip]
   1a4f0:	b	19c80 <triple_free@@Base+0x2e9c>
   1a4f4:	andeq	sl, r1, r0, lsl fp
   1a4f8:	muleq	r0, r8, r1
   1a4fc:	mov	r2, r1
   1a500:	mov	r1, r0
   1a504:	mov	r0, #0
   1a508:	b	1a4e0 <triple_free@@Base+0x36fc>
   1a50c:	mvn	r2, #0
   1a510:	b	1a4e0 <triple_free@@Base+0x36fc>
   1a514:	mov	r1, r0
   1a518:	mov	r0, #0
   1a51c:	b	1a50c <triple_free@@Base+0x3728>
   1a520:	ldr	r3, [pc, #344]	; 1a680 <triple_free@@Base+0x389c>
   1a524:	ldr	r2, [pc, #344]	; 1a684 <triple_free@@Base+0x38a0>
   1a528:	add	r3, pc, r3
   1a52c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a530:	sub	sp, sp, #220	; 0xdc
   1a534:	ldr	r7, [r3, r2]
   1a538:	mov	r9, r1
   1a53c:	mov	r8, r0
   1a540:	ldr	r3, [r7]
   1a544:	str	r3, [sp, #212]	; 0xd4
   1a548:	bl	15aa4 <close_stdout@@Base+0x1e8>
   1a54c:	mov	r5, r0
   1a550:	mov	r0, r9
   1a554:	bl	15aa4 <close_stdout@@Base+0x1e8>
   1a558:	mov	r4, r0
   1a55c:	mov	r0, r5
   1a560:	bl	15b00 <close_stdout@@Base+0x244>
   1a564:	mov	r6, r0
   1a568:	mov	r0, r4
   1a56c:	bl	15b00 <close_stdout@@Base+0x244>
   1a570:	cmp	r6, r0
   1a574:	beq	1a598 <triple_free@@Base+0x37b4>
   1a578:	mov	r4, #0
   1a57c:	ldr	r2, [sp, #212]	; 0xd4
   1a580:	mov	r0, r4
   1a584:	ldr	r3, [r7]
   1a588:	cmp	r2, r3
   1a58c:	bne	1a67c <triple_free@@Base+0x3898>
   1a590:	add	sp, sp, #220	; 0xdc
   1a594:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a598:	mov	r0, r5
   1a59c:	mov	r1, r4
   1a5a0:	mov	r2, r6
   1a5a4:	bl	11830 <memcmp@plt>
   1a5a8:	cmp	r0, #0
   1a5ac:	bne	1a578 <triple_free@@Base+0x3794>
   1a5b0:	mov	r0, r8
   1a5b4:	bl	159d4 <close_stdout@@Base+0x118>
   1a5b8:	mov	r8, r0
   1a5bc:	mov	r0, r9
   1a5c0:	bl	159d4 <close_stdout@@Base+0x118>
   1a5c4:	mov	r1, r8
   1a5c8:	mov	r2, sp
   1a5cc:	mov	r6, r0
   1a5d0:	mov	r0, #3
   1a5d4:	bl	11b9c <__xstat64@plt>
   1a5d8:	cmp	r0, #0
   1a5dc:	beq	1a5fc <triple_free@@Base+0x3818>
   1a5e0:	bl	11a1c <__errno_location@plt>
   1a5e4:	ldr	r2, [pc, #156]	; 1a688 <triple_free@@Base+0x38a4>
   1a5e8:	mov	r3, r8
   1a5ec:	add	r2, pc, r2
   1a5f0:	ldr	r1, [r0]
   1a5f4:	mov	r0, #1
   1a5f8:	bl	11920 <error@plt>
   1a5fc:	mov	r0, #3
   1a600:	mov	r1, r6
   1a604:	add	r2, sp, #104	; 0x68
   1a608:	bl	11b9c <__xstat64@plt>
   1a60c:	cmp	r0, #0
   1a610:	bne	1a640 <triple_free@@Base+0x385c>
   1a614:	ldrd	r4, [sp, #96]	; 0x60
   1a618:	ldrd	r2, [sp, #200]	; 0xc8
   1a61c:	cmp	r5, r3
   1a620:	cmpeq	r4, r2
   1a624:	movne	r4, #0
   1a628:	beq	1a660 <triple_free@@Base+0x387c>
   1a62c:	mov	r0, r8
   1a630:	bl	117f4 <free@plt>
   1a634:	mov	r0, r6
   1a638:	bl	117f4 <free@plt>
   1a63c:	b	1a57c <triple_free@@Base+0x3798>
   1a640:	bl	11a1c <__errno_location@plt>
   1a644:	ldr	r2, [pc, #64]	; 1a68c <triple_free@@Base+0x38a8>
   1a648:	mov	r3, r6
   1a64c:	add	r2, pc, r2
   1a650:	ldr	r1, [r0]
   1a654:	mov	r0, #1
   1a658:	bl	11920 <error@plt>
   1a65c:	b	1a614 <triple_free@@Base+0x3830>
   1a660:	ldrd	r0, [sp]
   1a664:	ldrd	r2, [sp, #104]	; 0x68
   1a668:	cmp	r1, r3
   1a66c:	cmpeq	r0, r2
   1a670:	movne	r4, #0
   1a674:	moveq	r4, #1
   1a678:	b	1a62c <triple_free@@Base+0x3848>
   1a67c:	bl	11854 <__stack_chk_fail@plt>
   1a680:	ldrdeq	sl, [r1], -r0
   1a684:	andeq	r0, r0, r0, lsr #3
   1a688:	andeq	r9, r0, r8, ror #6
   1a68c:	andeq	r9, r0, r8, lsl #6
   1a690:	push	{r3, r4, r5, lr}
   1a694:	mov	r4, #0
   1a698:	mov	r5, r0
   1a69c:	str	r4, [r0, #4]
   1a6a0:	ldr	r0, [pc, #68]	; 1a6ec <triple_free@@Base+0x3908>
   1a6a4:	mov	r1, r4
   1a6a8:	add	r0, pc, r0
   1a6ac:	bl	1d424 <triple_free@@Base+0x6640>
   1a6b0:	cmp	r0, r4
   1a6b4:	str	r0, [r5]
   1a6b8:	blt	1a6cc <triple_free@@Base+0x38e8>
   1a6bc:	mov	r1, #1
   1a6c0:	bl	1d334 <triple_free@@Base+0x6550>
   1a6c4:	mov	r0, r4
   1a6c8:	pop	{r3, r4, r5, pc}
   1a6cc:	mov	r0, r4
   1a6d0:	mov	r1, r4
   1a6d4:	bl	119b0 <getcwd@plt>
   1a6d8:	str	r0, [r5, #4]
   1a6dc:	cmp	r0, r4
   1a6e0:	movne	r0, #0
   1a6e4:	mvneq	r0, #0
   1a6e8:	pop	{r3, r4, r5, pc}
   1a6ec:	andeq	r9, r0, r4, lsr #4
   1a6f0:	ldr	r3, [r0]
   1a6f4:	cmp	r3, #0
   1a6f8:	blt	1a704 <triple_free@@Base+0x3920>
   1a6fc:	mov	r0, r3
   1a700:	b	11b54 <fchdir@plt>
   1a704:	ldr	r0, [r0, #4]
   1a708:	b	1bf14 <triple_free@@Base+0x5130>
   1a70c:	push	{r4, lr}
   1a710:	mov	r4, r0
   1a714:	ldr	r0, [r0]
   1a718:	cmp	r0, #0
   1a71c:	blt	1a724 <triple_free@@Base+0x3940>
   1a720:	bl	11bc0 <close@plt>
   1a724:	ldr	r0, [r4, #4]
   1a728:	pop	{r4, lr}
   1a72c:	b	117f4 <free@plt>
   1a730:	push	{r3, r4, r5, lr}
   1a734:	mov	r4, r1
   1a738:	mov	r2, r4
   1a73c:	mov	r1, #0
   1a740:	mov	r5, r0
   1a744:	bl	11aa0 <memchr@plt>
   1a748:	cmp	r0, #0
   1a74c:	rsbne	r0, r5, r0
   1a750:	addne	r0, r0, #1
   1a754:	moveq	r0, r4
   1a758:	pop	{r3, r4, r5, pc}
   1a75c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a760:	sub	sp, sp, #84	; 0x54
   1a764:	ldr	r5, [pc, #1396]	; 1ace0 <triple_free@@Base+0x3efc>
   1a768:	mov	sl, r1
   1a76c:	ldr	r3, [pc, #1392]	; 1ace4 <triple_free@@Base+0x3f00>
   1a770:	add	r5, pc, r5
   1a774:	ldr	r3, [r5, r3]
   1a778:	str	r3, [sp, #12]
   1a77c:	ldr	r3, [r3]
   1a780:	str	r3, [sp, #76]	; 0x4c
   1a784:	bl	11a4c <__strdup@plt>
   1a788:	cmp	r0, #0
   1a78c:	str	r0, [sp]
   1a790:	beq	1acbc <triple_free@@Base+0x3ed8>
   1a794:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1a798:	cmp	r0, #1
   1a79c:	bls	1aa40 <triple_free@@Base+0x3c5c>
   1a7a0:	cmp	sl, #0
   1a7a4:	bne	1ab00 <triple_free@@Base+0x3d1c>
   1a7a8:	add	r4, sp, #24
   1a7ac:	ldr	r0, [sp]
   1a7b0:	mov	fp, #0
   1a7b4:	str	r0, [sp, #36]	; 0x24
   1a7b8:	bl	119d4 <strlen@plt>
   1a7bc:	ldr	r1, [sp]
   1a7c0:	str	fp, [sp, #24]
   1a7c4:	strb	fp, [sp, #20]
   1a7c8:	str	fp, [r4, #4]
   1a7cc:	strb	fp, [sp, #32]
   1a7d0:	add	r9, r1, r0
   1a7d4:	str	r9, [sp, #16]
   1a7d8:	cmp	r1, r9
   1a7dc:	bcs	1aa10 <triple_free@@Base+0x3c2c>
   1a7e0:	add	r1, sp, #48	; 0x30
   1a7e4:	str	r1, [sp, #4]
   1a7e8:	ldrb	r1, [sp, #20]
   1a7ec:	mov	r8, fp
   1a7f0:	ldr	r3, [sp]
   1a7f4:	mov	r7, #1
   1a7f8:	cmp	r1, #0
   1a7fc:	mov	ip, r3
   1a800:	bne	1a8a4 <triple_free@@Base+0x3ac0>
   1a804:	ldr	r2, [pc, #1244]	; 1ace8 <triple_free@@Base+0x3f04>
   1a808:	ldrb	r3, [ip]
   1a80c:	ldr	r1, [r5, r2]
   1a810:	and	r2, r3, #31
   1a814:	lsr	r3, r3, #5
   1a818:	ldr	r3, [r1, r3, lsl #2]
   1a81c:	lsr	r3, r3, r2
   1a820:	tst	r3, #1
   1a824:	beq	1a954 <triple_free@@Base+0x3b70>
   1a828:	str	r7, [sp, #40]	; 0x28
   1a82c:	mov	r6, #1
   1a830:	ldrb	r2, [ip]
   1a834:	ldr	r9, [sp, #16]
   1a838:	ldr	sl, [sp, #36]	; 0x24
   1a83c:	strb	r7, [sp, #44]	; 0x2c
   1a840:	str	r2, [sp, #48]	; 0x30
   1a844:	cmp	fp, #0
   1a848:	strb	r7, [sp, #32]
   1a84c:	beq	1a92c <triple_free@@Base+0x3b48>
   1a850:	cmp	fp, #1
   1a854:	beq	1a96c <triple_free@@Base+0x3b88>
   1a858:	cmp	fp, #2
   1a85c:	bne	1a94c <triple_free@@Base+0x3b68>
   1a860:	ldrb	r2, [sp, #44]	; 0x2c
   1a864:	cmp	r2, #0
   1a868:	beq	1a94c <triple_free@@Base+0x3b68>
   1a86c:	ldr	r0, [sp, #48]	; 0x30
   1a870:	bl	119c8 <iswspace@plt>
   1a874:	cmp	r0, #0
   1a878:	movne	fp, #2
   1a87c:	moveq	fp, #1
   1a880:	add	ip, sl, r6
   1a884:	strb	r8, [sp, #32]
   1a888:	cmp	ip, r9
   1a88c:	str	ip, [sp, #36]	; 0x24
   1a890:	mov	r1, #0
   1a894:	bcs	1aa30 <triple_free@@Base+0x3c4c>
   1a898:	ldrb	r1, [sp, #20]
   1a89c:	cmp	r1, #0
   1a8a0:	beq	1a804 <triple_free@@Base+0x3a20>
   1a8a4:	ldr	r1, [sp, #36]	; 0x24
   1a8a8:	add	r0, sp, #48	; 0x30
   1a8ac:	mov	r3, r4
   1a8b0:	rsb	r2, r1, r9
   1a8b4:	bl	11908 <mbrtowc@plt>
   1a8b8:	cmn	r0, #1
   1a8bc:	str	r0, [sp, #40]	; 0x28
   1a8c0:	beq	1a99c <triple_free@@Base+0x3bb8>
   1a8c4:	cmn	r0, #2
   1a8c8:	beq	1a9b4 <triple_free@@Base+0x3bd0>
   1a8cc:	cmp	r0, #0
   1a8d0:	ldr	r6, [sp, #36]	; 0x24
   1a8d4:	bne	1a8f4 <triple_free@@Base+0x3b10>
   1a8d8:	str	r7, [sp, #40]	; 0x28
   1a8dc:	ldrb	r3, [r6]
   1a8e0:	cmp	r3, #0
   1a8e4:	bne	1acc0 <triple_free@@Base+0x3edc>
   1a8e8:	ldr	r3, [sp, #48]	; 0x30
   1a8ec:	cmp	r3, #0
   1a8f0:	bne	1ac9c <triple_free@@Base+0x3eb8>
   1a8f4:	mov	r0, r4
   1a8f8:	strb	r7, [sp, #44]	; 0x2c
   1a8fc:	bl	11824 <mbsinit@plt>
   1a900:	strb	r7, [sp, #32]
   1a904:	cmp	r0, #0
   1a908:	strbne	r8, [sp, #20]
   1a90c:	moveq	sl, r6
   1a910:	movne	sl, r6
   1a914:	ldreq	r9, [sp, #16]
   1a918:	ldreq	r6, [sp, #40]	; 0x28
   1a91c:	ldrne	r9, [sp, #16]
   1a920:	ldrne	r6, [sp, #40]	; 0x28
   1a924:	cmp	fp, #0
   1a928:	bne	1a850 <triple_free@@Base+0x3a6c>
   1a92c:	ldrb	r2, [sp, #44]	; 0x2c
   1a930:	cmp	r2, #0
   1a934:	beq	1a94c <triple_free@@Base+0x3b68>
   1a938:	ldr	r0, [sp, #48]	; 0x30
   1a93c:	bl	119c8 <iswspace@plt>
   1a940:	rsbs	fp, r0, #1
   1a944:	movcc	fp, #0
   1a948:	b	1a880 <triple_free@@Base+0x3a9c>
   1a94c:	mov	fp, #1
   1a950:	b	1a880 <triple_free@@Base+0x3a9c>
   1a954:	mov	r0, r4
   1a958:	bl	11824 <mbsinit@plt>
   1a95c:	cmp	r0, #0
   1a960:	beq	1ac78 <triple_free@@Base+0x3e94>
   1a964:	strb	r7, [sp, #20]
   1a968:	b	1a8a4 <triple_free@@Base+0x3ac0>
   1a96c:	ldrb	r2, [sp, #44]	; 0x2c
   1a970:	cmp	r2, #0
   1a974:	beq	1a880 <triple_free@@Base+0x3a9c>
   1a978:	ldr	r0, [sp, #48]	; 0x30
   1a97c:	bl	119c8 <iswspace@plt>
   1a980:	ldr	r2, [sp, #8]
   1a984:	cmp	r0, #0
   1a988:	movne	r2, sl
   1a98c:	moveq	fp, #1
   1a990:	movne	fp, #2
   1a994:	str	r2, [sp, #8]
   1a998:	b	1a880 <triple_free@@Base+0x3a9c>
   1a99c:	str	r7, [sp, #40]	; 0x28
   1a9a0:	mov	r6, #1
   1a9a4:	strb	r8, [sp, #44]	; 0x2c
   1a9a8:	ldr	r9, [sp, #16]
   1a9ac:	ldr	sl, [sp, #36]	; 0x24
   1a9b0:	b	1a844 <triple_free@@Base+0x3a60>
   1a9b4:	ldr	ip, [sp, #36]	; 0x24
   1a9b8:	ldr	r9, [sp, #16]
   1a9bc:	strb	r8, [sp, #44]	; 0x2c
   1a9c0:	rsb	r3, ip, r9
   1a9c4:	mov	sl, ip
   1a9c8:	str	r3, [sp, #40]	; 0x28
   1a9cc:	mov	r6, r3
   1a9d0:	b	1a844 <triple_free@@Base+0x3a60>
   1a9d4:	ldr	fp, [sp, #36]	; 0x24
   1a9d8:	mov	r2, #1
   1a9dc:	mov	r3, #0
   1a9e0:	str	r2, [sp, #40]	; 0x28
   1a9e4:	strb	r3, [sp, #44]	; 0x2c
   1a9e8:	mov	r3, #1
   1a9ec:	strb	r3, [sp, #32]
   1a9f0:	mov	r0, fp
   1a9f4:	bl	119d4 <strlen@plt>
   1a9f8:	mov	r1, fp
   1a9fc:	add	r2, r0, #1
   1aa00:	ldr	r0, [sp]
   1aa04:	bl	117e8 <memmove@plt>
   1aa08:	cmp	sl, #1
   1aa0c:	bne	1a7ac <triple_free@@Base+0x39c8>
   1aa10:	ldr	r1, [sp, #12]
   1aa14:	ldr	r2, [sp, #76]	; 0x4c
   1aa18:	ldr	r0, [sp]
   1aa1c:	ldr	r3, [r1]
   1aa20:	cmp	r2, r3
   1aa24:	bne	1ac98 <triple_free@@Base+0x3eb4>
   1aa28:	add	sp, sp, #84	; 0x54
   1aa2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa30:	cmp	fp, #2
   1aa34:	ldreq	r3, [sp, #8]
   1aa38:	strbeq	r1, [r3]
   1aa3c:	b	1aa10 <triple_free@@Base+0x3c2c>
   1aa40:	cmp	sl, #0
   1aa44:	beq	1aaac <triple_free@@Base+0x3cc8>
   1aa48:	ldr	r2, [sp]
   1aa4c:	ldrb	r4, [r2]
   1aa50:	cmp	r4, #0
   1aa54:	beq	1ac68 <triple_free@@Base+0x3e84>
   1aa58:	bl	119a4 <__ctype_b_loc@plt>
   1aa5c:	ldr	r3, [sp]
   1aa60:	ldr	r1, [r0]
   1aa64:	b	1aa78 <triple_free@@Base+0x3c94>
   1aa68:	ldrb	r4, [r3, #1]
   1aa6c:	add	r3, r3, #1
   1aa70:	cmp	r4, #0
   1aa74:	beq	1ac60 <triple_free@@Base+0x3e7c>
   1aa78:	lsl	r4, r4, #1
   1aa7c:	mov	r5, r3
   1aa80:	ldrh	r2, [r1, r4]
   1aa84:	tst	r2, #8192	; 0x2000
   1aa88:	bne	1aa68 <triple_free@@Base+0x3c84>
   1aa8c:	mov	r0, r5
   1aa90:	bl	119d4 <strlen@plt>
   1aa94:	mov	r1, r5
   1aa98:	add	r2, r0, #1
   1aa9c:	ldr	r0, [sp]
   1aaa0:	bl	117e8 <memmove@plt>
   1aaa4:	cmp	sl, #1
   1aaa8:	beq	1aa10 <triple_free@@Base+0x3c2c>
   1aaac:	ldr	r0, [sp]
   1aab0:	bl	119d4 <strlen@plt>
   1aab4:	ldr	r1, [sp]
   1aab8:	sub	r0, r0, #1
   1aabc:	adds	r4, r1, r0
   1aac0:	bcs	1aa10 <triple_free@@Base+0x3c2c>
   1aac4:	bl	119a4 <__ctype_b_loc@plt>
   1aac8:	mov	r3, r4
   1aacc:	mov	ip, #0
   1aad0:	ldr	r4, [sp]
   1aad4:	b	1aae4 <triple_free@@Base+0x3d00>
   1aad8:	cmp	r4, r3
   1aadc:	strb	ip, [r3, #1]
   1aae0:	bhi	1aa10 <triple_free@@Base+0x3c2c>
   1aae4:	ldrb	r2, [r3], #-1
   1aae8:	ldr	r1, [r0]
   1aaec:	lsl	r2, r2, #1
   1aaf0:	ldrh	r2, [r1, r2]
   1aaf4:	tst	r2, #8192	; 0x2000
   1aaf8:	bne	1aad8 <triple_free@@Base+0x3cf4>
   1aafc:	b	1aa10 <triple_free@@Base+0x3c2c>
   1ab00:	ldr	r0, [sp]
   1ab04:	add	r4, sp, #24
   1ab08:	mov	r8, #0
   1ab0c:	str	r0, [sp, #36]	; 0x24
   1ab10:	bl	119d4 <strlen@plt>
   1ab14:	ldr	r3, [sp]
   1ab18:	str	r8, [sp, #24]
   1ab1c:	strb	r8, [sp, #20]
   1ab20:	str	r8, [r4, #4]
   1ab24:	strb	r8, [sp, #32]
   1ab28:	add	r2, r3, r0
   1ab2c:	str	r2, [sp, #16]
   1ab30:	cmp	r3, r2
   1ab34:	bcs	1ac70 <triple_free@@Base+0x3e8c>
   1ab38:	mov	fp, r3
   1ab3c:	add	r9, sp, #48	; 0x30
   1ab40:	mov	r7, #1
   1ab44:	mov	r6, r2
   1ab48:	b	1abb4 <triple_free@@Base+0x3dd0>
   1ab4c:	ldr	r2, [pc, #404]	; 1ace8 <triple_free@@Base+0x3f04>
   1ab50:	ldrb	r3, [fp]
   1ab54:	ldr	r1, [r5, r2]
   1ab58:	and	r2, r3, #31
   1ab5c:	lsr	r3, r3, #5
   1ab60:	ldr	r3, [r1, r3, lsl #2]
   1ab64:	lsr	r3, r3, r2
   1ab68:	tst	r3, #1
   1ab6c:	beq	1ac28 <triple_free@@Base+0x3e44>
   1ab70:	str	r7, [sp, #40]	; 0x28
   1ab74:	ldrb	r6, [fp]
   1ab78:	ldr	fp, [sp, #36]	; 0x24
   1ab7c:	strb	r7, [sp, #44]	; 0x2c
   1ab80:	str	r6, [sp, #48]	; 0x30
   1ab84:	mov	r0, r6
   1ab88:	strb	r7, [sp, #32]
   1ab8c:	bl	119c8 <iswspace@plt>
   1ab90:	cmp	r0, #0
   1ab94:	beq	1a9f0 <triple_free@@Base+0x3c0c>
   1ab98:	ldr	r3, [sp, #40]	; 0x28
   1ab9c:	ldr	r6, [sp, #16]
   1aba0:	add	fp, fp, r3
   1aba4:	strb	r8, [sp, #32]
   1aba8:	cmp	r6, fp
   1abac:	str	fp, [sp, #36]	; 0x24
   1abb0:	bls	1a9f0 <triple_free@@Base+0x3c0c>
   1abb4:	ldrb	r3, [sp, #20]
   1abb8:	cmp	r3, #0
   1abbc:	beq	1ab4c <triple_free@@Base+0x3d68>
   1abc0:	ldr	r1, [sp, #36]	; 0x24
   1abc4:	mov	r0, r9
   1abc8:	mov	r3, r4
   1abcc:	rsb	r2, r1, r6
   1abd0:	bl	11908 <mbrtowc@plt>
   1abd4:	cmn	r0, #1
   1abd8:	str	r0, [sp, #40]	; 0x28
   1abdc:	beq	1a9d4 <triple_free@@Base+0x3bf0>
   1abe0:	cmn	r0, #2
   1abe4:	ldr	fp, [sp, #36]	; 0x24
   1abe8:	beq	1ac48 <triple_free@@Base+0x3e64>
   1abec:	cmp	r0, #0
   1abf0:	bne	1ac40 <triple_free@@Base+0x3e5c>
   1abf4:	str	r7, [sp, #40]	; 0x28
   1abf8:	ldrb	r3, [fp]
   1abfc:	cmp	r3, #0
   1ac00:	bne	1acc0 <triple_free@@Base+0x3edc>
   1ac04:	ldr	r6, [sp, #48]	; 0x30
   1ac08:	cmp	r6, #0
   1ac0c:	bne	1ac9c <triple_free@@Base+0x3eb8>
   1ac10:	mov	r0, r4
   1ac14:	strb	r7, [sp, #44]	; 0x2c
   1ac18:	bl	11824 <mbsinit@plt>
   1ac1c:	cmp	r0, #0
   1ac20:	strbne	r8, [sp, #20]
   1ac24:	b	1ab84 <triple_free@@Base+0x3da0>
   1ac28:	mov	r0, r4
   1ac2c:	bl	11824 <mbsinit@plt>
   1ac30:	cmp	r0, #0
   1ac34:	beq	1ac78 <triple_free@@Base+0x3e94>
   1ac38:	strb	r7, [sp, #20]
   1ac3c:	b	1abc0 <triple_free@@Base+0x3ddc>
   1ac40:	ldr	r6, [sp, #48]	; 0x30
   1ac44:	b	1ac10 <triple_free@@Base+0x3e2c>
   1ac48:	ldr	r3, [sp, #16]
   1ac4c:	mov	r2, #0
   1ac50:	strb	r2, [sp, #44]	; 0x2c
   1ac54:	rsb	r3, fp, r3
   1ac58:	str	r3, [sp, #40]	; 0x28
   1ac5c:	b	1a9e8 <triple_free@@Base+0x3c04>
   1ac60:	mov	r5, r3
   1ac64:	b	1aa8c <triple_free@@Base+0x3ca8>
   1ac68:	ldr	r5, [sp]
   1ac6c:	b	1aa8c <triple_free@@Base+0x3ca8>
   1ac70:	ldr	fp, [sp]
   1ac74:	b	1a9f0 <triple_free@@Base+0x3c0c>
   1ac78:	ldr	r0, [pc, #108]	; 1acec <triple_free@@Base+0x3f08>
   1ac7c:	mov	r2, #142	; 0x8e
   1ac80:	ldr	r1, [pc, #104]	; 1acf0 <triple_free@@Base+0x3f0c>
   1ac84:	ldr	r3, [pc, #104]	; 1acf4 <triple_free@@Base+0x3f10>
   1ac88:	add	r0, pc, r0
   1ac8c:	add	r1, pc, r1
   1ac90:	add	r3, pc, r3
   1ac94:	bl	11bf0 <__assert_fail@plt>
   1ac98:	bl	11854 <__stack_chk_fail@plt>
   1ac9c:	ldr	r0, [pc, #84]	; 1acf8 <triple_free@@Base+0x3f14>
   1aca0:	mov	r2, #170	; 0xaa
   1aca4:	ldr	r1, [pc, #80]	; 1acfc <triple_free@@Base+0x3f18>
   1aca8:	ldr	r3, [pc, #80]	; 1ad00 <triple_free@@Base+0x3f1c>
   1acac:	add	r0, pc, r0
   1acb0:	add	r1, pc, r1
   1acb4:	add	r3, pc, r3
   1acb8:	bl	11bf0 <__assert_fail@plt>
   1acbc:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1acc0:	ldr	r0, [pc, #60]	; 1ad04 <triple_free@@Base+0x3f20>
   1acc4:	mov	r2, #169	; 0xa9
   1acc8:	ldr	r1, [pc, #56]	; 1ad08 <triple_free@@Base+0x3f24>
   1accc:	ldr	r3, [pc, #56]	; 1ad0c <triple_free@@Base+0x3f28>
   1acd0:	add	r0, pc, r0
   1acd4:	add	r1, pc, r1
   1acd8:	add	r3, pc, r3
   1acdc:	bl	11bf0 <__assert_fail@plt>
   1ace0:	andeq	sl, r1, r8, lsl #17
   1ace4:	andeq	r0, r0, r0, lsr #3
   1ace8:	muleq	r0, ip, r1
   1acec:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1acf0:	strdeq	r8, [r0], -r0
   1acf4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1acf8:	andeq	r8, r0, r4, lsl lr
   1acfc:	andeq	r8, r0, ip, asr #29
   1ad00:			; <UNDEFINED> instruction: 0x00008eb4
   1ad04:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1ad08:	andeq	r8, r0, r8, lsr #29
   1ad0c:	muleq	r0, r0, lr
   1ad10:	push	{r4, r5, r6, r7, lr}
   1ad14:	cmp	r1, #0
   1ad18:	sub	sp, sp, #36	; 0x24
   1ad1c:	ldr	r7, [pc, #896]	; 1b0a4 <triple_free@@Base+0x42c0>
   1ad20:	mov	ip, r3
   1ad24:	mov	r5, r0
   1ad28:	add	r7, pc, r7
   1ad2c:	ldr	r4, [sp, #56]	; 0x38
   1ad30:	ldr	r6, [sp, #60]	; 0x3c
   1ad34:	beq	1b078 <triple_free@@Base+0x4294>
   1ad38:	str	r2, [sp]
   1ad3c:	mov	r3, r1
   1ad40:	ldr	r2, [pc, #864]	; 1b0a8 <triple_free@@Base+0x42c4>
   1ad44:	mov	r1, #1
   1ad48:	str	ip, [sp, #4]
   1ad4c:	add	r2, pc, r2
   1ad50:	bl	11a94 <__fprintf_chk@plt>
   1ad54:	ldr	r1, [pc, #848]	; 1b0ac <triple_free@@Base+0x42c8>
   1ad58:	mov	r2, #5
   1ad5c:	mov	r0, #0
   1ad60:	add	r1, pc, r1
   1ad64:	bl	11848 <dcgettext@plt>
   1ad68:	ldr	r2, [pc, #832]	; 1b0b0 <triple_free@@Base+0x42cc>
   1ad6c:	movw	ip, #2013	; 0x7dd
   1ad70:	mov	r1, #1
   1ad74:	ldr	r2, [r7, r2]
   1ad78:	str	ip, [sp]
   1ad7c:	mov	r3, r0
   1ad80:	mov	r0, r5
   1ad84:	bl	11a94 <__fprintf_chk@plt>
   1ad88:	ldr	r1, [pc, #804]	; 1b0b4 <triple_free@@Base+0x42d0>
   1ad8c:	mov	r0, #0
   1ad90:	mov	r2, #5
   1ad94:	add	r1, pc, r1
   1ad98:	bl	11848 <dcgettext@plt>
   1ad9c:	mov	r1, r5
   1ada0:	bl	11770 <fputs_unlocked@plt>
   1ada4:	cmp	r6, #9
   1ada8:	addls	pc, pc, r6, lsl #2
   1adac:	b	1b094 <triple_free@@Base+0x42b0>
   1adb0:	b	1ae44 <triple_free@@Base+0x4060>
   1adb4:	b	1ae48 <triple_free@@Base+0x4064>
   1adb8:	b	1ae78 <triple_free@@Base+0x4094>
   1adbc:	b	1aeac <triple_free@@Base+0x40c8>
   1adc0:	b	1aee8 <triple_free@@Base+0x4104>
   1adc4:	b	1af28 <triple_free@@Base+0x4144>
   1adc8:	b	1af70 <triple_free@@Base+0x418c>
   1adcc:	b	1afc0 <triple_free@@Base+0x41dc>
   1add0:	b	1b018 <triple_free@@Base+0x4234>
   1add4:	b	1add8 <triple_free@@Base+0x3ff4>
   1add8:	ldr	r1, [pc, #728]	; 1b0b8 <triple_free@@Base+0x42d4>
   1addc:	mov	r0, #0
   1ade0:	add	r1, pc, r1
   1ade4:	mov	r2, #5
   1ade8:	bl	11848 <dcgettext@plt>
   1adec:	ldm	r4, {r3, ip}
   1adf0:	mov	r1, #1
   1adf4:	str	ip, [sp]
   1adf8:	ldr	ip, [r4, #8]
   1adfc:	str	ip, [sp, #4]
   1ae00:	ldr	ip, [r4, #12]
   1ae04:	str	ip, [sp, #8]
   1ae08:	ldr	ip, [r4, #16]
   1ae0c:	str	ip, [sp, #12]
   1ae10:	ldr	ip, [r4, #20]
   1ae14:	str	ip, [sp, #16]
   1ae18:	ldr	ip, [r4, #24]
   1ae1c:	str	ip, [sp, #20]
   1ae20:	ldr	ip, [r4, #28]
   1ae24:	str	ip, [sp, #24]
   1ae28:	ldr	ip, [r4, #32]
   1ae2c:	str	ip, [sp, #28]
   1ae30:	mov	r2, r0
   1ae34:	mov	r0, r5
   1ae38:	bl	11a94 <__fprintf_chk@plt>
   1ae3c:	add	sp, sp, #36	; 0x24
   1ae40:	pop	{r4, r5, r6, r7, pc}
   1ae44:	bl	11bb4 <abort@plt>
   1ae48:	ldr	r1, [pc, #620]	; 1b0bc <triple_free@@Base+0x42d8>
   1ae4c:	mov	r2, #5
   1ae50:	mov	r0, #0
   1ae54:	add	r1, pc, r1
   1ae58:	bl	11848 <dcgettext@plt>
   1ae5c:	ldr	r3, [r4]
   1ae60:	mov	r1, #1
   1ae64:	mov	r2, r0
   1ae68:	mov	r0, r5
   1ae6c:	add	sp, sp, #36	; 0x24
   1ae70:	pop	{r4, r5, r6, r7, lr}
   1ae74:	b	11a94 <__fprintf_chk@plt>
   1ae78:	ldr	r1, [pc, #576]	; 1b0c0 <triple_free@@Base+0x42dc>
   1ae7c:	mov	r2, #5
   1ae80:	mov	r0, #0
   1ae84:	add	r1, pc, r1
   1ae88:	bl	11848 <dcgettext@plt>
   1ae8c:	ldm	r4, {r3, ip}
   1ae90:	mov	r1, #1
   1ae94:	str	ip, [sp, #56]	; 0x38
   1ae98:	mov	r2, r0
   1ae9c:	mov	r0, r5
   1aea0:	add	sp, sp, #36	; 0x24
   1aea4:	pop	{r4, r5, r6, r7, lr}
   1aea8:	b	11a94 <__fprintf_chk@plt>
   1aeac:	ldr	r1, [pc, #528]	; 1b0c4 <triple_free@@Base+0x42e0>
   1aeb0:	mov	r2, #5
   1aeb4:	mov	r0, #0
   1aeb8:	add	r1, pc, r1
   1aebc:	bl	11848 <dcgettext@plt>
   1aec0:	ldm	r4, {r3, ip}
   1aec4:	mov	r1, #1
   1aec8:	str	ip, [sp, #56]	; 0x38
   1aecc:	ldr	ip, [r4, #8]
   1aed0:	str	ip, [sp, #60]	; 0x3c
   1aed4:	mov	r2, r0
   1aed8:	mov	r0, r5
   1aedc:	add	sp, sp, #36	; 0x24
   1aee0:	pop	{r4, r5, r6, r7, lr}
   1aee4:	b	11a94 <__fprintf_chk@plt>
   1aee8:	ldr	r1, [pc, #472]	; 1b0c8 <triple_free@@Base+0x42e4>
   1aeec:	mov	r2, #5
   1aef0:	mov	r0, #0
   1aef4:	add	r1, pc, r1
   1aef8:	bl	11848 <dcgettext@plt>
   1aefc:	ldm	r4, {r3, ip}
   1af00:	mov	r1, #1
   1af04:	str	ip, [sp]
   1af08:	ldr	ip, [r4, #8]
   1af0c:	str	ip, [sp, #4]
   1af10:	ldr	ip, [r4, #12]
   1af14:	str	ip, [sp, #8]
   1af18:	mov	r2, r0
   1af1c:	mov	r0, r5
   1af20:	bl	11a94 <__fprintf_chk@plt>
   1af24:	b	1ae3c <triple_free@@Base+0x4058>
   1af28:	ldr	r1, [pc, #412]	; 1b0cc <triple_free@@Base+0x42e8>
   1af2c:	mov	r2, #5
   1af30:	mov	r0, #0
   1af34:	add	r1, pc, r1
   1af38:	bl	11848 <dcgettext@plt>
   1af3c:	ldm	r4, {r3, ip}
   1af40:	mov	r1, #1
   1af44:	str	ip, [sp]
   1af48:	ldr	ip, [r4, #8]
   1af4c:	str	ip, [sp, #4]
   1af50:	ldr	ip, [r4, #12]
   1af54:	str	ip, [sp, #8]
   1af58:	ldr	ip, [r4, #16]
   1af5c:	str	ip, [sp, #12]
   1af60:	mov	r2, r0
   1af64:	mov	r0, r5
   1af68:	bl	11a94 <__fprintf_chk@plt>
   1af6c:	b	1ae3c <triple_free@@Base+0x4058>
   1af70:	ldr	r1, [pc, #344]	; 1b0d0 <triple_free@@Base+0x42ec>
   1af74:	mov	r2, #5
   1af78:	mov	r0, #0
   1af7c:	add	r1, pc, r1
   1af80:	bl	11848 <dcgettext@plt>
   1af84:	ldm	r4, {r3, ip}
   1af88:	mov	r1, #1
   1af8c:	str	ip, [sp]
   1af90:	ldr	ip, [r4, #8]
   1af94:	str	ip, [sp, #4]
   1af98:	ldr	ip, [r4, #12]
   1af9c:	str	ip, [sp, #8]
   1afa0:	ldr	ip, [r4, #16]
   1afa4:	str	ip, [sp, #12]
   1afa8:	ldr	ip, [r4, #20]
   1afac:	str	ip, [sp, #16]
   1afb0:	mov	r2, r0
   1afb4:	mov	r0, r5
   1afb8:	bl	11a94 <__fprintf_chk@plt>
   1afbc:	b	1ae3c <triple_free@@Base+0x4058>
   1afc0:	ldr	r1, [pc, #268]	; 1b0d4 <triple_free@@Base+0x42f0>
   1afc4:	mov	r2, #5
   1afc8:	mov	r0, #0
   1afcc:	add	r1, pc, r1
   1afd0:	bl	11848 <dcgettext@plt>
   1afd4:	ldm	r4, {r3, ip}
   1afd8:	mov	r1, #1
   1afdc:	str	ip, [sp]
   1afe0:	ldr	ip, [r4, #8]
   1afe4:	str	ip, [sp, #4]
   1afe8:	ldr	ip, [r4, #12]
   1afec:	str	ip, [sp, #8]
   1aff0:	ldr	ip, [r4, #16]
   1aff4:	str	ip, [sp, #12]
   1aff8:	ldr	ip, [r4, #20]
   1affc:	str	ip, [sp, #16]
   1b000:	ldr	ip, [r4, #24]
   1b004:	str	ip, [sp, #20]
   1b008:	mov	r2, r0
   1b00c:	mov	r0, r5
   1b010:	bl	11a94 <__fprintf_chk@plt>
   1b014:	b	1ae3c <triple_free@@Base+0x4058>
   1b018:	ldr	r1, [pc, #184]	; 1b0d8 <triple_free@@Base+0x42f4>
   1b01c:	mov	r2, #5
   1b020:	mov	r0, #0
   1b024:	add	r1, pc, r1
   1b028:	bl	11848 <dcgettext@plt>
   1b02c:	ldm	r4, {r3, ip}
   1b030:	mov	r1, #1
   1b034:	str	ip, [sp]
   1b038:	ldr	ip, [r4, #8]
   1b03c:	str	ip, [sp, #4]
   1b040:	ldr	ip, [r4, #12]
   1b044:	str	ip, [sp, #8]
   1b048:	ldr	ip, [r4, #16]
   1b04c:	str	ip, [sp, #12]
   1b050:	ldr	ip, [r4, #20]
   1b054:	str	ip, [sp, #16]
   1b058:	ldr	ip, [r4, #24]
   1b05c:	str	ip, [sp, #20]
   1b060:	ldr	ip, [r4, #28]
   1b064:	str	ip, [sp, #24]
   1b068:	mov	r2, r0
   1b06c:	mov	r0, r5
   1b070:	bl	11a94 <__fprintf_chk@plt>
   1b074:	b	1ae3c <triple_free@@Base+0x4058>
   1b078:	str	r3, [sp]
   1b07c:	mov	r3, r2
   1b080:	ldr	r2, [pc, #84]	; 1b0dc <triple_free@@Base+0x42f8>
   1b084:	mov	r1, #1
   1b088:	add	r2, pc, r2
   1b08c:	bl	11a94 <__fprintf_chk@plt>
   1b090:	b	1ad54 <triple_free@@Base+0x3f70>
   1b094:	ldr	r1, [pc, #68]	; 1b0e0 <triple_free@@Base+0x42fc>
   1b098:	mov	r0, #0
   1b09c:	add	r1, pc, r1
   1b0a0:	b	1ade4 <triple_free@@Base+0x4000>
   1b0a4:	ldrdeq	sl, [r1], -r0
   1b0a8:	andeq	r8, r0, r0, asr #28
   1b0ac:	andeq	r8, r0, r0, asr #28
   1b0b0:	ldrdeq	r0, [r0], -r8
   1b0b4:	andeq	r8, r0, r0, lsl lr
   1b0b8:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   1b0bc:	andeq	r8, r0, ip, lsl lr
   1b0c0:	strdeq	r8, [r0], -ip
   1b0c4:	andeq	r8, r0, r0, ror #27
   1b0c8:	andeq	r8, r0, r0, asr #27
   1b0cc:	andeq	r8, r0, r0, lsr #27
   1b0d0:	andeq	r8, r0, ip, ror sp
   1b0d4:	andeq	r8, r0, r4, asr sp
   1b0d8:	andeq	r8, r0, r8, lsr #26
   1b0dc:	andeq	r8, r0, r0, lsl fp
   1b0e0:	andeq	r8, r0, r4, lsl sp
   1b0e4:	push	{r4, r5, lr}
   1b0e8:	sub	sp, sp, #12
   1b0ec:	ldr	r5, [sp, #24]
   1b0f0:	ldr	ip, [r5]
   1b0f4:	cmp	ip, #0
   1b0f8:	beq	1b114 <triple_free@@Base+0x4330>
   1b0fc:	mov	lr, r5
   1b100:	mov	ip, #0
   1b104:	ldr	r4, [lr, #4]!
   1b108:	add	ip, ip, #1
   1b10c:	cmp	r4, #0
   1b110:	bne	1b104 <triple_free@@Base+0x4320>
   1b114:	stm	sp, {r5, ip}
   1b118:	bl	1ad10 <triple_free@@Base+0x3f2c>
   1b11c:	add	sp, sp, #12
   1b120:	pop	{r4, r5, pc}
   1b124:	push	{r4, r5, r6, r7, lr}
   1b128:	sub	sp, sp, #60	; 0x3c
   1b12c:	ldr	r4, [pc, #100]	; 1b198 <triple_free@@Base+0x43b4>
   1b130:	mov	ip, #0
   1b134:	ldr	r5, [pc, #96]	; 1b19c <triple_free@@Base+0x43b8>
   1b138:	mov	lr, ip
   1b13c:	add	r4, pc, r4
   1b140:	ldr	r6, [sp, #80]	; 0x50
   1b144:	ldr	r7, [r4, r5]
   1b148:	add	r5, sp, #12
   1b14c:	ldr	r4, [r7]
   1b150:	str	r4, [sp, #52]	; 0x34
   1b154:	ldr	r4, [r6, ip]
   1b158:	cmp	r4, #0
   1b15c:	str	r4, [r5, ip]
   1b160:	beq	1b174 <triple_free@@Base+0x4390>
   1b164:	add	lr, lr, #1
   1b168:	add	ip, ip, #4
   1b16c:	cmp	lr, #10
   1b170:	bne	1b154 <triple_free@@Base+0x4370>
   1b174:	stm	sp, {r5, lr}
   1b178:	bl	1ad10 <triple_free@@Base+0x3f2c>
   1b17c:	ldr	r2, [sp, #52]	; 0x34
   1b180:	ldr	r3, [r7]
   1b184:	cmp	r2, r3
   1b188:	bne	1b194 <triple_free@@Base+0x43b0>
   1b18c:	add	sp, sp, #60	; 0x3c
   1b190:	pop	{r4, r5, r6, r7, pc}
   1b194:	bl	11854 <__stack_chk_fail@plt>
   1b198:			; <UNDEFINED> instruction: 0x00019ebc
   1b19c:	andeq	r0, r0, r0, lsr #3
   1b1a0:	push	{r3}		; (str r3, [sp, #-4]!)
   1b1a4:	push	{r4, lr}
   1b1a8:	sub	sp, sp, #20
   1b1ac:	ldr	lr, [pc, #72]	; 1b1fc <triple_free@@Base+0x4418>
   1b1b0:	add	ip, sp, #32
   1b1b4:	ldr	r4, [pc, #68]	; 1b200 <triple_free@@Base+0x441c>
   1b1b8:	add	lr, pc, lr
   1b1bc:	ldr	r3, [sp, #28]
   1b1c0:	ldr	r4, [lr, r4]
   1b1c4:	str	ip, [sp]
   1b1c8:	str	ip, [sp, #8]
   1b1cc:	ldr	ip, [r4]
   1b1d0:	str	ip, [sp, #12]
   1b1d4:	bl	1b124 <triple_free@@Base+0x4340>
   1b1d8:	ldr	r2, [sp, #12]
   1b1dc:	ldr	r3, [r4]
   1b1e0:	cmp	r2, r3
   1b1e4:	bne	1b1f8 <triple_free@@Base+0x4414>
   1b1e8:	add	sp, sp, #20
   1b1ec:	pop	{r4, lr}
   1b1f0:	add	sp, sp, #4
   1b1f4:	bx	lr
   1b1f8:	bl	11854 <__stack_chk_fail@plt>
   1b1fc:	andeq	r9, r1, r0, asr #28
   1b200:	andeq	r0, r0, r0, lsr #3
   1b204:	ldr	r1, [pc, #132]	; 1b290 <triple_free@@Base+0x44ac>
   1b208:	mov	r2, #5
   1b20c:	push	{r4, lr}
   1b210:	add	r1, pc, r1
   1b214:	mov	r0, #0
   1b218:	ldr	r4, [pc, #116]	; 1b294 <triple_free@@Base+0x44b0>
   1b21c:	bl	11848 <dcgettext@plt>
   1b220:	ldr	r2, [pc, #112]	; 1b298 <triple_free@@Base+0x44b4>
   1b224:	add	r4, pc, r4
   1b228:	add	r2, pc, r2
   1b22c:	mov	r1, r0
   1b230:	mov	r0, #1
   1b234:	bl	11a70 <__printf_chk@plt>
   1b238:	ldr	r1, [pc, #92]	; 1b29c <triple_free@@Base+0x44b8>
   1b23c:	mov	r2, #5
   1b240:	mov	r0, #0
   1b244:	add	r1, pc, r1
   1b248:	bl	11848 <dcgettext@plt>
   1b24c:	ldr	r2, [pc, #76]	; 1b2a0 <triple_free@@Base+0x44bc>
   1b250:	ldr	r3, [pc, #76]	; 1b2a4 <triple_free@@Base+0x44c0>
   1b254:	add	r2, pc, r2
   1b258:	add	r3, pc, r3
   1b25c:	mov	r1, r0
   1b260:	mov	r0, #1
   1b264:	bl	11a70 <__printf_chk@plt>
   1b268:	ldr	r1, [pc, #56]	; 1b2a8 <triple_free@@Base+0x44c4>
   1b26c:	mov	r0, #0
   1b270:	mov	r2, #5
   1b274:	add	r1, pc, r1
   1b278:	bl	11848 <dcgettext@plt>
   1b27c:	ldr	r3, [pc, #40]	; 1b2ac <triple_free@@Base+0x44c8>
   1b280:	ldr	r3, [r4, r3]
   1b284:	pop	{r4, lr}
   1b288:	ldr	r1, [r3]
   1b28c:	b	11770 <fputs_unlocked@plt>
   1b290:	ldrdeq	r8, [r0], -ip
   1b294:	ldrdeq	r9, [r1], -r4
   1b298:	ldrdeq	r8, [r0], -ip
   1b29c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1b2a0:	andeq	r8, r0, r8, ror #2
   1b2a4:	andeq	r8, r0, r4, ror r1
   1b2a8:			; <UNDEFINED> instruction: 0x00008bbc
   1b2ac:	andeq	r0, r0, r8, asr #3
   1b2b0:	push	{r4, lr}
   1b2b4:	mov	r4, r0
   1b2b8:	bl	11950 <malloc@plt>
   1b2bc:	rsbs	r3, r0, #1
   1b2c0:	movcc	r3, #0
   1b2c4:	cmp	r4, #0
   1b2c8:	moveq	r3, #0
   1b2cc:	cmp	r3, #0
   1b2d0:	popeq	{r4, pc}
   1b2d4:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b2d8:	push	{r3, r4, r5, lr}
   1b2dc:	mov	r4, r0
   1b2e0:	mvn	r0, #0
   1b2e4:	mov	r5, r1
   1b2e8:	bl	219e8 <triple_free@@Base+0xac04>
   1b2ec:	cmp	r0, r4
   1b2f0:	bcc	1b300 <triple_free@@Base+0x451c>
   1b2f4:	mul	r0, r4, r5
   1b2f8:	pop	{r3, r4, r5, lr}
   1b2fc:	b	1b2b0 <triple_free@@Base+0x44cc>
   1b300:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b304:	b	1b2b0 <triple_free@@Base+0x44cc>
   1b308:	rsbs	r3, r1, #1
   1b30c:	push	{r4, lr}
   1b310:	movcc	r3, #0
   1b314:	cmp	r0, #0
   1b318:	mov	r4, r1
   1b31c:	moveq	r3, #0
   1b320:	cmp	r3, #0
   1b324:	bne	1b348 <triple_free@@Base+0x4564>
   1b328:	bl	11860 <realloc@plt>
   1b32c:	rsbs	r3, r0, #1
   1b330:	movcc	r3, #0
   1b334:	cmp	r4, #0
   1b338:	moveq	r3, #0
   1b33c:	cmp	r3, #0
   1b340:	popeq	{r4, pc}
   1b344:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b348:	bl	117f4 <free@plt>
   1b34c:	mov	r0, #0
   1b350:	pop	{r4, pc}
   1b354:	push	{r4, r5, r6, lr}
   1b358:	mov	r5, r1
   1b35c:	mov	r6, r0
   1b360:	mov	r1, r2
   1b364:	mvn	r0, #0
   1b368:	mov	r4, r2
   1b36c:	bl	219e8 <triple_free@@Base+0xac04>
   1b370:	cmp	r0, r5
   1b374:	bcc	1b388 <triple_free@@Base+0x45a4>
   1b378:	mov	r0, r6
   1b37c:	mul	r1, r5, r4
   1b380:	pop	{r4, r5, r6, lr}
   1b384:	b	1b308 <triple_free@@Base+0x4524>
   1b388:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b38c:	push	{r3, r4, r5, r6, r7, lr}
   1b390:	subs	r7, r0, #0
   1b394:	mov	r5, r1
   1b398:	mov	r6, r2
   1b39c:	ldr	r4, [r1]
   1b3a0:	beq	1b3d8 <triple_free@@Base+0x45f4>
   1b3a4:	movw	r0, #43690	; 0xaaaa
   1b3a8:	mov	r1, r2
   1b3ac:	bfi	r0, r0, #16, #16
   1b3b0:	bl	219e8 <triple_free@@Base+0xac04>
   1b3b4:	cmp	r4, r0
   1b3b8:	addcc	r3, r4, #1
   1b3bc:	addcc	r4, r4, r3, lsr #1
   1b3c0:	bcs	1b3fc <triple_free@@Base+0x4618>
   1b3c4:	str	r4, [r5]
   1b3c8:	mov	r0, r7
   1b3cc:	mul	r1, r6, r4
   1b3d0:	pop	{r3, r4, r5, r6, r7, lr}
   1b3d4:	b	1b308 <triple_free@@Base+0x4524>
   1b3d8:	cmp	r4, #0
   1b3dc:	bne	1b3c4 <triple_free@@Base+0x45e0>
   1b3e0:	mov	r0, #64	; 0x40
   1b3e4:	mov	r1, r2
   1b3e8:	bl	219e8 <triple_free@@Base+0xac04>
   1b3ec:	cmp	r0, #0
   1b3f0:	movne	r4, r0
   1b3f4:	addeq	r4, r0, #1
   1b3f8:	b	1b3c4 <triple_free@@Base+0x45e0>
   1b3fc:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b400:	cmp	r0, #0
   1b404:	push	{r3, lr}
   1b408:	ldr	r3, [r1]
   1b40c:	beq	1b438 <triple_free@@Base+0x4654>
   1b410:	movw	r2, #43689	; 0xaaa9
   1b414:	movt	r2, #43690	; 0xaaaa
   1b418:	cmp	r3, r2
   1b41c:	addls	r2, r3, #1
   1b420:	addls	r3, r3, r2, lsr #1
   1b424:	bhi	1b450 <triple_free@@Base+0x466c>
   1b428:	str	r3, [r1]
   1b42c:	mov	r1, r3
   1b430:	pop	{r3, lr}
   1b434:	b	1b308 <triple_free@@Base+0x4524>
   1b438:	cmp	r3, #0
   1b43c:	moveq	r3, #64	; 0x40
   1b440:	str	r3, [r1]
   1b444:	mov	r1, r3
   1b448:	pop	{r3, lr}
   1b44c:	b	1b308 <triple_free@@Base+0x4524>
   1b450:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b454:	push	{r4, lr}
   1b458:	mov	r4, r0
   1b45c:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1b460:	mov	r2, r4
   1b464:	mov	r1, #0
   1b468:	pop	{r4, lr}
   1b46c:	b	11a58 <memset@plt>
   1b470:	push	{r3, lr}
   1b474:	bl	11764 <calloc@plt>
   1b478:	cmp	r0, #0
   1b47c:	popne	{r3, pc}
   1b480:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b484:	push	{r3, r4, r5, lr}
   1b488:	mov	r4, r1
   1b48c:	mov	r5, r0
   1b490:	mov	r0, r1
   1b494:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1b498:	mov	r1, r5
   1b49c:	mov	r2, r4
   1b4a0:	pop	{r3, r4, r5, lr}
   1b4a4:	b	1180c <memcpy@plt>
   1b4a8:	push	{r4, lr}
   1b4ac:	mov	r4, r0
   1b4b0:	bl	119d4 <strlen@plt>
   1b4b4:	add	r1, r0, #1
   1b4b8:	mov	r0, r4
   1b4bc:	pop	{r4, lr}
   1b4c0:	b	1b484 <triple_free@@Base+0x46a0>
   1b4c4:	ldr	r3, [pc, #64]	; 1b50c <triple_free@@Base+0x4728>
   1b4c8:	mov	r2, #5
   1b4cc:	ldr	ip, [pc, #60]	; 1b510 <triple_free@@Base+0x472c>
   1b4d0:	mov	r0, #0
   1b4d4:	add	r3, pc, r3
   1b4d8:	ldr	r1, [pc, #52]	; 1b514 <triple_free@@Base+0x4730>
   1b4dc:	push	{r4, lr}
   1b4e0:	add	r1, pc, r1
   1b4e4:	ldr	r3, [r3, ip]
   1b4e8:	ldr	r4, [r3]
   1b4ec:	bl	11848 <dcgettext@plt>
   1b4f0:	ldr	r2, [pc, #32]	; 1b518 <triple_free@@Base+0x4734>
   1b4f4:	mov	r1, #0
   1b4f8:	add	r2, pc, r2
   1b4fc:	mov	r3, r0
   1b500:	mov	r0, r4
   1b504:	bl	11920 <error@plt>
   1b508:	bl	11bb4 <abort@plt>
   1b50c:	andeq	r9, r1, r4, lsr #22
   1b510:	andeq	r0, r0, ip, asr #3
   1b514:	andeq	r8, r0, r0, asr #19
   1b518:	andeq	r8, r0, ip, asr r4
   1b51c:	mov	r0, #0
   1b520:	push	{r4, lr}
   1b524:	mov	r1, r0
   1b528:	bl	119b0 <getcwd@plt>
   1b52c:	subs	r4, r0, #0
   1b530:	beq	1b53c <triple_free@@Base+0x4758>
   1b534:	mov	r0, r4
   1b538:	pop	{r4, pc}
   1b53c:	bl	11a1c <__errno_location@plt>
   1b540:	ldr	r3, [r0]
   1b544:	cmp	r3, #12
   1b548:	bne	1b534 <triple_free@@Base+0x4750>
   1b54c:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b550:	push	{r4, lr}
   1b554:	sub	sp, sp, #8
   1b558:	ldr	ip, [sp, #16]
   1b55c:	str	ip, [sp]
   1b560:	bl	1f0f8 <triple_free@@Base+0x8314>
   1b564:	subs	r4, r0, #0
   1b568:	blt	1b578 <triple_free@@Base+0x4794>
   1b56c:	mov	r0, r4
   1b570:	add	sp, sp, #8
   1b574:	pop	{r4, pc}
   1b578:	bl	11a1c <__errno_location@plt>
   1b57c:	ldr	r3, [r0]
   1b580:	cmp	r3, #12
   1b584:	bne	1b56c <triple_free@@Base+0x4788>
   1b588:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b58c:	push	{r4, lr}
   1b590:	bl	1f45c <triple_free@@Base+0x8678>
   1b594:	subs	r4, r0, #0
   1b598:	beq	1b5a4 <triple_free@@Base+0x47c0>
   1b59c:	mov	r0, r4
   1b5a0:	pop	{r4, pc}
   1b5a4:	bl	11a1c <__errno_location@plt>
   1b5a8:	ldr	r3, [r0]
   1b5ac:	cmp	r3, #12
   1b5b0:	bne	1b59c <triple_free@@Base+0x47b8>
   1b5b4:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b5b8:	push	{r4, lr}
   1b5bc:	bl	1f678 <triple_free@@Base+0x8894>
   1b5c0:	subs	r4, r0, #0
   1b5c4:	beq	1b5d0 <triple_free@@Base+0x47ec>
   1b5c8:	mov	r0, r4
   1b5cc:	pop	{r4, pc}
   1b5d0:	bl	11a1c <__errno_location@plt>
   1b5d4:	ldr	r3, [r0]
   1b5d8:	cmp	r3, #12
   1b5dc:	bne	1b5c8 <triple_free@@Base+0x47e4>
   1b5e0:	bl	1b4c4 <triple_free@@Base+0x46e0>
   1b5e4:	ldr	ip, [pc, #204]	; 1b6b8 <triple_free@@Base+0x48d4>
   1b5e8:	push	{r4, r5, r6, r7, lr}
   1b5ec:	sub	lr, r0, #1
   1b5f0:	ldr	r0, [pc, #196]	; 1b6bc <triple_free@@Base+0x48d8>
   1b5f4:	add	ip, pc, ip
   1b5f8:	ldr	r4, [pc, #192]	; 1b6c0 <triple_free@@Base+0x48dc>
   1b5fc:	sub	sp, sp, #20
   1b600:	ldr	r0, [ip, r0]
   1b604:	ldr	r5, [sp, #40]	; 0x28
   1b608:	ldr	r0, [r0]
   1b60c:	str	r0, [sp, #12]
   1b610:	ldr	r0, [ip, r4]
   1b614:	ldr	r4, [r0]
   1b618:	cmp	lr, #3
   1b61c:	addls	pc, pc, lr, lsl #2
   1b620:	b	1b67c <triple_free@@Base+0x4898>
   1b624:	b	1b680 <triple_free@@Base+0x489c>
   1b628:	b	1b634 <triple_free@@Base+0x4850>
   1b62c:	b	1b634 <triple_free@@Base+0x4850>
   1b630:	b	1b68c <triple_free@@Base+0x48a8>
   1b634:	ldr	r0, [pc, #136]	; 1b6c4 <triple_free@@Base+0x48e0>
   1b638:	add	r0, pc, r0
   1b63c:	cmp	r1, #0
   1b640:	blt	1b698 <triple_free@@Base+0x48b4>
   1b644:	ldr	r7, [pc, #124]	; 1b6c8 <triple_free@@Base+0x48e4>
   1b648:	ldr	r6, [r3, r1, lsl #4]
   1b64c:	add	r7, pc, r7
   1b650:	mov	r1, r0
   1b654:	mov	r2, #5
   1b658:	mov	r0, #0
   1b65c:	bl	11848 <dcgettext@plt>
   1b660:	str	r6, [sp]
   1b664:	str	r5, [sp, #4]
   1b668:	mov	r3, r7
   1b66c:	mov	r1, #0
   1b670:	mov	r2, r0
   1b674:	mov	r0, r4
   1b678:	bl	11920 <error@plt>
   1b67c:	bl	11bb4 <abort@plt>
   1b680:	ldr	r0, [pc, #68]	; 1b6cc <triple_free@@Base+0x48e8>
   1b684:	add	r0, pc, r0
   1b688:	b	1b63c <triple_free@@Base+0x4858>
   1b68c:	ldr	r0, [pc, #60]	; 1b6d0 <triple_free@@Base+0x48ec>
   1b690:	add	r0, pc, r0
   1b694:	b	1b63c <triple_free@@Base+0x4858>
   1b698:	ldr	r7, [pc, #52]	; 1b6d4 <triple_free@@Base+0x48f0>
   1b69c:	mov	r3, #0
   1b6a0:	strb	r2, [sp, #8]
   1b6a4:	add	r6, sp, #8
   1b6a8:	add	r7, pc, r7
   1b6ac:	strb	r3, [sp, #9]
   1b6b0:	rsb	r7, r1, r7
   1b6b4:	b	1b650 <triple_free@@Base+0x486c>
   1b6b8:	andeq	r9, r1, r4, lsl #20
   1b6bc:	andeq	r0, r0, r0, lsr #3
   1b6c0:	andeq	r0, r0, ip, asr #3
   1b6c4:	muleq	r0, r8, r8
   1b6c8:	andeq	r8, r0, ip, asr #17
   1b6cc:	andeq	r8, r0, r4, ror r8
   1b6d0:	andeq	r8, r0, r4, lsr #16
   1b6d4:	andeq	r8, r0, r0, ror r8
   1b6d8:	ldr	ip, [pc, #1852]	; 1be1c <triple_free@@Base+0x5038>
   1b6dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6e0:	mov	fp, r2
   1b6e4:	ldr	r2, [pc, #1844]	; 1be20 <triple_free@@Base+0x503c>
   1b6e8:	add	ip, pc, ip
   1b6ec:	mov	r9, r3
   1b6f0:	sub	sp, sp, #36	; 0x24
   1b6f4:	mov	r3, ip
   1b6f8:	cmp	fp, #36	; 0x24
   1b6fc:	ldr	sl, [ip, r2]
   1b700:	mov	r5, r0
   1b704:	mov	r8, r1
   1b708:	ldr	r6, [sp, #72]	; 0x48
   1b70c:	ldr	r3, [sl]
   1b710:	str	r3, [sp, #28]
   1b714:	bhi	1bdfc <triple_free@@Base+0x5018>
   1b718:	cmp	r1, #0
   1b71c:	addeq	r8, sp, #24
   1b720:	bl	119a4 <__ctype_b_loc@plt>
   1b724:	ldrb	r3, [r5]
   1b728:	mov	r1, r5
   1b72c:	ldr	r0, [r0]
   1b730:	b	1b738 <triple_free@@Base+0x4954>
   1b734:	ldrb	r3, [r1, #1]!
   1b738:	lsl	r2, r3, #1
   1b73c:	ldrh	r4, [r0, r2]
   1b740:	and	r4, r4, #8192	; 0x2000
   1b744:	uxth	r4, r4
   1b748:	cmp	r4, #0
   1b74c:	bne	1b734 <triple_free@@Base+0x4950>
   1b750:	cmp	r3, #45	; 0x2d
   1b754:	bne	1b774 <triple_free@@Base+0x4990>
   1b758:	mov	r0, #4
   1b75c:	ldr	r2, [sp, #28]
   1b760:	ldr	r3, [sl]
   1b764:	cmp	r2, r3
   1b768:	bne	1bdf8 <triple_free@@Base+0x5014>
   1b76c:	add	sp, sp, #36	; 0x24
   1b770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b774:	bl	11a1c <__errno_location@plt>
   1b778:	mov	r2, fp
   1b77c:	mov	r1, r8
   1b780:	mov	r3, r4
   1b784:	str	r4, [r0]
   1b788:	mov	r7, r0
   1b78c:	mov	r0, r5
   1b790:	bl	11818 <__strtoull_internal@plt>
   1b794:	ldr	fp, [r8]
   1b798:	cmp	fp, r5
   1b79c:	strd	r0, [sp]
   1b7a0:	beq	1b91c <triple_free@@Base+0x4b38>
   1b7a4:	ldr	ip, [r7]
   1b7a8:	cmp	ip, #0
   1b7ac:	bne	1b7d8 <triple_free@@Base+0x49f4>
   1b7b0:	mov	r7, ip
   1b7b4:	cmp	r6, #0
   1b7b8:	beq	1bd88 <triple_free@@Base+0x4fa4>
   1b7bc:	ldrb	r5, [fp]
   1b7c0:	cmp	r5, #0
   1b7c4:	bne	1b7e8 <triple_free@@Base+0x4a04>
   1b7c8:	ldrd	r2, [sp]
   1b7cc:	mov	r0, r7
   1b7d0:	strd	r2, [r9]
   1b7d4:	b	1b75c <triple_free@@Base+0x4978>
   1b7d8:	cmp	ip, #34	; 0x22
   1b7dc:	moveq	r7, #1
   1b7e0:	bne	1b758 <triple_free@@Base+0x4974>
   1b7e4:	b	1b7b4 <triple_free@@Base+0x49d0>
   1b7e8:	mov	r0, r6
   1b7ec:	mov	r1, r5
   1b7f0:	bl	119e0 <strchr@plt>
   1b7f4:	cmp	r0, #0
   1b7f8:	beq	1b958 <triple_free@@Base+0x4b74>
   1b7fc:	mov	r0, r6
   1b800:	mov	r1, #48	; 0x30
   1b804:	bl	119e0 <strchr@plt>
   1b808:	cmp	r0, #0
   1b80c:	beq	1b82c <triple_free@@Base+0x4a48>
   1b810:	ldrb	r3, [fp, #1]
   1b814:	cmp	r3, #68	; 0x44
   1b818:	beq	1bdb0 <triple_free@@Base+0x4fcc>
   1b81c:	cmp	r3, #105	; 0x69
   1b820:	beq	1bd98 <triple_free@@Base+0x4fb4>
   1b824:	cmp	r3, #66	; 0x42
   1b828:	beq	1bdb0 <triple_free@@Base+0x4fcc>
   1b82c:	mov	r6, #1
   1b830:	mov	r4, #1024	; 0x400
   1b834:	sub	r5, r5, #66	; 0x42
   1b838:	cmp	r5, #53	; 0x35
   1b83c:	addls	pc, pc, r5, lsl #2
   1b840:	b	1b958 <triple_free@@Base+0x4b74>
   1b844:	b	1bc00 <triple_free@@Base+0x4e1c>
   1b848:	b	1b958 <triple_free@@Base+0x4b74>
   1b84c:	b	1b958 <triple_free@@Base+0x4b74>
   1b850:	b	1bb94 <triple_free@@Base+0x4db0>
   1b854:	b	1b958 <triple_free@@Base+0x4b74>
   1b858:	b	1bb28 <triple_free@@Base+0x4d44>
   1b85c:	b	1b958 <triple_free@@Base+0x4b74>
   1b860:	b	1b958 <triple_free@@Base+0x4b74>
   1b864:	b	1b958 <triple_free@@Base+0x4b74>
   1b868:	b	1bad0 <triple_free@@Base+0x4cec>
   1b86c:	b	1b958 <triple_free@@Base+0x4b74>
   1b870:	b	1bca8 <triple_free@@Base+0x4ec4>
   1b874:	b	1b958 <triple_free@@Base+0x4b74>
   1b878:	b	1b958 <triple_free@@Base+0x4b74>
   1b87c:	b	1bc3c <triple_free@@Base+0x4e58>
   1b880:	b	1b958 <triple_free@@Base+0x4b74>
   1b884:	b	1b958 <triple_free@@Base+0x4b74>
   1b888:	b	1b958 <triple_free@@Base+0x4b74>
   1b88c:	b	1bd1c <triple_free@@Base+0x4f38>
   1b890:	b	1b958 <triple_free@@Base+0x4b74>
   1b894:	b	1b958 <triple_free@@Base+0x4b74>
   1b898:	b	1b958 <triple_free@@Base+0x4b74>
   1b89c:	b	1b958 <triple_free@@Base+0x4b74>
   1b8a0:	b	1ba64 <triple_free@@Base+0x4c80>
   1b8a4:	b	1b9ec <triple_free@@Base+0x4c08>
   1b8a8:	b	1b958 <triple_free@@Base+0x4b74>
   1b8ac:	b	1b958 <triple_free@@Base+0x4b74>
   1b8b0:	b	1b958 <triple_free@@Base+0x4b74>
   1b8b4:	b	1b958 <triple_free@@Base+0x4b74>
   1b8b8:	b	1b958 <triple_free@@Base+0x4b74>
   1b8bc:	b	1b958 <triple_free@@Base+0x4b74>
   1b8c0:	b	1b958 <triple_free@@Base+0x4b74>
   1b8c4:	b	1b9b0 <triple_free@@Base+0x4bcc>
   1b8c8:	b	1b968 <triple_free@@Base+0x4b84>
   1b8cc:	b	1b958 <triple_free@@Base+0x4b74>
   1b8d0:	b	1b958 <triple_free@@Base+0x4b74>
   1b8d4:	b	1b958 <triple_free@@Base+0x4b74>
   1b8d8:	b	1bb28 <triple_free@@Base+0x4d44>
   1b8dc:	b	1b958 <triple_free@@Base+0x4b74>
   1b8e0:	b	1b958 <triple_free@@Base+0x4b74>
   1b8e4:	b	1b958 <triple_free@@Base+0x4b74>
   1b8e8:	b	1bad0 <triple_free@@Base+0x4cec>
   1b8ec:	b	1b958 <triple_free@@Base+0x4b74>
   1b8f0:	b	1bca8 <triple_free@@Base+0x4ec4>
   1b8f4:	b	1b958 <triple_free@@Base+0x4b74>
   1b8f8:	b	1b958 <triple_free@@Base+0x4b74>
   1b8fc:	b	1b958 <triple_free@@Base+0x4b74>
   1b900:	b	1b958 <triple_free@@Base+0x4b74>
   1b904:	b	1b958 <triple_free@@Base+0x4b74>
   1b908:	b	1b958 <triple_free@@Base+0x4b74>
   1b90c:	b	1bd1c <triple_free@@Base+0x4f38>
   1b910:	b	1b958 <triple_free@@Base+0x4b74>
   1b914:	b	1b958 <triple_free@@Base+0x4b74>
   1b918:	b	1b988 <triple_free@@Base+0x4ba4>
   1b91c:	cmp	r6, #0
   1b920:	beq	1b758 <triple_free@@Base+0x4974>
   1b924:	ldrb	r5, [r5]
   1b928:	cmp	r5, #0
   1b92c:	beq	1b758 <triple_free@@Base+0x4974>
   1b930:	mov	r0, r6
   1b934:	mov	r1, r5
   1b938:	bl	119e0 <strchr@plt>
   1b93c:	cmp	r0, #0
   1b940:	beq	1b758 <triple_free@@Base+0x4974>
   1b944:	mov	r0, #1
   1b948:	mov	r1, #0
   1b94c:	mov	r7, r4
   1b950:	strd	r0, [sp]
   1b954:	b	1b7fc <triple_free@@Base+0x4a18>
   1b958:	ldrd	r2, [sp]
   1b95c:	orr	r0, r7, #2
   1b960:	strd	r2, [r9]
   1b964:	b	1b75c <triple_free@@Base+0x4978>
   1b968:	mov	r3, #0
   1b96c:	add	r2, fp, r6
   1b970:	str	r2, [r8]
   1b974:	ldrb	r2, [fp, r6]
   1b978:	orr	r7, r7, r3
   1b97c:	cmp	r2, #0
   1b980:	orrne	r7, r7, #2
   1b984:	b	1b7c8 <triple_free@@Base+0x49e4>
   1b988:	ldrd	r2, [sp]
   1b98c:	cmp	r2, #0
   1b990:	sbcs	r3, r3, #0
   1b994:	blt	1bdd0 <triple_free@@Base+0x4fec>
   1b998:	ldrd	r0, [sp]
   1b99c:	mov	r3, #0
   1b9a0:	adds	r0, r0, r0
   1b9a4:	adc	r1, r1, r1
   1b9a8:	strd	r0, [sp]
   1b9ac:	b	1b96c <triple_free@@Base+0x4b88>
   1b9b0:	ldrd	r0, [sp]
   1b9b4:	movw	r3, #65535	; 0xffff
   1b9b8:	movt	r3, #127	; 0x7f
   1b9bc:	mvn	r2, #0
   1b9c0:	cmp	r1, r3
   1b9c4:	cmpeq	r0, r2
   1b9c8:	bhi	1bdd0 <triple_free@@Base+0x4fec>
   1b9cc:	lsl	r2, r1, #9
   1b9d0:	ldr	r1, [sp]
   1b9d4:	lsl	r3, r0, #9
   1b9d8:	str	r3, [sp]
   1b9dc:	mov	r3, #0
   1b9e0:	orr	r2, r2, r1, lsr #23
   1b9e4:	str	r2, [sp, #4]
   1b9e8:	b	1b96c <triple_free@@Base+0x4b88>
   1b9ec:	asr	r5, r4, #31
   1b9f0:	mov	r2, r4
   1b9f4:	mvn	r0, #0
   1b9f8:	mvn	r1, #0
   1b9fc:	mov	r3, r5
   1ba00:	bl	21fac <triple_free@@Base+0xb1c8>
   1ba04:	mov	ip, r7
   1ba08:	str	r6, [sp, #20]
   1ba0c:	mov	r2, #7
   1ba10:	ldrd	r6, [sp]
   1ba14:	mov	r3, #0
   1ba18:	strd	r0, [sp, #8]
   1ba1c:	ldrd	r0, [sp, #8]
   1ba20:	cmp	r1, r7
   1ba24:	cmpeq	r0, r6
   1ba28:	mulcs	r0, r6, r5
   1ba2c:	movcs	r1, #0
   1ba30:	mlacs	r0, r4, r7, r0
   1ba34:	movcc	r1, #1
   1ba38:	umullcs	r6, r7, r6, r4
   1ba3c:	mvncc	r6, #0
   1ba40:	mvncc	r7, #0
   1ba44:	orr	r3, r3, r1
   1ba48:	addcs	r7, r0, r7
   1ba4c:	subs	r2, r2, #1
   1ba50:	bne	1ba1c <triple_free@@Base+0x4c38>
   1ba54:	strd	r6, [sp]
   1ba58:	mov	r7, ip
   1ba5c:	ldr	r6, [sp, #20]
   1ba60:	b	1b96c <triple_free@@Base+0x4b88>
   1ba64:	asr	r5, r4, #31
   1ba68:	mov	r2, r4
   1ba6c:	mvn	r0, #0
   1ba70:	mvn	r1, #0
   1ba74:	mov	r3, r5
   1ba78:	bl	21fac <triple_free@@Base+0xb1c8>
   1ba7c:	mov	ip, r7
   1ba80:	str	r6, [sp, #20]
   1ba84:	mov	r2, #8
   1ba88:	ldrd	r6, [sp]
   1ba8c:	mov	r3, #0
   1ba90:	strd	r0, [sp, #8]
   1ba94:	ldrd	r0, [sp, #8]
   1ba98:	cmp	r1, r7
   1ba9c:	cmpeq	r0, r6
   1baa0:	mulcs	r0, r6, r5
   1baa4:	movcs	r1, #0
   1baa8:	mlacs	r0, r4, r7, r0
   1baac:	movcc	r1, #1
   1bab0:	umullcs	r6, r7, r6, r4
   1bab4:	mvncc	r6, #0
   1bab8:	mvncc	r7, #0
   1babc:	orr	r3, r3, r1
   1bac0:	addcs	r7, r0, r7
   1bac4:	subs	r2, r2, #1
   1bac8:	bne	1ba94 <triple_free@@Base+0x4cb0>
   1bacc:	b	1ba54 <triple_free@@Base+0x4c70>
   1bad0:	mov	r2, r4
   1bad4:	asr	r3, r4, #31
   1bad8:	mvn	r0, #0
   1badc:	mvn	r1, #0
   1bae0:	strd	r2, [sp, #8]
   1bae4:	bl	21fac <triple_free@@Base+0xb1c8>
   1bae8:	ldrd	r2, [sp]
   1baec:	cmp	r3, r1
   1baf0:	cmpeq	r2, r0
   1baf4:	bhi	1bdbc <triple_free@@Base+0x4fd8>
   1baf8:	ldr	r3, [sp]
   1bafc:	ldr	ip, [sp, #12]
   1bb00:	ldr	r0, [sp, #4]
   1bb04:	ldr	r1, [sp]
   1bb08:	mul	r2, r3, ip
   1bb0c:	mov	r3, #0
   1bb10:	mla	r2, r4, r0, r2
   1bb14:	umull	r0, r1, r1, r4
   1bb18:	add	r2, r2, r1
   1bb1c:	strd	r0, [sp]
   1bb20:	str	r2, [sp, #4]
   1bb24:	b	1b96c <triple_free@@Base+0x4b88>
   1bb28:	asr	r5, r4, #31
   1bb2c:	mov	r2, r4
   1bb30:	mvn	r0, #0
   1bb34:	mvn	r1, #0
   1bb38:	mov	r3, r5
   1bb3c:	bl	21fac <triple_free@@Base+0xb1c8>
   1bb40:	mov	ip, r7
   1bb44:	str	r6, [sp, #20]
   1bb48:	mov	r2, #3
   1bb4c:	ldrd	r6, [sp]
   1bb50:	mov	r3, #0
   1bb54:	strd	r0, [sp, #8]
   1bb58:	ldrd	r0, [sp, #8]
   1bb5c:	cmp	r1, r7
   1bb60:	cmpeq	r0, r6
   1bb64:	mulcs	r0, r6, r5
   1bb68:	movcs	r1, #0
   1bb6c:	mlacs	r0, r4, r7, r0
   1bb70:	movcc	r1, #1
   1bb74:	umullcs	r6, r7, r6, r4
   1bb78:	mvncc	r6, #0
   1bb7c:	mvncc	r7, #0
   1bb80:	orr	r3, r3, r1
   1bb84:	addcs	r7, r0, r7
   1bb88:	subs	r2, r2, #1
   1bb8c:	bne	1bb58 <triple_free@@Base+0x4d74>
   1bb90:	b	1ba54 <triple_free@@Base+0x4c70>
   1bb94:	asr	r5, r4, #31
   1bb98:	mov	r2, r4
   1bb9c:	mvn	r0, #0
   1bba0:	mvn	r1, #0
   1bba4:	mov	r3, r5
   1bba8:	bl	21fac <triple_free@@Base+0xb1c8>
   1bbac:	mov	ip, r7
   1bbb0:	str	r6, [sp, #20]
   1bbb4:	mov	r2, #6
   1bbb8:	ldrd	r6, [sp]
   1bbbc:	mov	r3, #0
   1bbc0:	strd	r0, [sp, #8]
   1bbc4:	ldrd	r0, [sp, #8]
   1bbc8:	cmp	r1, r7
   1bbcc:	cmpeq	r0, r6
   1bbd0:	mulcs	r0, r6, r5
   1bbd4:	movcs	r1, #0
   1bbd8:	mlacs	r0, r4, r7, r0
   1bbdc:	movcc	r1, #1
   1bbe0:	umullcs	r6, r7, r6, r4
   1bbe4:	mvncc	r6, #0
   1bbe8:	mvncc	r7, #0
   1bbec:	orr	r3, r3, r1
   1bbf0:	addcs	r7, r0, r7
   1bbf4:	subs	r2, r2, #1
   1bbf8:	bne	1bbc4 <triple_free@@Base+0x4de0>
   1bbfc:	b	1ba54 <triple_free@@Base+0x4c70>
   1bc00:	ldrd	r0, [sp]
   1bc04:	movw	r3, #65535	; 0xffff
   1bc08:	movt	r3, #63	; 0x3f
   1bc0c:	mvn	r2, #0
   1bc10:	cmp	r1, r3
   1bc14:	cmpeq	r0, r2
   1bc18:	bhi	1bdbc <triple_free@@Base+0x4fd8>
   1bc1c:	lsl	r2, r1, #10
   1bc20:	ldr	r1, [sp]
   1bc24:	lsl	r3, r0, #10
   1bc28:	str	r3, [sp]
   1bc2c:	mov	r3, #0
   1bc30:	orr	r2, r2, r1, lsr #22
   1bc34:	str	r2, [sp, #4]
   1bc38:	b	1b96c <triple_free@@Base+0x4b88>
   1bc3c:	asr	r5, r4, #31
   1bc40:	mov	r2, r4
   1bc44:	mvn	r0, #0
   1bc48:	mvn	r1, #0
   1bc4c:	mov	r3, r5
   1bc50:	bl	21fac <triple_free@@Base+0xb1c8>
   1bc54:	mov	ip, r7
   1bc58:	str	r6, [sp, #20]
   1bc5c:	mov	r2, #5
   1bc60:	ldrd	r6, [sp]
   1bc64:	mov	r3, #0
   1bc68:	strd	r0, [sp, #8]
   1bc6c:	ldrd	r0, [sp, #8]
   1bc70:	cmp	r1, r7
   1bc74:	cmpeq	r0, r6
   1bc78:	mulcs	r0, r6, r5
   1bc7c:	movcs	r1, #0
   1bc80:	mlacs	r0, r4, r7, r0
   1bc84:	movcc	r1, #1
   1bc88:	umullcs	r6, r7, r6, r4
   1bc8c:	mvncc	r6, #0
   1bc90:	mvncc	r7, #0
   1bc94:	orr	r3, r3, r1
   1bc98:	addcs	r7, r0, r7
   1bc9c:	subs	r2, r2, #1
   1bca0:	bne	1bc6c <triple_free@@Base+0x4e88>
   1bca4:	b	1ba54 <triple_free@@Base+0x4c70>
   1bca8:	mov	r2, r4
   1bcac:	asr	r3, r4, #31
   1bcb0:	mvn	r0, #0
   1bcb4:	mvn	r1, #0
   1bcb8:	strd	r2, [sp, #8]
   1bcbc:	bl	21fac <triple_free@@Base+0xb1c8>
   1bcc0:	ldrd	r2, [sp]
   1bcc4:	cmp	r3, r1
   1bcc8:	cmpeq	r2, r0
   1bccc:	bhi	1bde4 <triple_free@@Base+0x5000>
   1bcd0:	ldr	ip, [sp, #4]
   1bcd4:	mul	r3, r4, ip
   1bcd8:	ldr	ip, [sp, #12]
   1bcdc:	mla	r3, r2, ip, r3
   1bce0:	ldr	r2, [sp]
   1bce4:	umull	r4, r5, r4, r2
   1bce8:	add	r5, r3, r5
   1bcec:	cmp	r1, r5
   1bcf0:	cmpeq	r0, r4
   1bcf4:	bcc	1bde4 <triple_free@@Base+0x5000>
   1bcf8:	mul	r2, r4, ip
   1bcfc:	ldr	ip, [sp, #8]
   1bd00:	mov	r3, #0
   1bd04:	umull	r0, r1, r4, ip
   1bd08:	mla	r2, ip, r5, r2
   1bd0c:	strd	r0, [sp]
   1bd10:	add	r2, r2, r1
   1bd14:	str	r2, [sp, #4]
   1bd18:	b	1b96c <triple_free@@Base+0x4b88>
   1bd1c:	asr	r5, r4, #31
   1bd20:	mov	r2, r4
   1bd24:	mvn	r0, #0
   1bd28:	mvn	r1, #0
   1bd2c:	mov	r3, r5
   1bd30:	bl	21fac <triple_free@@Base+0xb1c8>
   1bd34:	mov	ip, r7
   1bd38:	str	r6, [sp, #20]
   1bd3c:	mov	r2, #4
   1bd40:	ldrd	r6, [sp]
   1bd44:	mov	r3, #0
   1bd48:	strd	r0, [sp, #8]
   1bd4c:	ldrd	r0, [sp, #8]
   1bd50:	cmp	r1, r7
   1bd54:	cmpeq	r0, r6
   1bd58:	mulcs	r0, r6, r5
   1bd5c:	movcs	r1, #0
   1bd60:	mlacs	r0, r4, r7, r0
   1bd64:	movcc	r1, #1
   1bd68:	umullcs	r6, r7, r6, r4
   1bd6c:	mvncc	r6, #0
   1bd70:	mvncc	r7, #0
   1bd74:	orr	r3, r3, r1
   1bd78:	addcs	r7, r0, r7
   1bd7c:	subs	r2, r2, #1
   1bd80:	bne	1bd4c <triple_free@@Base+0x4f68>
   1bd84:	b	1ba54 <triple_free@@Base+0x4c70>
   1bd88:	ldrd	r0, [sp]
   1bd8c:	strd	r0, [r9]
   1bd90:	mov	r0, r7
   1bd94:	b	1b75c <triple_free@@Base+0x4978>
   1bd98:	ldrb	r3, [fp, #2]
   1bd9c:	mov	r4, #1024	; 0x400
   1bda0:	cmp	r3, #66	; 0x42
   1bda4:	moveq	r6, #3
   1bda8:	movne	r6, #1
   1bdac:	b	1b834 <triple_free@@Base+0x4a50>
   1bdb0:	mov	r6, #2
   1bdb4:	mov	r4, #1000	; 0x3e8
   1bdb8:	b	1b834 <triple_free@@Base+0x4a50>
   1bdbc:	mvn	r3, #0
   1bdc0:	mvn	r2, #0
   1bdc4:	strd	r2, [sp]
   1bdc8:	mov	r3, #1
   1bdcc:	b	1b96c <triple_free@@Base+0x4b88>
   1bdd0:	mvn	r0, #0
   1bdd4:	mvn	r1, #0
   1bdd8:	mov	r3, #1
   1bddc:	strd	r0, [sp]
   1bde0:	b	1b96c <triple_free@@Base+0x4b88>
   1bde4:	mvn	r0, #0
   1bde8:	mvn	r1, #0
   1bdec:	mov	r3, #1
   1bdf0:	strd	r0, [sp]
   1bdf4:	b	1b96c <triple_free@@Base+0x4b88>
   1bdf8:	bl	11854 <__stack_chk_fail@plt>
   1bdfc:	ldr	r0, [pc, #32]	; 1be24 <triple_free@@Base+0x5040>
   1be00:	mov	r2, #96	; 0x60
   1be04:	ldr	r1, [pc, #28]	; 1be28 <triple_free@@Base+0x5044>
   1be08:	ldr	r3, [pc, #28]	; 1be2c <triple_free@@Base+0x5048>
   1be0c:	add	r0, pc, r0
   1be10:	add	r1, pc, r1
   1be14:	add	r3, pc, r3
   1be18:	bl	11bf0 <__assert_fail@plt>
   1be1c:	andeq	r9, r1, r0, lsl r9
   1be20:	andeq	r0, r0, r0, lsr #3
   1be24:	andeq	r8, r0, ip, lsl r1
   1be28:	andeq	r8, r0, r0, asr #2
   1be2c:	andeq	r8, r0, r8, lsl #2
   1be30:	ldr	ip, [pc, #84]	; 1be8c <triple_free@@Base+0x50a8>
   1be34:	push	{r1, r2, r3}
   1be38:	add	ip, pc, ip
   1be3c:	push	{r4, lr}
   1be40:	sub	sp, sp, #12
   1be44:	ldr	lr, [pc, #68]	; 1be90 <triple_free@@Base+0x50ac>
   1be48:	add	r3, sp, #24
   1be4c:	ldr	r1, [sp, #20]
   1be50:	mov	r2, r3
   1be54:	ldr	r4, [ip, lr]
   1be58:	str	r3, [sp]
   1be5c:	ldr	r3, [r4]
   1be60:	str	r3, [sp, #4]
   1be64:	bl	1cde0 <triple_free@@Base+0x5ffc>
   1be68:	ldr	r2, [sp, #4]
   1be6c:	ldr	r3, [r4]
   1be70:	cmp	r2, r3
   1be74:	bne	1be88 <triple_free@@Base+0x50a4>
   1be78:	add	sp, sp, #12
   1be7c:	pop	{r4, lr}
   1be80:	add	sp, sp, #12
   1be84:	bx	lr
   1be88:	bl	11854 <__stack_chk_fail@plt>
   1be8c:	andeq	r9, r1, r0, asr #3
   1be90:	andeq	r0, r0, r0, lsr #3
   1be94:	push	{r3, lr}
   1be98:	ldr	r0, [r0]
   1be9c:	cmp	r0, #0
   1bea0:	poplt	{r3, pc}
   1bea4:	bl	11bc0 <close@plt>
   1bea8:	cmp	r0, #0
   1beac:	popeq	{r3, pc}
   1beb0:	ldr	r0, [pc, #24]	; 1bed0 <triple_free@@Base+0x50ec>
   1beb4:	mov	r2, #63	; 0x3f
   1beb8:	ldr	r1, [pc, #20]	; 1bed4 <triple_free@@Base+0x50f0>
   1bebc:	ldr	r3, [pc, #20]	; 1bed8 <triple_free@@Base+0x50f4>
   1bec0:	add	r0, pc, r0
   1bec4:	add	r1, pc, r1
   1bec8:	add	r3, pc, r3
   1becc:	bl	11bf0 <__assert_fail@plt>
   1bed0:	strheq	r8, [r0], -r8	; <UNPREDICTABLE>
   1bed4:	andeq	r8, r0, r4, asr #1
   1bed8:	muleq	r0, r8, r0
   1bedc:	push	{r3, r4, r5, lr}
   1bee0:	mov	r2, #18688	; 0x4900
   1bee4:	mov	r4, r0
   1bee8:	ldr	r0, [r0]
   1beec:	bl	119ec <openat64@plt>
   1bef0:	subs	r5, r0, #0
   1bef4:	blt	1bf0c <triple_free@@Base+0x5128>
   1bef8:	mov	r0, r4
   1befc:	bl	1be94 <triple_free@@Base+0x50b0>
   1bf00:	str	r5, [r4]
   1bf04:	mov	r0, #0
   1bf08:	pop	{r3, r4, r5, pc}
   1bf0c:	mvn	r0, #0
   1bf10:	pop	{r3, r4, r5, pc}
   1bf14:	ldr	r3, [pc, #784]	; 1c22c <triple_free@@Base+0x5448>
   1bf18:	ldr	r2, [pc, #784]	; 1c230 <triple_free@@Base+0x544c>
   1bf1c:	add	r3, pc, r3
   1bf20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf24:	sub	sp, sp, #20
   1bf28:	ldr	r7, [r3, r2]
   1bf2c:	mov	r5, r0
   1bf30:	ldr	r3, [r7]
   1bf34:	str	r3, [sp, #12]
   1bf38:	bl	11884 <chdir@plt>
   1bf3c:	subs	r4, r0, #0
   1bf40:	beq	1bf58 <triple_free@@Base+0x5174>
   1bf44:	bl	11a1c <__errno_location@plt>
   1bf48:	ldr	r3, [r0]
   1bf4c:	mov	sl, r0
   1bf50:	cmp	r3, #36	; 0x24
   1bf54:	beq	1bf74 <triple_free@@Base+0x5190>
   1bf58:	ldr	r2, [sp, #12]
   1bf5c:	mov	r0, r4
   1bf60:	ldr	r3, [r7]
   1bf64:	cmp	r2, r3
   1bf68:	bne	1c198 <triple_free@@Base+0x53b4>
   1bf6c:	add	sp, sp, #20
   1bf70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf74:	mov	r0, r5
   1bf78:	bl	119d4 <strlen@plt>
   1bf7c:	mvn	r3, #99	; 0x63
   1bf80:	str	r3, [sp, #8]
   1bf84:	cmp	r0, #0
   1bf88:	add	r6, r5, r0
   1bf8c:	beq	1c1e4 <triple_free@@Base+0x5400>
   1bf90:	cmp	r0, #4096	; 0x1000
   1bf94:	bcc	1c208 <triple_free@@Base+0x5424>
   1bf98:	ldrb	r3, [r5]
   1bf9c:	cmp	r3, #47	; 0x2f
   1bfa0:	movne	r4, r5
   1bfa4:	bne	1c094 <triple_free@@Base+0x52b0>
   1bfa8:	add	r3, r5, #1
   1bfac:	mov	r2, #0
   1bfb0:	ldrb	ip, [r3]
   1bfb4:	mov	r4, r3
   1bfb8:	add	r2, r2, #1
   1bfbc:	add	r3, r3, #1
   1bfc0:	cmp	ip, #47	; 0x2f
   1bfc4:	beq	1bfb0 <triple_free@@Base+0x51cc>
   1bfc8:	cmp	r2, #2
   1bfcc:	beq	1c024 <triple_free@@Base+0x5240>
   1bfd0:	add	r3, sp, #8
   1bfd4:	ldr	r1, [pc, #600]	; 1c234 <triple_free@@Base+0x5450>
   1bfd8:	str	r3, [sp, #4]
   1bfdc:	mov	r0, r3
   1bfe0:	add	r1, pc, r1
   1bfe4:	bl	1bedc <triple_free@@Base+0x50f8>
   1bfe8:	ldr	r3, [sp, #4]
   1bfec:	cmp	r0, #0
   1bff0:	bne	1c14c <triple_free@@Base+0x5368>
   1bff4:	ldrb	r3, [r4]
   1bff8:	cmp	r3, #47	; 0x2f
   1bffc:	bne	1c094 <triple_free@@Base+0x52b0>
   1c000:	ldr	r3, [pc, #560]	; 1c238 <triple_free@@Base+0x5454>
   1c004:	mov	r2, #161	; 0xa1
   1c008:	ldr	r0, [pc, #556]	; 1c23c <triple_free@@Base+0x5458>
   1c00c:	ldr	r1, [pc, #556]	; 1c240 <triple_free@@Base+0x545c>
   1c010:	add	r3, pc, r3
   1c014:	add	r0, pc, r0
   1c018:	add	r3, r3, #12
   1c01c:	add	r1, pc, r1
   1c020:	bl	11bf0 <__assert_fail@plt>
   1c024:	add	r0, r5, #3
   1c028:	mov	r1, #47	; 0x2f
   1c02c:	rsb	r2, r0, r6
   1c030:	bl	11aa0 <memchr@plt>
   1c034:	subs	r8, r0, #0
   1c038:	beq	1c164 <triple_free@@Base+0x5380>
   1c03c:	add	r3, sp, #8
   1c040:	mov	r2, #0
   1c044:	mov	r1, r5
   1c048:	strb	r2, [r8]
   1c04c:	mov	r0, r3
   1c050:	str	r3, [sp, #4]
   1c054:	bl	1bedc <triple_free@@Base+0x50f8>
   1c058:	mov	r2, #47	; 0x2f
   1c05c:	strb	r2, [r8]
   1c060:	ldr	r3, [sp, #4]
   1c064:	cmp	r0, #0
   1c068:	bne	1c14c <triple_free@@Base+0x5368>
   1c06c:	ldrb	r3, [r8, #1]
   1c070:	add	r4, r8, #1
   1c074:	cmp	r3, r2
   1c078:	bne	1c094 <triple_free@@Base+0x52b0>
   1c07c:	add	r3, r8, #2
   1c080:	mov	r4, r3
   1c084:	add	r3, r3, #1
   1c088:	ldrb	r2, [r4]
   1c08c:	cmp	r2, #47	; 0x2f
   1c090:	beq	1c080 <triple_free@@Base+0x529c>
   1c094:	cmp	r6, r4
   1c098:	bcc	1c1c0 <triple_free@@Base+0x53dc>
   1c09c:	add	r5, sp, #8
   1c0a0:	mov	r9, #47	; 0x2f
   1c0a4:	mov	r8, #0
   1c0a8:	rsb	r3, r4, r6
   1c0ac:	cmp	r3, #4096	; 0x1000
   1c0b0:	blt	1c124 <triple_free@@Base+0x5340>
   1c0b4:	mov	r0, r4
   1c0b8:	mov	r1, #47	; 0x2f
   1c0bc:	mov	r2, #4096	; 0x1000
   1c0c0:	bl	119f8 <memrchr@plt>
   1c0c4:	subs	fp, r0, #0
   1c0c8:	beq	1c164 <triple_free@@Base+0x5380>
   1c0cc:	rsb	r3, r4, fp
   1c0d0:	strb	r8, [fp]
   1c0d4:	cmp	r3, #4096	; 0x1000
   1c0d8:	bge	1c19c <triple_free@@Base+0x53b8>
   1c0dc:	mov	r1, r4
   1c0e0:	mov	r0, r5
   1c0e4:	bl	1bedc <triple_free@@Base+0x50f8>
   1c0e8:	mov	r3, r5
   1c0ec:	strb	r9, [fp]
   1c0f0:	cmp	r0, #0
   1c0f4:	bne	1c14c <triple_free@@Base+0x5368>
   1c0f8:	ldrb	r3, [fp, #1]
   1c0fc:	add	r4, fp, #1
   1c100:	cmp	r3, #47	; 0x2f
   1c104:	bne	1c0a8 <triple_free@@Base+0x52c4>
   1c108:	add	r3, fp, #2
   1c10c:	mov	r4, r3
   1c110:	add	r3, r3, #1
   1c114:	ldrb	r2, [r4]
   1c118:	cmp	r2, #47	; 0x2f
   1c11c:	beq	1c10c <triple_free@@Base+0x5328>
   1c120:	b	1c0a8 <triple_free@@Base+0x52c4>
   1c124:	cmp	r6, r4
   1c128:	add	r3, sp, #8
   1c12c:	bls	1c174 <triple_free@@Base+0x5390>
   1c130:	mov	r0, r3
   1c134:	mov	r1, r4
   1c138:	str	r3, [sp, #4]
   1c13c:	bl	1bedc <triple_free@@Base+0x50f8>
   1c140:	ldr	r3, [sp, #4]
   1c144:	cmp	r0, #0
   1c148:	beq	1c174 <triple_free@@Base+0x5390>
   1c14c:	ldr	r5, [sl]
   1c150:	mov	r0, r3
   1c154:	bl	1be94 <triple_free@@Base+0x50b0>
   1c158:	mvn	r4, #0
   1c15c:	str	r5, [sl]
   1c160:	b	1bf58 <triple_free@@Base+0x5174>
   1c164:	mov	r3, #36	; 0x24
   1c168:	mvn	r4, #0
   1c16c:	str	r3, [sl]
   1c170:	b	1bf58 <triple_free@@Base+0x5174>
   1c174:	ldr	r0, [sp, #8]
   1c178:	str	r3, [sp, #4]
   1c17c:	bl	11b54 <fchdir@plt>
   1c180:	ldr	r3, [sp, #4]
   1c184:	subs	r4, r0, #0
   1c188:	bne	1c14c <triple_free@@Base+0x5368>
   1c18c:	mov	r0, r3
   1c190:	bl	1be94 <triple_free@@Base+0x50b0>
   1c194:	b	1bf58 <triple_free@@Base+0x5174>
   1c198:	bl	11854 <__stack_chk_fail@plt>
   1c19c:	ldr	r3, [pc, #160]	; 1c244 <triple_free@@Base+0x5460>
   1c1a0:	mov	r2, #178	; 0xb2
   1c1a4:	ldr	r0, [pc, #156]	; 1c248 <triple_free@@Base+0x5464>
   1c1a8:	ldr	r1, [pc, #156]	; 1c24c <triple_free@@Base+0x5468>
   1c1ac:	add	r3, pc, r3
   1c1b0:	add	r0, pc, r0
   1c1b4:	add	r3, r3, #12
   1c1b8:	add	r1, pc, r1
   1c1bc:	bl	11bf0 <__assert_fail@plt>
   1c1c0:	ldr	r3, [pc, #136]	; 1c250 <triple_free@@Base+0x546c>
   1c1c4:	mov	r2, #162	; 0xa2
   1c1c8:	ldr	r0, [pc, #132]	; 1c254 <triple_free@@Base+0x5470>
   1c1cc:	ldr	r1, [pc, #132]	; 1c258 <triple_free@@Base+0x5474>
   1c1d0:	add	r3, pc, r3
   1c1d4:	add	r0, pc, r0
   1c1d8:	add	r3, r3, #12
   1c1dc:	add	r1, pc, r1
   1c1e0:	bl	11bf0 <__assert_fail@plt>
   1c1e4:	ldr	r3, [pc, #112]	; 1c25c <triple_free@@Base+0x5478>
   1c1e8:	mov	r2, #125	; 0x7d
   1c1ec:	ldr	r0, [pc, #108]	; 1c260 <triple_free@@Base+0x547c>
   1c1f0:	ldr	r1, [pc, #108]	; 1c264 <triple_free@@Base+0x5480>
   1c1f4:	add	r3, pc, r3
   1c1f8:	add	r0, pc, r0
   1c1fc:	add	r3, r3, #12
   1c200:	add	r1, pc, r1
   1c204:	bl	11bf0 <__assert_fail@plt>
   1c208:	ldr	r3, [pc, #88]	; 1c268 <triple_free@@Base+0x5484>
   1c20c:	mov	r2, #126	; 0x7e
   1c210:	ldr	r0, [pc, #84]	; 1c26c <triple_free@@Base+0x5488>
   1c214:	ldr	r1, [pc, #84]	; 1c270 <triple_free@@Base+0x548c>
   1c218:	add	r3, pc, r3
   1c21c:	add	r0, pc, r0
   1c220:	add	r3, r3, #12
   1c224:	add	r1, pc, r1
   1c228:	bl	11bf0 <__assert_fail@plt>
   1c22c:	ldrdeq	r9, [r1], -ip
   1c230:	andeq	r0, r0, r0, lsr #3
   1c234:	ldrdeq	r7, [r0], -r0
   1c238:	andeq	r7, r0, r0, asr pc
   1c23c:	andeq	r7, r0, r0, lsr #31
   1c240:	andeq	r7, r0, ip, ror #30
   1c244:			; <UNDEFINED> instruction: 0x00007db4
   1c248:	andeq	r7, r0, r0, lsr #28
   1c24c:	ldrdeq	r7, [r0], -r0
   1c250:	muleq	r0, r0, sp
   1c254:	andeq	r7, r0, ip, ror #27
   1c258:	andeq	r7, r0, ip, lsr #27
   1c25c:	andeq	r7, r0, ip, ror #26
   1c260:	andeq	r7, r0, r4, lsr #27
   1c264:	andeq	r7, r0, r8, lsl #27
   1c268:	andeq	r7, r0, r8, asr #26
   1c26c:	andeq	r7, r0, r8, lsl #27
   1c270:	andeq	r7, r0, r4, ror #26
   1c274:	ldr	r3, [pc, #528]	; 1c48c <triple_free@@Base+0x56a8>
   1c278:	ldr	r1, [pc, #528]	; 1c490 <triple_free@@Base+0x56ac>
   1c27c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c280:	add	r3, pc, r3
   1c284:	mov	r8, r2
   1c288:	ldr	r2, [pc, #516]	; 1c494 <triple_free@@Base+0x56b0>
   1c28c:	ldr	sl, [r3, r1]
   1c290:	sub	sp, sp, #412	; 0x19c
   1c294:	add	r2, pc, r2
   1c298:	mov	r5, r0
   1c29c:	add	r4, sp, #8
   1c2a0:	ldr	r9, [r2]
   1c2a4:	ldr	r3, [sl]
   1c2a8:	cmp	r9, #0
   1c2ac:	str	r3, [sp, #404]	; 0x194
   1c2b0:	blt	1c448 <triple_free@@Base+0x5664>
   1c2b4:	cmp	r9, #0
   1c2b8:	mov	r0, r5
   1c2bc:	mov	r1, r4
   1c2c0:	beq	1c368 <triple_free@@Base+0x5584>
   1c2c4:	bl	11a7c <statvfs64@plt>
   1c2c8:	cmp	r0, #0
   1c2cc:	blt	1c440 <triple_free@@Base+0x565c>
   1c2d0:	ldr	ip, [sp, #12]
   1c2d4:	cmp	ip, #0
   1c2d8:	beq	1c42c <triple_free@@Base+0x5648>
   1c2dc:	cmn	ip, #1
   1c2e0:	mov	r1, ip
   1c2e4:	movne	ip, #0
   1c2e8:	beq	1c438 <triple_free@@Base+0x5654>
   1c2ec:	add	r0, sp, #408	; 0x198
   1c2f0:	movw	r3, #65160	; 0xfe88
   1c2f4:	movt	r3, #65535	; 0xffff
   1c2f8:	mov	r2, #4
   1c2fc:	add	r6, r0, r3
   1c300:	movw	r5, #65144	; 0xfe78
   1c304:	ldr	r3, [r0, r3]
   1c308:	add	r6, r6, r2
   1c30c:	movt	r5, #65535	; 0xffff
   1c310:	movw	r4, #65152	; 0xfe80
   1c314:	movt	r4, #65535	; 0xffff
   1c318:	movw	fp, #65168	; 0xfe90
   1c31c:	str	r3, [r8, #24]
   1c320:	movt	fp, #65535	; 0xffff
   1c324:	ldr	r3, [r6]
   1c328:	movw	r2, #65176	; 0xfe98
   1c32c:	ldrd	r6, [r0, r5]
   1c330:	movt	r2, #65535	; 0xffff
   1c334:	mov	r9, #0
   1c338:	stm	r8, {r1, ip}
   1c33c:	str	r3, [r8, #28]
   1c340:	strd	r6, [r8, #8]
   1c344:	ldrd	r6, [r0, r4]
   1c348:	ldrd	r4, [r0, r2]
   1c34c:	lsr	r2, r3, #31
   1c350:	strb	r2, [r8, #32]
   1c354:	strd	r6, [r8, #16]
   1c358:	ldrd	r6, [r0, fp]
   1c35c:	strd	r4, [r8, #48]	; 0x30
   1c360:	strd	r6, [r8, #40]	; 0x28
   1c364:	b	1c410 <triple_free@@Base+0x562c>
   1c368:	bl	11b18 <statfs64@plt>
   1c36c:	cmp	r0, #0
   1c370:	blt	1c440 <triple_free@@Base+0x565c>
   1c374:	ldr	r0, [sp, #68]	; 0x44
   1c378:	movw	r3, #65160	; 0xfe88
   1c37c:	movw	r2, #65144	; 0xfe78
   1c380:	movt	r3, #65535	; 0xffff
   1c384:	cmn	r0, #1
   1c388:	movt	r2, #65535	; 0xffff
   1c38c:	movw	fp, #65168	; 0xfe90
   1c390:	movt	fp, #65535	; 0xffff
   1c394:	mvneq	r0, #0
   1c398:	mvneq	r1, #0
   1c39c:	strdeq	r0, [sp]
   1c3a0:	add	r1, sp, #408	; 0x198
   1c3a4:	movne	r6, r0
   1c3a8:	add	r4, r1, r3
   1c3ac:	asrne	r7, r6, #31
   1c3b0:	strdne	r6, [sp]
   1c3b4:	ldr	r7, [r1, r3]
   1c3b8:	mov	ip, #4
   1c3bc:	ldrd	r0, [r1, r2]
   1c3c0:	add	r2, sp, #408	; 0x198
   1c3c4:	add	ip, r4, ip
   1c3c8:	movw	r6, #65176	; 0xfe98
   1c3cc:	movw	r4, #65152	; 0xfe80
   1c3d0:	movt	r6, #65535	; 0xffff
   1c3d4:	strd	r0, [r8, #8]
   1c3d8:	movt	r4, #65535	; 0xffff
   1c3dc:	ldrd	r0, [r2, fp]
   1c3e0:	ldr	ip, [ip]
   1c3e4:	ldrd	r4, [r4, r2]
   1c3e8:	strd	r0, [r8, #40]	; 0x28
   1c3ec:	ldrd	r2, [r2, r6]
   1c3f0:	ldrd	r0, [sp]
   1c3f4:	str	r7, [r8, #24]
   1c3f8:	strd	r2, [r8, #48]	; 0x30
   1c3fc:	strd	r0, [r8]
   1c400:	lsr	r1, ip, #31
   1c404:	str	ip, [r8, #28]
   1c408:	strb	r1, [r8, #32]
   1c40c:	strd	r4, [r8, #16]
   1c410:	ldr	r2, [sp, #404]	; 0x194
   1c414:	mov	r0, r9
   1c418:	ldr	r3, [sl]
   1c41c:	cmp	r2, r3
   1c420:	bne	1c488 <triple_free@@Base+0x56a4>
   1c424:	add	sp, sp, #412	; 0x19c
   1c428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c42c:	ldr	r1, [sp, #8]
   1c430:	cmn	r1, #1
   1c434:	bne	1c2ec <triple_free@@Base+0x5508>
   1c438:	mov	ip, r1
   1c43c:	b	1c2ec <triple_free@@Base+0x5508>
   1c440:	mvn	r9, #0
   1c444:	b	1c410 <triple_free@@Base+0x562c>
   1c448:	mov	r0, r4
   1c44c:	bl	1183c <uname@plt>
   1c450:	cmp	r0, #0
   1c454:	movne	r0, #0
   1c458:	bne	1c474 <triple_free@@Base+0x5690>
   1c45c:	ldr	r1, [pc, #52]	; 1c498 <triple_free@@Base+0x56b4>
   1c460:	add	r0, r4, #130	; 0x82
   1c464:	add	r1, pc, r1
   1c468:	bl	11794 <strverscmp@plt>
   1c46c:	mvn	r0, r0
   1c470:	lsr	r0, r0, #31
   1c474:	ldr	r3, [pc, #32]	; 1c49c <triple_free@@Base+0x56b8>
   1c478:	mov	r9, r0
   1c47c:	add	r3, pc, r3
   1c480:	str	r0, [r3]
   1c484:	b	1c2b4 <triple_free@@Base+0x54d0>
   1c488:	bl	11854 <__stack_chk_fail@plt>
   1c48c:	andeq	r8, r1, r8, ror sp
   1c490:	andeq	r0, r0, r0, lsr #3
   1c494:	andeq	r9, r1, r4, ror #1
   1c498:	andeq	r7, r0, r0, lsl #23
   1c49c:	strdeq	r8, [r1], -ip
   1c4a0:	push	{r4, r5, r6, r7, r8, lr}
   1c4a4:	mov	r4, r0
   1c4a8:	bl	119d4 <strlen@plt>
   1c4ac:	adds	r0, r0, #1
   1c4b0:	popeq	{r4, r5, r6, r7, r8, pc}
   1c4b4:	mov	r2, #0
   1c4b8:	mov	r3, r2
   1c4bc:	b	1c4d4 <triple_free@@Base+0x56f0>
   1c4c0:	mov	r3, ip
   1c4c4:	strb	r1, [r4, r2]
   1c4c8:	cmp	r0, r3
   1c4cc:	add	r2, r2, #1
   1c4d0:	bls	1c544 <triple_free@@Base+0x5760>
   1c4d4:	ldrb	r1, [r4, r3]
   1c4d8:	add	ip, r3, #1
   1c4dc:	cmp	r1, #92	; 0x5c
   1c4e0:	bne	1c4c0 <triple_free@@Base+0x56dc>
   1c4e4:	add	r5, r3, #4
   1c4e8:	cmp	r0, r5
   1c4ec:	bls	1c4c0 <triple_free@@Base+0x56dc>
   1c4f0:	ldrb	r6, [r4, ip]
   1c4f4:	add	r3, r4, r3
   1c4f8:	sub	r6, r6, #48	; 0x30
   1c4fc:	uxtb	r7, r6
   1c500:	cmp	r7, #3
   1c504:	bhi	1c4c0 <triple_free@@Base+0x56dc>
   1c508:	ldrb	r7, [r3, #2]
   1c50c:	sub	r7, r7, #48	; 0x30
   1c510:	uxtb	r8, r7
   1c514:	cmp	r8, #7
   1c518:	bhi	1c4c0 <triple_free@@Base+0x56dc>
   1c51c:	ldrb	r8, [r3, #3]
   1c520:	mov	r3, r5
   1c524:	add	r6, r7, r6, lsl #3
   1c528:	sub	r5, r8, #48	; 0x30
   1c52c:	uxtb	r5, r5
   1c530:	cmp	r5, #7
   1c534:	add	r5, r5, r6, lsl #3
   1c538:	strbls	r5, [r4, r2]
   1c53c:	bls	1c4c8 <triple_free@@Base+0x56e4>
   1c540:	b	1c4c0 <triple_free@@Base+0x56dc>
   1c544:	pop	{r4, r5, r6, r7, r8, pc}
   1c548:	push	{r4, lr}
   1c54c:	mov	r4, r0
   1c550:	ldr	r0, [r0]
   1c554:	bl	117f4 <free@plt>
   1c558:	ldr	r0, [r4, #4]
   1c55c:	bl	117f4 <free@plt>
   1c560:	ldr	r0, [r4, #8]
   1c564:	bl	117f4 <free@plt>
   1c568:	ldrb	r3, [r4, #24]
   1c56c:	tst	r3, #4
   1c570:	beq	1c57c <triple_free@@Base+0x5798>
   1c574:	ldr	r0, [r4, #12]
   1c578:	bl	117f4 <free@plt>
   1c57c:	mov	r0, r4
   1c580:	pop	{r4, lr}
   1c584:	b	117f4 <free@plt>
   1c588:	ldr	r3, [pc, #1968]	; 1cd40 <triple_free@@Base+0x5f5c>
   1c58c:	ldr	r2, [pc, #1968]	; 1cd44 <triple_free@@Base+0x5f60>
   1c590:	add	r3, pc, r3
   1c594:	ldr	r0, [pc, #1964]	; 1cd48 <triple_free@@Base+0x5f64>
   1c598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c59c:	sub	sp, sp, #148	; 0x94
   1c5a0:	ldr	r2, [r3, r2]
   1c5a4:	add	r0, pc, r0
   1c5a8:	ldr	r5, [pc, #1948]	; 1cd4c <triple_free@@Base+0x5f68>
   1c5ac:	ldr	r3, [r2]
   1c5b0:	add	r5, pc, r5
   1c5b4:	str	r2, [sp, #64]	; 0x40
   1c5b8:	mov	r1, r5
   1c5bc:	str	r3, [sp, #140]	; 0x8c
   1c5c0:	bl	11b6c <fopen64@plt>
   1c5c4:	subs	r4, r0, #0
   1c5c8:	beq	1ca40 <triple_free@@Base+0x5c5c>
   1c5cc:	add	sl, sp, #88	; 0x58
   1c5d0:	str	sl, [sp, #52]	; 0x34
   1c5d4:	ldr	sl, [pc, #1908]	; 1cd50 <triple_free@@Base+0x5f6c>
   1c5d8:	add	r6, sp, #92	; 0x5c
   1c5dc:	ldr	r7, [pc, #1904]	; 1cd54 <triple_free@@Base+0x5f70>
   1c5e0:	add	r5, sp, #96	; 0x60
   1c5e4:	add	sl, pc, sl
   1c5e8:	str	sl, [sp, #48]	; 0x30
   1c5ec:	ldr	sl, [pc, #1892]	; 1cd58 <triple_free@@Base+0x5f74>
   1c5f0:	add	r7, pc, r7
   1c5f4:	ldr	fp, [pc, #1888]	; 1cd5c <triple_free@@Base+0x5f78>
   1c5f8:	mov	r3, #0
   1c5fc:	add	sl, pc, sl
   1c600:	str	sl, [sp, #68]	; 0x44
   1c604:	ldr	sl, [pc, #1876]	; 1cd60 <triple_free@@Base+0x5f7c>
   1c608:	add	fp, pc, fp
   1c60c:	str	r3, [sp, #92]	; 0x5c
   1c610:	add	sl, pc, sl
   1c614:	str	sl, [sp, #72]	; 0x48
   1c618:	ldr	sl, [pc, #1860]	; 1cd64 <triple_free@@Base+0x5f80>
   1c61c:	str	r3, [sp, #96]	; 0x60
   1c620:	add	sl, pc, sl
   1c624:	str	fp, [sp, #36]	; 0x24
   1c628:	str	sl, [sp, #76]	; 0x4c
   1c62c:	mov	r0, r6
   1c630:	mov	r1, r5
   1c634:	mov	r2, #10
   1c638:	mov	r3, r4
   1c63c:	bl	117a0 <__getdelim@plt>
   1c640:	cmn	r0, #1
   1c644:	ldr	r0, [sp, #92]	; 0x5c
   1c648:	beq	1c850 <triple_free@@Base+0x5a6c>
   1c64c:	add	r3, sp, #132	; 0x84
   1c650:	add	r8, sp, #87	; 0x57
   1c654:	str	r3, [sp]
   1c658:	mov	r1, r7
   1c65c:	add	r3, sp, #136	; 0x88
   1c660:	str	r8, [sp, #16]
   1c664:	str	r3, [sp, #4]
   1c668:	add	r2, sp, #100	; 0x64
   1c66c:	add	r3, sp, #108	; 0x6c
   1c670:	str	r3, [sp, #8]
   1c674:	add	r3, sp, #112	; 0x70
   1c678:	str	r3, [sp, #12]
   1c67c:	add	r3, sp, #104	; 0x68
   1c680:	bl	11b30 <sscanf@plt>
   1c684:	bic	r0, r0, #4
   1c688:	cmp	r0, #3
   1c68c:	bne	1c62c <triple_free@@Base+0x5848>
   1c690:	ldr	r3, [sp, #112]	; 0x70
   1c694:	ldr	r0, [sp, #92]	; 0x5c
   1c698:	ldr	r1, [sp, #36]	; 0x24
   1c69c:	add	r0, r0, r3
   1c6a0:	bl	1177c <strstr@plt>
   1c6a4:	subs	sl, r0, #0
   1c6a8:	beq	1c62c <triple_free@@Base+0x5848>
   1c6ac:	add	r3, sp, #124	; 0x7c
   1c6b0:	str	r8, [sp, #8]
   1c6b4:	str	r3, [sp]
   1c6b8:	add	r2, sp, #116	; 0x74
   1c6bc:	add	r3, sp, #128	; 0x80
   1c6c0:	ldr	r1, [sp, #48]	; 0x30
   1c6c4:	str	r3, [sp, #4]
   1c6c8:	add	r3, sp, #120	; 0x78
   1c6cc:	bl	11b30 <sscanf@plt>
   1c6d0:	bic	r9, r0, #4
   1c6d4:	cmp	r9, #1
   1c6d8:	bne	1c62c <triple_free@@Base+0x5848>
   1c6dc:	ldr	r1, [sp, #92]	; 0x5c
   1c6e0:	mov	r3, #0
   1c6e4:	ldr	r2, [sp, #136]	; 0x88
   1c6e8:	str	r3, [sp, #60]	; 0x3c
   1c6ec:	strb	r3, [r1, r2]
   1c6f0:	ldr	r1, [sp, #92]	; 0x5c
   1c6f4:	ldr	r2, [sp, #112]	; 0x70
   1c6f8:	strb	r3, [r1, r2]
   1c6fc:	ldr	r2, [sp, #120]	; 0x78
   1c700:	strb	r3, [sl, r2]
   1c704:	ldr	r2, [sp, #128]	; 0x80
   1c708:	strb	r3, [sl, r2]
   1c70c:	ldr	r0, [sp, #124]	; 0x7c
   1c710:	str	r3, [sp, #28]
   1c714:	add	r0, sl, r0
   1c718:	bl	1c4a0 <triple_free@@Base+0x56bc>
   1c71c:	ldr	r2, [sp, #108]	; 0x6c
   1c720:	ldr	r0, [sp, #92]	; 0x5c
   1c724:	add	r0, r0, r2
   1c728:	bl	1c4a0 <triple_free@@Base+0x56bc>
   1c72c:	ldr	r2, [sp, #132]	; 0x84
   1c730:	ldr	r0, [sp, #92]	; 0x5c
   1c734:	add	r0, r0, r2
   1c738:	bl	1c4a0 <triple_free@@Base+0x56bc>
   1c73c:	mov	r0, #32
   1c740:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1c744:	mov	r8, r0
   1c748:	ldr	r0, [sp, #124]	; 0x7c
   1c74c:	add	r0, sl, r0
   1c750:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1c754:	ldr	r1, [sp, #92]	; 0x5c
   1c758:	ldr	r2, [sp, #108]	; 0x6c
   1c75c:	str	r0, [r8]
   1c760:	add	r0, r1, r2
   1c764:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1c768:	ldr	r1, [sp, #92]	; 0x5c
   1c76c:	ldr	r2, [sp, #132]	; 0x84
   1c770:	str	r0, [r8, #4]
   1c774:	add	r0, r1, r2
   1c778:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1c77c:	ldr	r2, [sp, #116]	; 0x74
   1c780:	str	r0, [r8, #8]
   1c784:	add	r0, sl, r2
   1c788:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1c78c:	ldr	ip, [sp, #104]	; 0x68
   1c790:	ldr	r1, [sp, #100]	; 0x64
   1c794:	bic	r2, ip, #255	; 0xff
   1c798:	bic	fp, r1, #4080	; 0xff0
   1c79c:	ubfx	r1, r1, #0, #12
   1c7a0:	bic	lr, fp, #15
   1c7a4:	lsr	sl, r2, #20
   1c7a8:	str	lr, [sp, #44]	; 0x2c
   1c7ac:	lsl	r2, r2, #12
   1c7b0:	str	sl, [sp, #60]	; 0x3c
   1c7b4:	uxtb	ip, ip
   1c7b8:	str	r2, [sp, #56]	; 0x38
   1c7bc:	orr	r1, ip, r1, lsl #8
   1c7c0:	ldrd	sl, [sp, #56]	; 0x38
   1c7c4:	ldrb	ip, [r8, #24]
   1c7c8:	orr	ip, ip, #4
   1c7cc:	str	r0, [r8, #12]
   1c7d0:	ldr	r3, [sp, #28]
   1c7d4:	strb	ip, [r8, #24]
   1c7d8:	str	r0, [sp, #32]
   1c7dc:	str	r3, [sp, #40]	; 0x28
   1c7e0:	ldrd	r2, [sp, #40]	; 0x28
   1c7e4:	orr	r2, r2, sl
   1c7e8:	orr	r3, r3, fp
   1c7ec:	orr	r2, r2, r1
   1c7f0:	ldr	r1, [sp, #68]	; 0x44
   1c7f4:	strd	r2, [r8, #16]
   1c7f8:	bl	117c4 <strcmp@plt>
   1c7fc:	cmp	r0, #0
   1c800:	bne	1c89c <triple_free@@Base+0x5ab8>
   1c804:	mov	r0, r9
   1c808:	ldr	r9, [r8]
   1c80c:	mov	r1, #58	; 0x3a
   1c810:	ldrb	r3, [r8, #24]
   1c814:	bfi	r3, r0, #0, #1
   1c818:	mov	r0, r9
   1c81c:	strb	r3, [r8, #24]
   1c820:	bl	119e0 <strchr@plt>
   1c824:	cmp	r0, #0
   1c828:	beq	1c9c0 <triple_free@@Base+0x5bdc>
   1c82c:	mov	r0, #1
   1c830:	ldr	sl, [sp, #52]	; 0x34
   1c834:	ldrb	r3, [r8, #24]
   1c838:	bfi	r3, r0, #1, #1
   1c83c:	strb	r3, [r8, #24]
   1c840:	str	r8, [sl]
   1c844:	add	r8, r8, #28
   1c848:	str	r8, [sp, #52]	; 0x34
   1c84c:	b	1c62c <triple_free@@Base+0x5848>
   1c850:	bl	117f4 <free@plt>
   1c854:	ldr	r3, [r4]
   1c858:	tst	r3, #32
   1c85c:	bne	1c9e4 <triple_free@@Base+0x5c00>
   1c860:	mov	r0, r4
   1c864:	bl	1f79c <triple_free@@Base+0x89b8>
   1c868:	cmn	r0, #1
   1c86c:	beq	1cca0 <triple_free@@Base+0x5ebc>
   1c870:	ldr	sl, [sp, #52]	; 0x34
   1c874:	mov	r3, #0
   1c878:	str	r3, [sl]
   1c87c:	ldr	r0, [sp, #88]	; 0x58
   1c880:	ldr	fp, [sp, #64]	; 0x40
   1c884:	ldr	r2, [sp, #140]	; 0x8c
   1c888:	ldr	r3, [fp]
   1c88c:	cmp	r2, r3
   1c890:	bne	1cd34 <triple_free@@Base+0x5f50>
   1c894:	add	sp, sp, #148	; 0x94
   1c898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c89c:	ldr	r1, [pc, #1220]	; 1cd68 <triple_free@@Base+0x5f84>
   1c8a0:	ldr	r0, [sp, #32]
   1c8a4:	add	r1, pc, r1
   1c8a8:	bl	117c4 <strcmp@plt>
   1c8ac:	cmp	r0, #0
   1c8b0:	beq	1c804 <triple_free@@Base+0x5a20>
   1c8b4:	ldr	r1, [pc, #1200]	; 1cd6c <triple_free@@Base+0x5f88>
   1c8b8:	ldr	r0, [sp, #32]
   1c8bc:	add	r1, pc, r1
   1c8c0:	bl	117c4 <strcmp@plt>
   1c8c4:	cmp	r0, #0
   1c8c8:	beq	1c804 <triple_free@@Base+0x5a20>
   1c8cc:	ldr	r1, [pc, #1180]	; 1cd70 <triple_free@@Base+0x5f8c>
   1c8d0:	ldr	r0, [sp, #32]
   1c8d4:	add	r1, pc, r1
   1c8d8:	bl	117c4 <strcmp@plt>
   1c8dc:	cmp	r0, #0
   1c8e0:	beq	1c804 <triple_free@@Base+0x5a20>
   1c8e4:	ldr	r1, [pc, #1160]	; 1cd74 <triple_free@@Base+0x5f90>
   1c8e8:	ldr	r0, [sp, #32]
   1c8ec:	add	r1, pc, r1
   1c8f0:	bl	117c4 <strcmp@plt>
   1c8f4:	cmp	r0, #0
   1c8f8:	beq	1c804 <triple_free@@Base+0x5a20>
   1c8fc:	ldr	r1, [pc, #1140]	; 1cd78 <triple_free@@Base+0x5f94>
   1c900:	ldr	r0, [sp, #32]
   1c904:	add	r1, pc, r1
   1c908:	bl	117c4 <strcmp@plt>
   1c90c:	cmp	r0, #0
   1c910:	beq	1ccec <triple_free@@Base+0x5f08>
   1c914:	ldr	r1, [pc, #1120]	; 1cd7c <triple_free@@Base+0x5f98>
   1c918:	ldr	r0, [sp, #32]
   1c91c:	add	r1, pc, r1
   1c920:	bl	117c4 <strcmp@plt>
   1c924:	cmp	r0, #0
   1c928:	beq	1ccec <triple_free@@Base+0x5f08>
   1c92c:	ldr	r1, [pc, #1100]	; 1cd80 <triple_free@@Base+0x5f9c>
   1c930:	ldr	r0, [sp, #32]
   1c934:	add	r1, pc, r1
   1c938:	bl	117c4 <strcmp@plt>
   1c93c:	cmp	r0, #0
   1c940:	beq	1ccec <triple_free@@Base+0x5f08>
   1c944:	ldr	r1, [pc, #1080]	; 1cd84 <triple_free@@Base+0x5fa0>
   1c948:	ldr	r0, [sp, #32]
   1c94c:	add	r1, pc, r1
   1c950:	bl	117c4 <strcmp@plt>
   1c954:	cmp	r0, #0
   1c958:	beq	1ccec <triple_free@@Base+0x5f08>
   1c95c:	ldr	r1, [pc, #1060]	; 1cd88 <triple_free@@Base+0x5fa4>
   1c960:	ldr	r0, [sp, #32]
   1c964:	add	r1, pc, r1
   1c968:	bl	117c4 <strcmp@plt>
   1c96c:	cmp	r0, #0
   1c970:	beq	1ccec <triple_free@@Base+0x5f08>
   1c974:	ldr	r1, [pc, #1040]	; 1cd8c <triple_free@@Base+0x5fa8>
   1c978:	ldr	r0, [sp, #32]
   1c97c:	add	r1, pc, r1
   1c980:	bl	117c4 <strcmp@plt>
   1c984:	cmp	r0, #0
   1c988:	beq	1ccec <triple_free@@Base+0x5f08>
   1c98c:	ldr	r1, [pc, #1020]	; 1cd90 <triple_free@@Base+0x5fac>
   1c990:	ldr	r0, [sp, #32]
   1c994:	add	r1, pc, r1
   1c998:	bl	117c4 <strcmp@plt>
   1c99c:	cmp	r0, #0
   1c9a0:	beq	1ccec <triple_free@@Base+0x5f08>
   1c9a4:	ldr	r1, [pc, #1000]	; 1cd94 <triple_free@@Base+0x5fb0>
   1c9a8:	ldr	r0, [sp, #32]
   1c9ac:	add	r1, pc, r1
   1c9b0:	bl	117c4 <strcmp@plt>
   1c9b4:	rsbs	r0, r0, #1
   1c9b8:	movcc	r0, #0
   1c9bc:	b	1c808 <triple_free@@Base+0x5a24>
   1c9c0:	ldrb	r3, [r9]
   1c9c4:	cmp	r3, #47	; 0x2f
   1c9c8:	beq	1ccb0 <triple_free@@Base+0x5ecc>
   1c9cc:	mov	r1, r9
   1c9d0:	ldr	r0, [sp, #72]	; 0x48
   1c9d4:	bl	117c4 <strcmp@plt>
   1c9d8:	rsbs	r0, r0, #1
   1c9dc:	movcc	r0, #0
   1c9e0:	b	1c830 <triple_free@@Base+0x5a4c>
   1c9e4:	bl	11a1c <__errno_location@plt>
   1c9e8:	ldr	r6, [r0]
   1c9ec:	mov	r5, r0
   1c9f0:	mov	r0, r4
   1c9f4:	bl	1f79c <triple_free@@Base+0x89b8>
   1c9f8:	mov	r7, r6
   1c9fc:	str	r6, [r5]
   1ca00:	ldr	sl, [sp, #52]	; 0x34
   1ca04:	mov	r3, #0
   1ca08:	str	r3, [sl]
   1ca0c:	ldr	r0, [sp, #88]	; 0x58
   1ca10:	cmp	r0, r3
   1ca14:	bne	1ca20 <triple_free@@Base+0x5c3c>
   1ca18:	b	1ca34 <triple_free@@Base+0x5c50>
   1ca1c:	mov	r0, r4
   1ca20:	ldr	r4, [r0, #28]
   1ca24:	bl	1c548 <triple_free@@Base+0x5764>
   1ca28:	cmp	r4, #0
   1ca2c:	str	r4, [sp, #88]	; 0x58
   1ca30:	bne	1ca1c <triple_free@@Base+0x5c38>
   1ca34:	str	r7, [r5]
   1ca38:	mov	r0, #0
   1ca3c:	b	1c880 <triple_free@@Base+0x5a9c>
   1ca40:	ldr	r0, [pc, #848]	; 1cd98 <triple_free@@Base+0x5fb4>
   1ca44:	mov	r1, r5
   1ca48:	add	r0, pc, r0
   1ca4c:	bl	11b78 <setmntent@plt>
   1ca50:	subs	r5, r0, #0
   1ca54:	beq	1cd38 <triple_free@@Base+0x5f54>
   1ca58:	ldr	r6, [pc, #828]	; 1cd9c <triple_free@@Base+0x5fb8>
   1ca5c:	add	sl, sp, #88	; 0x58
   1ca60:	ldr	r7, [pc, #824]	; 1cda0 <triple_free@@Base+0x5fbc>
   1ca64:	ldr	r8, [pc, #824]	; 1cda4 <triple_free@@Base+0x5fc0>
   1ca68:	add	r6, pc, r6
   1ca6c:	ldr	r9, [pc, #820]	; 1cda8 <triple_free@@Base+0x5fc4>
   1ca70:	add	r7, pc, r7
   1ca74:	ldr	fp, [pc, #816]	; 1cdac <triple_free@@Base+0x5fc8>
   1ca78:	add	r8, pc, r8
   1ca7c:	ldr	r2, [pc, #812]	; 1cdb0 <triple_free@@Base+0x5fcc>
   1ca80:	mov	r4, sl
   1ca84:	add	r9, pc, r9
   1ca88:	add	fp, pc, fp
   1ca8c:	add	r2, pc, r2
   1ca90:	str	sl, [sp, #52]	; 0x34
   1ca94:	str	fp, [sp, #36]	; 0x24
   1ca98:	str	r2, [sp, #40]	; 0x28
   1ca9c:	str	r9, [sp, #32]
   1caa0:	mov	r0, r5
   1caa4:	bl	1192c <getmntent@plt>
   1caa8:	subs	fp, r0, #0
   1caac:	beq	1cc8c <triple_free@@Base+0x5ea8>
   1cab0:	mov	r0, #32
   1cab4:	bl	1b2b0 <triple_free@@Base+0x44cc>
   1cab8:	mov	sl, r0
   1cabc:	ldr	r0, [fp]
   1cac0:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1cac4:	str	r0, [sl]
   1cac8:	ldr	r0, [fp, #4]
   1cacc:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1cad0:	mov	r3, #0
   1cad4:	stmib	sl, {r0, r3}
   1cad8:	ldr	r0, [fp, #8]
   1cadc:	bl	1b4a8 <triple_free@@Base+0x46c4>
   1cae0:	ldrb	r3, [sl, #24]
   1cae4:	mov	r1, r6
   1cae8:	orr	r3, r3, #4
   1caec:	strb	r3, [sl, #24]
   1caf0:	str	r0, [sl, #12]
   1caf4:	mov	fp, r0
   1caf8:	bl	117c4 <strcmp@plt>
   1cafc:	cmp	r0, #0
   1cb00:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb04:	mov	r0, fp
   1cb08:	mov	r1, r7
   1cb0c:	bl	117c4 <strcmp@plt>
   1cb10:	cmp	r0, #0
   1cb14:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb18:	mov	r0, fp
   1cb1c:	mov	r1, r8
   1cb20:	bl	117c4 <strcmp@plt>
   1cb24:	cmp	r0, #0
   1cb28:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb2c:	mov	r0, fp
   1cb30:	ldr	r1, [sp, #32]
   1cb34:	bl	117c4 <strcmp@plt>
   1cb38:	cmp	r0, #0
   1cb3c:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb40:	mov	r0, fp
   1cb44:	ldr	r1, [sp, #36]	; 0x24
   1cb48:	bl	117c4 <strcmp@plt>
   1cb4c:	cmp	r0, #0
   1cb50:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb54:	mov	r0, fp
   1cb58:	ldr	r1, [sp, #40]	; 0x28
   1cb5c:	bl	117c4 <strcmp@plt>
   1cb60:	cmp	r0, #0
   1cb64:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb68:	ldr	r1, [pc, #580]	; 1cdb4 <triple_free@@Base+0x5fd0>
   1cb6c:	mov	r0, fp
   1cb70:	add	r1, pc, r1
   1cb74:	bl	117c4 <strcmp@plt>
   1cb78:	cmp	r0, #0
   1cb7c:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb80:	ldr	r1, [pc, #560]	; 1cdb8 <triple_free@@Base+0x5fd4>
   1cb84:	mov	r0, fp
   1cb88:	add	r1, pc, r1
   1cb8c:	bl	117c4 <strcmp@plt>
   1cb90:	cmp	r0, #0
   1cb94:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cb98:	ldr	r1, [pc, #540]	; 1cdbc <triple_free@@Base+0x5fd8>
   1cb9c:	mov	r0, fp
   1cba0:	add	r1, pc, r1
   1cba4:	bl	117c4 <strcmp@plt>
   1cba8:	cmp	r0, #0
   1cbac:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cbb0:	ldr	r1, [pc, #520]	; 1cdc0 <triple_free@@Base+0x5fdc>
   1cbb4:	mov	r0, fp
   1cbb8:	add	r1, pc, r1
   1cbbc:	bl	117c4 <strcmp@plt>
   1cbc0:	cmp	r0, #0
   1cbc4:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cbc8:	ldr	r1, [pc, #500]	; 1cdc4 <triple_free@@Base+0x5fe0>
   1cbcc:	mov	r0, fp
   1cbd0:	add	r1, pc, r1
   1cbd4:	bl	117c4 <strcmp@plt>
   1cbd8:	cmp	r0, #0
   1cbdc:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cbe0:	ldr	r1, [pc, #480]	; 1cdc8 <triple_free@@Base+0x5fe4>
   1cbe4:	mov	r0, fp
   1cbe8:	add	r1, pc, r1
   1cbec:	bl	117c4 <strcmp@plt>
   1cbf0:	cmp	r0, #0
   1cbf4:	beq	1cc14 <triple_free@@Base+0x5e30>
   1cbf8:	ldr	r1, [pc, #460]	; 1cdcc <triple_free@@Base+0x5fe8>
   1cbfc:	mov	r0, fp
   1cc00:	add	r1, pc, r1
   1cc04:	bl	117c4 <strcmp@plt>
   1cc08:	rsbs	r0, r0, #1
   1cc0c:	movcc	r0, #0
   1cc10:	b	1cc18 <triple_free@@Base+0x5e34>
   1cc14:	mov	r0, #1
   1cc18:	ldr	r9, [sl]
   1cc1c:	mov	r1, #58	; 0x3a
   1cc20:	ldrb	r3, [sl, #24]
   1cc24:	bfi	r3, r0, #0, #1
   1cc28:	mov	r0, r9
   1cc2c:	strb	r3, [sl, #24]
   1cc30:	bl	119e0 <strchr@plt>
   1cc34:	cmp	r0, #0
   1cc38:	beq	1cc64 <triple_free@@Base+0x5e80>
   1cc3c:	mov	r0, #1
   1cc40:	ldrb	r1, [sl, #24]
   1cc44:	mvn	r2, #0
   1cc48:	mvn	r3, #0
   1cc4c:	strd	r2, [sl, #16]
   1cc50:	bfi	r1, r0, #1, #1
   1cc54:	strb	r1, [sl, #24]
   1cc58:	str	sl, [r4]
   1cc5c:	add	r4, sl, #28
   1cc60:	b	1caa0 <triple_free@@Base+0x5cbc>
   1cc64:	ldrb	r3, [r9]
   1cc68:	cmp	r3, #47	; 0x2f
   1cc6c:	beq	1ccf4 <triple_free@@Base+0x5f10>
   1cc70:	ldr	r0, [pc, #344]	; 1cdd0 <triple_free@@Base+0x5fec>
   1cc74:	mov	r1, r9
   1cc78:	add	r0, pc, r0
   1cc7c:	bl	117c4 <strcmp@plt>
   1cc80:	rsbs	r0, r0, #1
   1cc84:	movcc	r0, #0
   1cc88:	b	1cc40 <triple_free@@Base+0x5e5c>
   1cc8c:	mov	r0, r5
   1cc90:	str	r4, [sp, #52]	; 0x34
   1cc94:	bl	11ad0 <endmntent@plt>
   1cc98:	cmp	r0, #0
   1cc9c:	bne	1c870 <triple_free@@Base+0x5a8c>
   1cca0:	bl	11a1c <__errno_location@plt>
   1cca4:	mov	r5, r0
   1cca8:	ldr	r7, [r0]
   1ccac:	b	1ca00 <triple_free@@Base+0x5c1c>
   1ccb0:	ldrb	r3, [r9, #1]
   1ccb4:	cmp	r3, #47	; 0x2f
   1ccb8:	bne	1c9cc <triple_free@@Base+0x5be8>
   1ccbc:	ldr	r0, [sp, #32]
   1ccc0:	ldr	r1, [sp, #76]	; 0x4c
   1ccc4:	bl	117c4 <strcmp@plt>
   1ccc8:	cmp	r0, #0
   1cccc:	beq	1c82c <triple_free@@Base+0x5a48>
   1ccd0:	ldr	r1, [pc, #252]	; 1cdd4 <triple_free@@Base+0x5ff0>
   1ccd4:	ldr	r0, [sp, #32]
   1ccd8:	add	r1, pc, r1
   1ccdc:	bl	117c4 <strcmp@plt>
   1cce0:	cmp	r0, #0
   1cce4:	beq	1c82c <triple_free@@Base+0x5a48>
   1cce8:	b	1c9cc <triple_free@@Base+0x5be8>
   1ccec:	mov	r0, #1
   1ccf0:	b	1c808 <triple_free@@Base+0x5a24>
   1ccf4:	ldrb	r3, [r9, #1]
   1ccf8:	cmp	r3, #47	; 0x2f
   1ccfc:	bne	1cc70 <triple_free@@Base+0x5e8c>
   1cd00:	ldr	r1, [pc, #208]	; 1cdd8 <triple_free@@Base+0x5ff4>
   1cd04:	mov	r0, fp
   1cd08:	add	r1, pc, r1
   1cd0c:	bl	117c4 <strcmp@plt>
   1cd10:	cmp	r0, #0
   1cd14:	beq	1cc3c <triple_free@@Base+0x5e58>
   1cd18:	ldr	r1, [pc, #188]	; 1cddc <triple_free@@Base+0x5ff8>
   1cd1c:	mov	r0, fp
   1cd20:	add	r1, pc, r1
   1cd24:	bl	117c4 <strcmp@plt>
   1cd28:	cmp	r0, #0
   1cd2c:	beq	1cc3c <triple_free@@Base+0x5e58>
   1cd30:	b	1cc70 <triple_free@@Base+0x5e8c>
   1cd34:	bl	11854 <__stack_chk_fail@plt>
   1cd38:	mov	r0, r5
   1cd3c:	b	1c880 <triple_free@@Base+0x5a9c>
   1cd40:	andeq	r8, r1, r8, ror #20
   1cd44:	andeq	r0, r0, r0, lsr #3
   1cd48:	andeq	r7, r0, r8, asr #20
   1cd4c:	andeq	r7, r0, r4, asr sl
   1cd50:	andeq	r7, r0, r8, asr #20
   1cd54:	andeq	r7, r0, r8, lsl sl
   1cd58:	andeq	r7, r0, r8, asr #20
   1cd5c:	andeq	r7, r0, r0, lsr #20
   1cd60:			; <UNDEFINED> instruction: 0x00007ab0
   1cd64:	muleq	r0, r0, sl
   1cd68:	andeq	r7, r0, r8, lsr #15
   1cd6c:	muleq	r0, r8, r7
   1cd70:	andeq	r7, r0, r8, lsl #15
   1cd74:	andeq	r7, r0, r8, ror r7
   1cd78:	andeq	r7, r0, r8, ror #14
   1cd7c:	andeq	r7, r0, r8, asr r7
   1cd80:	andeq	r7, r0, r8, asr #14
   1cd84:	andeq	r7, r0, ip, lsr r7
   1cd88:	andeq	r7, r0, ip, lsr #14
   1cd8c:	andeq	r7, r0, ip, lsl r7
   1cd90:	andeq	r7, r0, ip, lsl #14
   1cd94:	strdeq	r7, [r0], -ip
   1cd98:	andeq	r7, r0, r0, lsl #13
   1cd9c:	ldrdeq	r7, [r0], -ip
   1cda0:	ldrdeq	r7, [r0], -ip
   1cda4:	ldrdeq	r7, [r0], -ip
   1cda8:	ldrdeq	r7, [r0], -r8
   1cdac:	ldrdeq	r7, [r0], -ip
   1cdb0:	andeq	r7, r0, r0, ror #11
   1cdb4:	andeq	r7, r0, r4, lsl #10
   1cdb8:	strdeq	r7, [r0], -r4
   1cdbc:	andeq	r7, r0, r8, ror #9
   1cdc0:	ldrdeq	r7, [r0], -r8
   1cdc4:	andeq	r7, r0, r8, asr #9
   1cdc8:			; <UNDEFINED> instruction: 0x000074b8
   1cdcc:	andeq	r7, r0, r8, lsr #9
   1cdd0:	andeq	r7, r0, r8, asr #8
   1cdd4:	andeq	r7, r0, r0, ror #7
   1cdd8:	andeq	r7, r0, r8, lsr #7
   1cddc:	muleq	r0, r8, r3
   1cde0:	ldr	ip, [pc, #136]	; 1ce70 <triple_free@@Base+0x608c>
   1cde4:	mov	r3, r2
   1cde8:	push	{r4, r5, lr}
   1cdec:	add	ip, pc, ip
   1cdf0:	ldr	lr, [pc, #124]	; 1ce74 <triple_free@@Base+0x6090>
   1cdf4:	sub	sp, sp, #12
   1cdf8:	mov	r2, r1
   1cdfc:	mov	r5, r0
   1ce00:	mov	r1, sp
   1ce04:	mov	r0, #0
   1ce08:	ldr	r4, [ip, lr]
   1ce0c:	ldr	ip, [r4]
   1ce10:	str	ip, [sp, #4]
   1ce14:	bl	1fab8 <triple_free@@Base+0x8cd4>
   1ce18:	subs	r2, r0, #0
   1ce1c:	beq	1ce4c <triple_free@@Base+0x6068>
   1ce20:	ldr	r3, [sp]
   1ce24:	cmp	r3, #0
   1ce28:	strge	r2, [r5]
   1ce2c:	blt	1ce54 <triple_free@@Base+0x6070>
   1ce30:	ldr	r2, [sp, #4]
   1ce34:	mov	r0, r3
   1ce38:	ldr	r3, [r4]
   1ce3c:	cmp	r2, r3
   1ce40:	bne	1ce6c <triple_free@@Base+0x6088>
   1ce44:	add	sp, sp, #12
   1ce48:	pop	{r4, r5, pc}
   1ce4c:	mvn	r3, #0
   1ce50:	b	1ce30 <triple_free@@Base+0x604c>
   1ce54:	bl	117f4 <free@plt>
   1ce58:	bl	11a1c <__errno_location@plt>
   1ce5c:	mov	r2, #75	; 0x4b
   1ce60:	mvn	r3, #0
   1ce64:	str	r2, [r0]
   1ce68:	b	1ce30 <triple_free@@Base+0x604c>
   1ce6c:	bl	11854 <__stack_chk_fail@plt>
   1ce70:	andeq	r8, r1, ip, lsl #4
   1ce74:	andeq	r0, r0, r0, lsr #3
   1ce78:	cmp	r1, #1024	; 0x400
   1ce7c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1ce80:	addls	r4, r1, #1
   1ce84:	mov	r7, r0
   1ce88:	movwhi	r4, #1025	; 0x401
   1ce8c:	mov	r0, r4
   1ce90:	bl	11950 <malloc@plt>
   1ce94:	mov	r2, r4
   1ce98:	subs	r5, r0, #0
   1ce9c:	mov	r0, r7
   1cea0:	mov	r1, r5
   1cea4:	beq	1cf1c <triple_free@@Base+0x6138>
   1cea8:	bl	118b4 <readlink@plt>
   1ceac:	subs	r6, r0, #0
   1ceb0:	blt	1cef4 <triple_free@@Base+0x6110>
   1ceb4:	cmp	r4, r6
   1ceb8:	mov	r0, r5
   1cebc:	bhi	1cf28 <triple_free@@Base+0x6144>
   1cec0:	bl	117f4 <free@plt>
   1cec4:	cmn	r4, #-1073741823	; 0xc0000001
   1cec8:	lslls	r4, r4, #1
   1cecc:	bls	1ce8c <triple_free@@Base+0x60a8>
   1ced0:	cmn	r4, #-2147483646	; 0x80000002
   1ced4:	mvn	r4, #-2147483648	; 0x80000000
   1ced8:	bls	1ce8c <triple_free@@Base+0x60a8>
   1cedc:	bl	11a1c <__errno_location@plt>
   1cee0:	mov	r3, #0
   1cee4:	mov	r2, #12
   1cee8:	str	r2, [r0]
   1ceec:	mov	r0, r3
   1cef0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1cef4:	bl	11a1c <__errno_location@plt>
   1cef8:	ldr	r9, [r0]
   1cefc:	mov	r8, r0
   1cf00:	cmp	r9, #34	; 0x22
   1cf04:	beq	1ceb4 <triple_free@@Base+0x60d0>
   1cf08:	mov	r0, r5
   1cf0c:	bl	117f4 <free@plt>
   1cf10:	str	r9, [r8]
   1cf14:	mov	r3, #0
   1cf18:	b	1cf20 <triple_free@@Base+0x613c>
   1cf1c:	mov	r3, r5
   1cf20:	mov	r0, r3
   1cf24:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1cf28:	mov	r3, r5
   1cf2c:	mov	r2, #0
   1cf30:	mov	r0, r3
   1cf34:	strb	r2, [r5, r6]
   1cf38:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1cf3c:	mov	r0, #1
   1cf40:	b	14adc <__assert_fail@plt+0x2eec>
   1cf44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf48:	sub	sp, sp, #12
   1cf4c:	mov	r7, r1
   1cf50:	mov	r6, r3
   1cf54:	str	r2, [sp]
   1cf58:	mov	sl, r0
   1cf5c:	bl	119d4 <strlen@plt>
   1cf60:	ldr	fp, [r7]
   1cf64:	cmp	fp, #0
   1cf68:	mov	r8, r0
   1cf6c:	beq	1d030 <triple_free@@Base+0x624c>
   1cf70:	mov	r3, #0
   1cf74:	ldr	r4, [sp]
   1cf78:	str	r3, [sp, #4]
   1cf7c:	mov	r5, r3
   1cf80:	mvn	r9, #0
   1cf84:	b	1cfb0 <triple_free@@Base+0x61cc>
   1cf88:	bl	11830 <memcmp@plt>
   1cf8c:	ldr	r3, [sp, #4]
   1cf90:	cmp	r0, #0
   1cf94:	movne	r3, #1
   1cf98:	str	r3, [sp, #4]
   1cf9c:	ldr	fp, [r7, #4]!
   1cfa0:	add	r5, r5, #1
   1cfa4:	add	r4, r4, r6
   1cfa8:	cmp	fp, #0
   1cfac:	beq	1d00c <triple_free@@Base+0x6228>
   1cfb0:	mov	r0, fp
   1cfb4:	mov	r1, sl
   1cfb8:	mov	r2, r8
   1cfbc:	bl	11ba8 <strncmp@plt>
   1cfc0:	cmp	r0, #0
   1cfc4:	mov	r0, fp
   1cfc8:	bne	1cf9c <triple_free@@Base+0x61b8>
   1cfcc:	bl	119d4 <strlen@plt>
   1cfd0:	ldr	r3, [sp]
   1cfd4:	mov	r1, r4
   1cfd8:	mov	r2, r6
   1cfdc:	cmp	r0, r8
   1cfe0:	mla	r0, r6, r9, r3
   1cfe4:	beq	1d024 <triple_free@@Base+0x6240>
   1cfe8:	cmn	r9, #1
   1cfec:	moveq	r9, r5
   1cff0:	beq	1cf9c <triple_free@@Base+0x61b8>
   1cff4:	ldr	r3, [sp]
   1cff8:	cmp	r3, #0
   1cffc:	bne	1cf88 <triple_free@@Base+0x61a4>
   1d000:	mov	r3, #1
   1d004:	str	r3, [sp, #4]
   1d008:	b	1cf9c <triple_free@@Base+0x61b8>
   1d00c:	ldr	r3, [sp, #4]
   1d010:	cmp	r3, #0
   1d014:	bne	1d038 <triple_free@@Base+0x6254>
   1d018:	mov	r0, r9
   1d01c:	add	sp, sp, #12
   1d020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d024:	mov	r0, r5
   1d028:	add	sp, sp, #12
   1d02c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d030:	mvn	r9, #0
   1d034:	b	1d018 <triple_free@@Base+0x6234>
   1d038:	mvn	r0, #1
   1d03c:	b	1d01c <triple_free@@Base+0x6238>
   1d040:	cmn	r2, #1
   1d044:	push	{r4, r5, r6, lr}
   1d048:	mov	r4, r0
   1d04c:	sub	sp, sp, #8
   1d050:	mov	r5, r1
   1d054:	mov	r0, #0
   1d058:	beq	1d0b0 <triple_free@@Base+0x62cc>
   1d05c:	ldr	r1, [pc, #100]	; 1d0c8 <triple_free@@Base+0x62e4>
   1d060:	mov	r2, #5
   1d064:	add	r1, pc, r1
   1d068:	bl	11848 <dcgettext@plt>
   1d06c:	mov	r6, r0
   1d070:	mov	r2, r5
   1d074:	mov	r1, #6
   1d078:	mov	r0, #0
   1d07c:	bl	1a20c <triple_free@@Base+0x3428>
   1d080:	mov	r1, r4
   1d084:	mov	r5, r0
   1d088:	mov	r0, #1
   1d08c:	bl	1a50c <triple_free@@Base+0x3728>
   1d090:	mov	r3, r5
   1d094:	mov	r2, r6
   1d098:	str	r0, [sp]
   1d09c:	mov	r0, #0
   1d0a0:	mov	r1, r0
   1d0a4:	bl	11920 <error@plt>
   1d0a8:	add	sp, sp, #8
   1d0ac:	pop	{r4, r5, r6, pc}
   1d0b0:	ldr	r1, [pc, #20]	; 1d0cc <triple_free@@Base+0x62e8>
   1d0b4:	mov	r2, #5
   1d0b8:	add	r1, pc, r1
   1d0bc:	bl	11848 <dcgettext@plt>
   1d0c0:	mov	r6, r0
   1d0c4:	b	1d070 <triple_free@@Base+0x628c>
   1d0c8:	andeq	r7, r0, ip, lsl #1
   1d0cc:	andeq	r7, r0, ip, lsl r0
   1d0d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d0d4:	mov	r4, r1
   1d0d8:	ldr	r1, [pc, #276]	; 1d1f4 <triple_free@@Base+0x6410>
   1d0dc:	sub	sp, sp, #12
   1d0e0:	mov	r7, r0
   1d0e4:	mov	r6, r2
   1d0e8:	add	r1, pc, r1
   1d0ec:	mov	r2, #5
   1d0f0:	mov	r0, #0
   1d0f4:	bl	11848 <dcgettext@plt>
   1d0f8:	ldr	r3, [pc, #248]	; 1d1f8 <triple_free@@Base+0x6414>
   1d0fc:	ldr	r2, [pc, #248]	; 1d1fc <triple_free@@Base+0x6418>
   1d100:	add	r3, pc, r3
   1d104:	ldr	r9, [r3, r2]
   1d108:	ldr	r1, [r9]
   1d10c:	bl	11770 <fputs_unlocked@plt>
   1d110:	ldr	fp, [r7]
   1d114:	cmp	fp, #0
   1d118:	beq	1d1b8 <triple_free@@Base+0x63d4>
   1d11c:	ldr	sl, [pc, #220]	; 1d200 <triple_free@@Base+0x641c>
   1d120:	mov	r8, #0
   1d124:	ldr	r3, [pc, #216]	; 1d204 <triple_free@@Base+0x6420>
   1d128:	mov	r5, r8
   1d12c:	add	sl, pc, sl
   1d130:	add	r3, pc, r3
   1d134:	str	r3, [sp, #4]
   1d138:	b	1d174 <triple_free@@Base+0x6390>
   1d13c:	mov	r0, fp
   1d140:	ldr	fp, [r9]
   1d144:	bl	1a514 <triple_free@@Base+0x3730>
   1d148:	mov	r1, #1
   1d14c:	mov	r2, sl
   1d150:	mov	r8, r4
   1d154:	mov	r3, r0
   1d158:	mov	r0, fp
   1d15c:	bl	11a94 <__fprintf_chk@plt>
   1d160:	ldr	fp, [r7, #4]!
   1d164:	add	r5, r5, #1
   1d168:	add	r4, r4, r6
   1d16c:	cmp	fp, #0
   1d170:	beq	1d1b8 <triple_free@@Base+0x63d4>
   1d174:	cmp	r5, #0
   1d178:	mov	r1, r4
   1d17c:	mov	r2, r6
   1d180:	mov	r0, r8
   1d184:	beq	1d13c <triple_free@@Base+0x6358>
   1d188:	bl	11830 <memcmp@plt>
   1d18c:	cmp	r0, #0
   1d190:	bne	1d13c <triple_free@@Base+0x6358>
   1d194:	mov	r0, fp
   1d198:	ldr	fp, [r9]
   1d19c:	bl	1a514 <triple_free@@Base+0x3730>
   1d1a0:	mov	r1, #1
   1d1a4:	ldr	r2, [sp, #4]
   1d1a8:	mov	r3, r0
   1d1ac:	mov	r0, fp
   1d1b0:	bl	11a94 <__fprintf_chk@plt>
   1d1b4:	b	1d160 <triple_free@@Base+0x637c>
   1d1b8:	ldr	r0, [r9]
   1d1bc:	ldr	r3, [r0, #20]
   1d1c0:	ldr	r2, [r0, #24]
   1d1c4:	cmp	r3, r2
   1d1c8:	bcs	1d1e4 <triple_free@@Base+0x6400>
   1d1cc:	add	r1, r3, #1
   1d1d0:	mov	r2, #10
   1d1d4:	str	r1, [r0, #20]
   1d1d8:	strb	r2, [r3]
   1d1dc:	add	sp, sp, #12
   1d1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d1e4:	mov	r1, #10
   1d1e8:	add	sp, sp, #12
   1d1ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d1f0:	b	11ae8 <__overflow@plt>
   1d1f4:	andeq	r7, r0, r8, lsr #32
   1d1f8:	strdeq	r7, [r1], -r8
   1d1fc:			; <UNDEFINED> instruction: 0x000001b0
   1d200:	strdeq	r6, [r0], -ip
   1d204:	andeq	r7, r0, r0
   1d208:	push	{r4, r5, r6, r7, r8, lr}
   1d20c:	mov	r7, r1
   1d210:	ldr	r4, [sp, #24]
   1d214:	mov	r1, r2
   1d218:	mov	r6, r2
   1d21c:	mov	r5, r3
   1d220:	mov	r2, r3
   1d224:	mov	r8, r0
   1d228:	mov	r3, r4
   1d22c:	mov	r0, r7
   1d230:	bl	1cf44 <triple_free@@Base+0x6160>
   1d234:	subs	r2, r0, #0
   1d238:	blt	1d244 <triple_free@@Base+0x6460>
   1d23c:	mov	r0, r2
   1d240:	pop	{r4, r5, r6, r7, r8, pc}
   1d244:	mov	r0, r8
   1d248:	mov	r1, r7
   1d24c:	bl	1d040 <triple_free@@Base+0x625c>
   1d250:	mov	r0, r6
   1d254:	mov	r1, r5
   1d258:	mov	r2, r4
   1d25c:	bl	1d0d0 <triple_free@@Base+0x62ec>
   1d260:	ldr	r3, [sp, #28]
   1d264:	blx	r3
   1d268:	mvn	r0, #0
   1d26c:	pop	{r4, r5, r6, r7, r8, pc}
   1d270:	push	{r4, r5, r6, r7, r8, lr}
   1d274:	mov	r8, r0
   1d278:	ldr	r5, [r1]
   1d27c:	mov	r6, r3
   1d280:	cmp	r5, #0
   1d284:	beq	1d2bc <triple_free@@Base+0x64d8>
   1d288:	mov	r4, r2
   1d28c:	mov	r7, r1
   1d290:	b	1d2a0 <triple_free@@Base+0x64bc>
   1d294:	ldr	r5, [r7, #4]!
   1d298:	cmp	r5, #0
   1d29c:	beq	1d2bc <triple_free@@Base+0x64d8>
   1d2a0:	mov	r1, r4
   1d2a4:	mov	r0, r8
   1d2a8:	mov	r2, r6
   1d2ac:	add	r4, r4, r6
   1d2b0:	bl	11830 <memcmp@plt>
   1d2b4:	cmp	r0, #0
   1d2b8:	bne	1d294 <triple_free@@Base+0x64b0>
   1d2bc:	mov	r0, r5
   1d2c0:	pop	{r4, r5, r6, r7, r8, pc}
   1d2c4:	cmp	r0, r1
   1d2c8:	push	{r4}		; (str r4, [sp, #-4]!)
   1d2cc:	beq	1d328 <triple_free@@Base+0x6544>
   1d2d0:	sub	r4, r0, #1
   1d2d4:	sub	r1, r1, #1
   1d2d8:	b	1d2e4 <triple_free@@Base+0x6500>
   1d2dc:	cmp	r2, ip
   1d2e0:	bne	1d31c <triple_free@@Base+0x6538>
   1d2e4:	ldrb	r3, [r4, #1]!
   1d2e8:	sub	r0, r3, #65	; 0x41
   1d2ec:	add	r2, r3, #32
   1d2f0:	cmp	r0, #25
   1d2f4:	movhi	r2, r3
   1d2f8:	ldrb	r3, [r1, #1]!
   1d2fc:	uxtb	r2, r2
   1d300:	sub	r0, r3, #65	; 0x41
   1d304:	add	ip, r3, #32
   1d308:	cmp	r0, #25
   1d30c:	movhi	ip, r3
   1d310:	cmp	r2, #0
   1d314:	uxtb	ip, ip
   1d318:	bne	1d2dc <triple_free@@Base+0x64f8>
   1d31c:	rsb	r0, ip, r2
   1d320:	pop	{r4}		; (ldr r4, [sp], #4)
   1d324:	bx	lr
   1d328:	mov	r0, #0
   1d32c:	pop	{r4}		; (ldr r4, [sp], #4)
   1d330:	bx	lr
   1d334:	push	{r3, r4, r5, lr}
   1d338:	mov	r2, #0
   1d33c:	mov	r4, r1
   1d340:	mov	r1, #1
   1d344:	mov	r5, r0
   1d348:	bl	1f83c <triple_free@@Base+0x8a58>
   1d34c:	cmp	r0, #0
   1d350:	blt	1d390 <triple_free@@Base+0x65ac>
   1d354:	cmp	r4, #0
   1d358:	orrne	r2, r0, #1
   1d35c:	biceq	r2, r0, #1
   1d360:	cmp	r2, r0
   1d364:	beq	1d388 <triple_free@@Base+0x65a4>
   1d368:	mov	r0, r5
   1d36c:	mov	r1, #2
   1d370:	bl	1f83c <triple_free@@Base+0x8a58>
   1d374:	cmn	r0, #1
   1d378:	movne	r0, #0
   1d37c:	moveq	r0, #1
   1d380:	rsb	r0, r0, #0
   1d384:	pop	{r3, r4, r5, pc}
   1d388:	mov	r0, #0
   1d38c:	pop	{r3, r4, r5, pc}
   1d390:	mvn	r0, #0
   1d394:	pop	{r3, r4, r5, pc}
   1d398:	movw	r1, #1030	; 0x406
   1d39c:	mov	r2, #0
   1d3a0:	b	1f83c <triple_free@@Base+0x8a58>
   1d3a4:	push	{r4, r5, r6, lr}
   1d3a8:	mov	r4, r0
   1d3ac:	bl	118fc <__fpending@plt>
   1d3b0:	mov	r6, r0
   1d3b4:	mov	r0, r4
   1d3b8:	ldr	r4, [r4]
   1d3bc:	bl	1f79c <triple_free@@Base+0x89b8>
   1d3c0:	and	r4, r4, #32
   1d3c4:	adds	r5, r0, #0
   1d3c8:	movne	r5, #1
   1d3cc:	cmp	r4, #0
   1d3d0:	bne	1d3f0 <triple_free@@Base+0x660c>
   1d3d4:	cmp	r5, #0
   1d3d8:	beq	1d3e8 <triple_free@@Base+0x6604>
   1d3dc:	cmp	r6, #0
   1d3e0:	beq	1d40c <triple_free@@Base+0x6628>
   1d3e4:	mvn	r4, #0
   1d3e8:	mov	r0, r4
   1d3ec:	pop	{r4, r5, r6, pc}
   1d3f0:	cmp	r5, #0
   1d3f4:	bne	1d3e4 <triple_free@@Base+0x6600>
   1d3f8:	bl	11a1c <__errno_location@plt>
   1d3fc:	mvn	r4, #0
   1d400:	str	r5, [r0]
   1d404:	mov	r0, r4
   1d408:	pop	{r4, r5, r6, pc}
   1d40c:	bl	11a1c <__errno_location@plt>
   1d410:	ldr	r4, [r0]
   1d414:	subs	r4, r4, #9
   1d418:	mvnne	r4, #0
   1d41c:	mov	r0, r4
   1d420:	pop	{r4, r5, r6, pc}
   1d424:	push	{r1, r2, r3}
   1d428:	ldr	r3, [pc, #88]	; 1d488 <triple_free@@Base+0x66a4>
   1d42c:	ldr	r2, [pc, #88]	; 1d48c <triple_free@@Base+0x66a8>
   1d430:	add	r3, pc, r3
   1d434:	push	{r4, lr}
   1d438:	sub	sp, sp, #12
   1d43c:	ldr	r4, [r3, r2]
   1d440:	ldr	r1, [sp, #20]
   1d444:	ldr	r3, [r4]
   1d448:	ands	r2, r1, #64	; 0x40
   1d44c:	ldrne	r2, [sp, #24]
   1d450:	str	r3, [sp, #4]
   1d454:	addne	r3, sp, #24
   1d458:	strne	r3, [sp]
   1d45c:	bl	11938 <open64@plt>
   1d460:	bl	1f760 <triple_free@@Base+0x897c>
   1d464:	ldr	r2, [sp, #4]
   1d468:	ldr	r3, [r4]
   1d46c:	cmp	r2, r3
   1d470:	bne	1d484 <triple_free@@Base+0x66a0>
   1d474:	add	sp, sp, #12
   1d478:	pop	{r4, lr}
   1d47c:	add	sp, sp, #12
   1d480:	bx	lr
   1d484:	bl	11854 <__stack_chk_fail@plt>
   1d488:	andeq	r7, r1, r8, asr #23
   1d48c:	andeq	r0, r0, r0, lsr #3
   1d490:	push	{r3, lr}
   1d494:	ldrb	r3, [r0]
   1d498:	cmp	r3, #0
   1d49c:	beq	1d4c4 <triple_free@@Base+0x66e0>
   1d4a0:	mov	r2, r0
   1d4a4:	mov	r0, #0
   1d4a8:	add	r0, r3, r0, ror #23
   1d4ac:	ldrb	r3, [r2, #1]!
   1d4b0:	cmp	r3, #0
   1d4b4:	bne	1d4a8 <triple_free@@Base+0x66c4>
   1d4b8:	bl	21bd4 <triple_free@@Base+0xadf0>
   1d4bc:	mov	r0, r1
   1d4c0:	pop	{r3, pc}
   1d4c4:	mov	r0, r3
   1d4c8:	pop	{r3, pc}
   1d4cc:	ldr	r3, [pc, #984]	; 1d8ac <triple_free@@Base+0x6ac8>
   1d4d0:	mov	r0, #14
   1d4d4:	ldr	r2, [pc, #980]	; 1d8b0 <triple_free@@Base+0x6acc>
   1d4d8:	add	r3, pc, r3
   1d4dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4e0:	sub	sp, sp, #132	; 0x84
   1d4e4:	ldr	r6, [r3, r2]
   1d4e8:	ldr	r3, [r6]
   1d4ec:	str	r3, [sp, #124]	; 0x7c
   1d4f0:	bl	11b24 <nl_langinfo@plt>
   1d4f4:	subs	r5, r0, #0
   1d4f8:	beq	1d5ac <triple_free@@Base+0x67c8>
   1d4fc:	ldr	r3, [pc, #944]	; 1d8b4 <triple_free@@Base+0x6ad0>
   1d500:	ldr	r4, [pc, r3]
   1d504:	cmp	r4, #0
   1d508:	beq	1d5b8 <triple_free@@Base+0x67d4>
   1d50c:	ldrb	r7, [r4]
   1d510:	cmp	r7, #0
   1d514:	bne	1d548 <triple_free@@Base+0x6764>
   1d518:	b	1d580 <triple_free@@Base+0x679c>
   1d51c:	mov	r0, r4
   1d520:	bl	119d4 <strlen@plt>
   1d524:	add	r0, r0, #1
   1d528:	add	r7, r4, r0
   1d52c:	mov	r0, r7
   1d530:	bl	119d4 <strlen@plt>
   1d534:	add	r0, r0, #1
   1d538:	add	r4, r7, r0
   1d53c:	ldrb	r7, [r7, r0]
   1d540:	cmp	r7, #0
   1d544:	beq	1d580 <triple_free@@Base+0x679c>
   1d548:	mov	r0, r5
   1d54c:	mov	r1, r4
   1d550:	bl	117c4 <strcmp@plt>
   1d554:	cmp	r0, #0
   1d558:	beq	1d570 <triple_free@@Base+0x678c>
   1d55c:	cmp	r7, #42	; 0x2a
   1d560:	bne	1d51c <triple_free@@Base+0x6738>
   1d564:	ldrb	r3, [r4, #1]
   1d568:	cmp	r3, #0
   1d56c:	bne	1d51c <triple_free@@Base+0x6738>
   1d570:	mov	r0, r4
   1d574:	bl	119d4 <strlen@plt>
   1d578:	add	r0, r0, #1
   1d57c:	add	r5, r4, r0
   1d580:	ldrb	r3, [r5]
   1d584:	cmp	r3, #0
   1d588:	ldreq	r5, [pc, #808]	; 1d8b8 <triple_free@@Base+0x6ad4>
   1d58c:	addeq	r5, pc, r5
   1d590:	ldr	r2, [sp, #124]	; 0x7c
   1d594:	mov	r0, r5
   1d598:	ldr	r3, [r6]
   1d59c:	cmp	r2, r3
   1d5a0:	bne	1d880 <triple_free@@Base+0x6a9c>
   1d5a4:	add	sp, sp, #132	; 0x84
   1d5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d5ac:	ldr	r5, [pc, #776]	; 1d8bc <triple_free@@Base+0x6ad8>
   1d5b0:	add	r5, pc, r5
   1d5b4:	b	1d4fc <triple_free@@Base+0x6718>
   1d5b8:	ldr	r0, [pc, #768]	; 1d8c0 <triple_free@@Base+0x6adc>
   1d5bc:	add	r0, pc, r0
   1d5c0:	bl	11944 <getenv@plt>
   1d5c4:	subs	r8, r0, #0
   1d5c8:	beq	1d858 <triple_free@@Base+0x6a74>
   1d5cc:	ldrb	r3, [r8]
   1d5d0:	cmp	r3, #0
   1d5d4:	beq	1d7ec <triple_free@@Base+0x6a08>
   1d5d8:	bl	119d4 <strlen@plt>
   1d5dc:	subs	sl, r0, #0
   1d5e0:	subne	r3, sl, #1
   1d5e4:	bne	1d7fc <triple_free@@Base+0x6a18>
   1d5e8:	mov	r9, #0
   1d5ec:	mov	fp, r9
   1d5f0:	add	r9, sl, r9
   1d5f4:	add	r0, r9, #14
   1d5f8:	bl	11950 <malloc@plt>
   1d5fc:	subs	r7, r0, #0
   1d600:	beq	1d84c <triple_free@@Base+0x6a68>
   1d604:	mov	r1, r8
   1d608:	mov	r2, sl
   1d60c:	bl	1180c <memcpy@plt>
   1d610:	cmp	fp, #0
   1d614:	add	ip, r7, r9
   1d618:	movne	r3, #47	; 0x2f
   1d61c:	strbne	r3, [r7, sl]
   1d620:	ldr	r3, [pc, #668]	; 1d8c4 <triple_free@@Base+0x6ae0>
   1d624:	add	r3, pc, r3
   1d628:	ldm	r3!, {r0, r1, r2}
   1d62c:	ldrh	r3, [r3]
   1d630:	str	r0, [r7, r9]
   1d634:	mov	r0, r7
   1d638:	str	r1, [ip, #4]
   1d63c:	mov	r1, #32768	; 0x8000
   1d640:	strh	r3, [ip, #12]
   1d644:	str	r2, [ip, #8]
   1d648:	bl	11938 <open64@plt>
   1d64c:	subs	r8, r0, #0
   1d650:	blt	1d814 <triple_free@@Base+0x6a30>
   1d654:	ldr	r1, [pc, #620]	; 1d8c8 <triple_free@@Base+0x6ae4>
   1d658:	add	r1, pc, r1
   1d65c:	bl	11758 <fdopen@plt>
   1d660:	subs	fp, r0, #0
   1d664:	beq	1d86c <triple_free@@Base+0x6a88>
   1d668:	ldr	r0, [pc, #604]	; 1d8cc <triple_free@@Base+0x6ae8>
   1d66c:	add	sl, sp, #20
   1d670:	add	r9, sp, #72	; 0x48
   1d674:	mov	r8, #0
   1d678:	add	r0, pc, r0
   1d67c:	str	r0, [sp, #12]
   1d680:	ldr	r3, [fp, #4]
   1d684:	ldr	r2, [fp, #8]
   1d688:	cmp	r3, r2
   1d68c:	bcs	1d778 <triple_free@@Base+0x6994>
   1d690:	add	r2, r3, #1
   1d694:	str	r2, [fp, #4]
   1d698:	ldrb	r0, [r3]
   1d69c:	cmp	r0, #32
   1d6a0:	beq	1d680 <triple_free@@Base+0x689c>
   1d6a4:	sub	r3, r0, #9
   1d6a8:	cmp	r3, #1
   1d6ac:	bls	1d680 <triple_free@@Base+0x689c>
   1d6b0:	cmp	r0, #35	; 0x23
   1d6b4:	beq	1d78c <triple_free@@Base+0x69a8>
   1d6b8:	mov	r1, fp
   1d6bc:	bl	11a04 <ungetc@plt>
   1d6c0:	mov	r0, fp
   1d6c4:	ldr	r1, [sp, #12]
   1d6c8:	mov	r2, sl
   1d6cc:	mov	r3, r9
   1d6d0:	bl	11a64 <fscanf@plt>
   1d6d4:	cmp	r0, #1
   1d6d8:	ble	1d7bc <triple_free@@Base+0x69d8>
   1d6dc:	mov	r0, sl
   1d6e0:	bl	119d4 <strlen@plt>
   1d6e4:	str	r0, [sp, #8]
   1d6e8:	mov	r0, r9
   1d6ec:	bl	119d4 <strlen@plt>
   1d6f0:	cmp	r8, #0
   1d6f4:	mov	r2, r0
   1d6f8:	bne	1d820 <triple_free@@Base+0x6a3c>
   1d6fc:	ldr	r3, [sp, #8]
   1d700:	str	r2, [sp]
   1d704:	add	r8, r0, r3
   1d708:	add	r0, r8, #3
   1d70c:	add	r8, r8, #2
   1d710:	bl	11950 <malloc@plt>
   1d714:	ldr	r2, [sp]
   1d718:	mov	r3, r0
   1d71c:	cmp	r3, #0
   1d720:	beq	1d884 <triple_free@@Base+0x6aa0>
   1d724:	ldr	r0, [sp, #8]
   1d728:	movw	r1, #65534	; 0xfffe
   1d72c:	movt	r1, #65535	; 0xffff
   1d730:	rsb	r2, r2, r8
   1d734:	rsb	r1, r0, r1
   1d738:	stm	sp, {r2, r3}
   1d73c:	add	r0, r1, r2
   1d740:	mov	r1, sl
   1d744:	add	r0, r3, r0
   1d748:	mov	r4, r3
   1d74c:	bl	118f0 <strcpy@plt>
   1d750:	ldr	r2, [sp]
   1d754:	ldr	r3, [sp, #4]
   1d758:	mov	r1, r9
   1d75c:	sub	r0, r2, #1
   1d760:	add	r0, r3, r0
   1d764:	bl	118f0 <strcpy@plt>
   1d768:	ldr	r3, [fp, #4]
   1d76c:	ldr	r2, [fp, #8]
   1d770:	cmp	r3, r2
   1d774:	bcc	1d690 <triple_free@@Base+0x68ac>
   1d778:	mov	r0, fp
   1d77c:	bl	11adc <__uflow@plt>
   1d780:	cmn	r0, #1
   1d784:	beq	1d7bc <triple_free@@Base+0x69d8>
   1d788:	b	1d69c <triple_free@@Base+0x68b8>
   1d78c:	ldr	r3, [fp, #4]
   1d790:	ldr	r2, [fp, #8]
   1d794:	cmp	r3, r2
   1d798:	bcs	1d8a0 <triple_free@@Base+0x6abc>
   1d79c:	add	r2, r3, #1
   1d7a0:	str	r2, [fp, #4]
   1d7a4:	ldrb	r0, [r3]
   1d7a8:	cmp	r0, #10
   1d7ac:	cmnne	r0, #1
   1d7b0:	bne	1d78c <triple_free@@Base+0x69a8>
   1d7b4:	cmn	r0, #1
   1d7b8:	bne	1d680 <triple_free@@Base+0x689c>
   1d7bc:	mov	r0, fp
   1d7c0:	bl	1f79c <triple_free@@Base+0x89b8>
   1d7c4:	cmp	r8, #0
   1d7c8:	beq	1d814 <triple_free@@Base+0x6a30>
   1d7cc:	mov	r3, #0
   1d7d0:	strb	r3, [r4, r8]
   1d7d4:	mov	r0, r7
   1d7d8:	bl	117f4 <free@plt>
   1d7dc:	ldr	r3, [pc, #236]	; 1d8d0 <triple_free@@Base+0x6aec>
   1d7e0:	add	r3, pc, r3
   1d7e4:	str	r4, [r3]
   1d7e8:	b	1d50c <triple_free@@Base+0x6728>
   1d7ec:	ldr	r8, [pc, #224]	; 1d8d4 <triple_free@@Base+0x6af0>
   1d7f0:	mov	r3, #7
   1d7f4:	mov	sl, #8
   1d7f8:	add	r8, pc, r8
   1d7fc:	ldrb	r3, [r8, r3]
   1d800:	cmp	r3, #47	; 0x2f
   1d804:	movne	r9, #1
   1d808:	movne	fp, r9
   1d80c:	bne	1d5f0 <triple_free@@Base+0x680c>
   1d810:	b	1d5e8 <triple_free@@Base+0x6804>
   1d814:	ldr	r4, [pc, #188]	; 1d8d8 <triple_free@@Base+0x6af4>
   1d818:	add	r4, pc, r4
   1d81c:	b	1d7d4 <triple_free@@Base+0x69f0>
   1d820:	ldr	r0, [sp, #8]
   1d824:	str	r2, [sp]
   1d828:	add	r3, r0, r2
   1d82c:	mov	r0, r4
   1d830:	add	r8, r3, r8
   1d834:	add	r1, r8, #3
   1d838:	add	r8, r8, #2
   1d83c:	bl	11860 <realloc@plt>
   1d840:	ldr	r2, [sp]
   1d844:	mov	r3, r0
   1d848:	b	1d71c <triple_free@@Base+0x6938>
   1d84c:	ldr	r4, [pc, #136]	; 1d8dc <triple_free@@Base+0x6af8>
   1d850:	add	r4, pc, r4
   1d854:	b	1d7dc <triple_free@@Base+0x69f8>
   1d858:	ldr	r8, [pc, #128]	; 1d8e0 <triple_free@@Base+0x6afc>
   1d85c:	mov	r3, #7
   1d860:	mov	sl, #8
   1d864:	add	r8, pc, r8
   1d868:	b	1d7fc <triple_free@@Base+0x6a18>
   1d86c:	ldr	r4, [pc, #112]	; 1d8e4 <triple_free@@Base+0x6b00>
   1d870:	mov	r0, r8
   1d874:	add	r4, pc, r4
   1d878:	bl	11bc0 <close@plt>
   1d87c:	b	1d7d4 <triple_free@@Base+0x69f0>
   1d880:	bl	11854 <__stack_chk_fail@plt>
   1d884:	mov	r0, r4
   1d888:	ldr	r4, [pc, #88]	; 1d8e8 <triple_free@@Base+0x6b04>
   1d88c:	bl	117f4 <free@plt>
   1d890:	mov	r0, fp
   1d894:	add	r4, pc, r4
   1d898:	bl	1f79c <triple_free@@Base+0x89b8>
   1d89c:	b	1d7d4 <triple_free@@Base+0x69f0>
   1d8a0:	mov	r0, fp
   1d8a4:	bl	11adc <__uflow@plt>
   1d8a8:	b	1d7a8 <triple_free@@Base+0x69c4>
   1d8ac:	andeq	r7, r1, r0, lsr #22
   1d8b0:	andeq	r0, r0, r0, lsr #3
   1d8b4:	andeq	r8, r1, r4, asr #32
   1d8b8:			; <UNDEFINED> instruction: 0x00006bb8
   1d8bc:	ldrdeq	r5, [r0], -r0
   1d8c0:	muleq	r0, r0, fp
   1d8c4:	andeq	r6, r0, r8, lsr fp
   1d8c8:	andeq	r6, r0, ip, lsr #19
   1d8cc:	strdeq	r6, [r0], -r4
   1d8d0:	andeq	r7, r1, r4, ror #26
   1d8d4:	andeq	r6, r0, r0, asr #18
   1d8d8:	andeq	r5, r0, r8, ror #24
   1d8dc:	andeq	r5, r0, r0, lsr ip
   1d8e0:	ldrdeq	r6, [r0], -r4
   1d8e4:	andeq	r5, r0, ip, lsl #24
   1d8e8:	andeq	r5, r0, ip, ror #23
   1d8ec:	push	{r4, lr}
   1d8f0:	mov	r4, r0
   1d8f4:	bl	117dc <wcwidth@plt>
   1d8f8:	cmp	r0, #0
   1d8fc:	popge	{r4, pc}
   1d900:	mov	r0, r4
   1d904:	bl	11878 <iswcntrl@plt>
   1d908:	rsbs	r0, r0, #1
   1d90c:	movcc	r0, #0
   1d910:	pop	{r4, pc}
   1d914:	push	{r3, r4, r5, lr}
   1d918:	mov	r3, r1
   1d91c:	mov	r4, r1
   1d920:	ldr	r1, [r3], #16
   1d924:	mov	r5, r0
   1d928:	cmp	r1, r3
   1d92c:	strne	r1, [r0]
   1d930:	beq	1d954 <triple_free@@Base+0x6b70>
   1d934:	ldr	r3, [r4, #4]
   1d938:	str	r3, [r5, #4]
   1d93c:	ldrb	r3, [r4, #8]
   1d940:	cmp	r3, #0
   1d944:	strb	r3, [r5, #8]
   1d948:	ldrne	r3, [r4, #12]
   1d94c:	strne	r3, [r5, #12]
   1d950:	pop	{r3, r4, r5, pc}
   1d954:	add	r3, r0, #16
   1d958:	ldr	r2, [r4, #4]
   1d95c:	mov	r0, r3
   1d960:	bl	1180c <memcpy@plt>
   1d964:	str	r0, [r5]
   1d968:	b	1d934 <triple_free@@Base+0x6b50>
   1d96c:	ldr	r3, [pc, #32]	; 1d994 <triple_free@@Base+0x6bb0>
   1d970:	lsr	r2, r0, #5
   1d974:	ldr	r1, [pc, #28]	; 1d998 <triple_free@@Base+0x6bb4>
   1d978:	and	r0, r0, #31
   1d97c:	add	r3, pc, r3
   1d980:	ldr	r3, [r3, r1]
   1d984:	ldr	r3, [r3, r2, lsl #2]
   1d988:	lsr	r0, r3, r0
   1d98c:	and	r0, r0, #1
   1d990:	bx	lr
   1d994:	andeq	r7, r1, ip, ror r6
   1d998:	muleq	r0, ip, r1
   1d99c:	ldr	ip, [pc, #380]	; 1db20 <triple_free@@Base+0x6d3c>
   1d9a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d9a4:	mov	r7, r2
   1d9a8:	add	fp, sp, #28
   1d9ac:	ldr	r2, [pc, #368]	; 1db24 <triple_free@@Base+0x6d40>
   1d9b0:	sub	sp, sp, #8
   1d9b4:	add	ip, pc, ip
   1d9b8:	mov	r8, r3
   1d9bc:	mov	r3, ip
   1d9c0:	cmn	r7, #-1073741823	; 0xc0000001
   1d9c4:	ldr	r5, [ip, r2]
   1d9c8:	mov	r6, r0
   1d9cc:	mov	r4, r1
   1d9d0:	ldr	r3, [r5]
   1d9d4:	str	r3, [fp, #-32]	; 0xffffffe0
   1d9d8:	bls	1d9f8 <triple_free@@Base+0x6c14>
   1d9dc:	mov	r0, #0
   1d9e0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d9e4:	ldr	r3, [r5]
   1d9e8:	cmp	r2, r3
   1d9ec:	bne	1db1c <triple_free@@Base+0x6d38>
   1d9f0:	sub	sp, fp, #28
   1d9f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d9f8:	lsl	r0, r7, #2
   1d9fc:	movw	r3, #4023	; 0xfb7
   1da00:	cmp	r0, r3
   1da04:	bls	1dad0 <triple_free@@Base+0x6cec>
   1da08:	bl	208fc <triple_free@@Base+0x9b18>
   1da0c:	cmp	r0, #0
   1da10:	beq	1d9dc <triple_free@@Base+0x6bf8>
   1da14:	cmp	r7, #2
   1da18:	mov	r3, #1
   1da1c:	str	r3, [r0, #4]
   1da20:	movhi	r9, r4
   1da24:	movhi	r2, r0
   1da28:	movhi	ip, #0
   1da2c:	movhi	r3, #2
   1da30:	bls	1da7c <triple_free@@Base+0x6c98>
   1da34:	ldrb	r1, [r9, #1]!
   1da38:	ldrb	lr, [r4, ip]
   1da3c:	cmp	lr, r1
   1da40:	bne	1da5c <triple_free@@Base+0x6c78>
   1da44:	b	1dae4 <triple_free@@Base+0x6d00>
   1da48:	ldr	lr, [r0, ip, lsl #2]
   1da4c:	rsb	ip, lr, ip
   1da50:	ldrb	lr, [r4, ip]
   1da54:	cmp	lr, r1
   1da58:	beq	1dae4 <triple_free@@Base+0x6d00>
   1da5c:	cmp	ip, #0
   1da60:	bne	1da48 <triple_free@@Base+0x6c64>
   1da64:	mov	ip, #0
   1da68:	str	r3, [r2, #8]
   1da6c:	add	r3, r3, #1
   1da70:	add	r2, r2, #4
   1da74:	cmp	r3, r7
   1da78:	bne	1da34 <triple_free@@Base+0x6c50>
   1da7c:	mov	r2, #0
   1da80:	str	r2, [r8]
   1da84:	ldrb	r3, [r6]
   1da88:	mov	ip, r6
   1da8c:	cmp	r3, #0
   1da90:	beq	1dac4 <triple_free@@Base+0x6ce0>
   1da94:	ldrb	r1, [r4, r2]
   1da98:	cmp	r1, r3
   1da9c:	beq	1daf4 <triple_free@@Base+0x6d10>
   1daa0:	cmp	r2, #0
   1daa4:	addeq	r6, r6, #1
   1daa8:	ldrne	r1, [r0, r2, lsl #2]
   1daac:	ldrbeq	r3, [ip, #1]
   1dab0:	addeq	ip, ip, #1
   1dab4:	addne	r6, r6, r1
   1dab8:	rsbne	r2, r1, r2
   1dabc:	cmp	r3, #0
   1dac0:	bne	1da94 <triple_free@@Base+0x6cb0>
   1dac4:	bl	20964 <triple_free@@Base+0x9b80>
   1dac8:	mov	r0, #1
   1dacc:	b	1d9e0 <triple_free@@Base+0x6bfc>
   1dad0:	add	r3, r0, #22
   1dad4:	bic	r3, r3, #7
   1dad8:	sub	sp, sp, r3
   1dadc:	add	r0, sp, #8
   1dae0:	b	1da0c <triple_free@@Base+0x6c28>
   1dae4:	add	ip, ip, #1
   1dae8:	rsb	r1, ip, r3
   1daec:	str	r1, [r2, #8]
   1daf0:	b	1da6c <triple_free@@Base+0x6c88>
   1daf4:	add	r2, r2, #1
   1daf8:	add	r1, ip, #1
   1dafc:	cmp	r7, r2
   1db00:	ldrbne	r3, [ip, #1]
   1db04:	movne	ip, r1
   1db08:	bne	1da8c <triple_free@@Base+0x6ca8>
   1db0c:	str	r6, [r8]
   1db10:	bl	20964 <triple_free@@Base+0x9b80>
   1db14:	mov	r0, #1
   1db18:	b	1d9e0 <triple_free@@Base+0x6bfc>
   1db1c:	bl	11854 <__stack_chk_fail@plt>
   1db20:	andeq	r7, r1, r4, asr #12
   1db24:	andeq	r0, r0, r0, lsr #3
   1db28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db2c:	add	fp, sp, #32
   1db30:	ldr	r8, [pc, #2268]	; 1e414 <triple_free@@Base+0x7630>
   1db34:	sub	sp, sp, #220	; 0xdc
   1db38:	ldr	r3, [pc, #2264]	; 1e418 <triple_free@@Base+0x7634>
   1db3c:	add	r8, pc, r8
   1db40:	str	r0, [fp, #-232]	; 0xffffff18
   1db44:	str	r2, [fp, #-248]	; 0xffffff08
   1db48:	mov	r0, r1
   1db4c:	ldr	r3, [r8, r3]
   1db50:	mov	r4, r1
   1db54:	str	r3, [fp, #-244]	; 0xffffff0c
   1db58:	ldr	r3, [r3]
   1db5c:	str	r3, [fp, #-40]	; 0xffffffd8
   1db60:	bl	209ec <triple_free@@Base+0x9c08>
   1db64:	movw	r3, #29789	; 0x745d
   1db68:	movt	r3, #1489	; 0x5d1
   1db6c:	cmp	r0, r3
   1db70:	str	r0, [fp, #-224]	; 0xffffff20
   1db74:	bls	1db98 <triple_free@@Base+0x6db4>
   1db78:	mov	r0, #0
   1db7c:	ldr	r1, [fp, #-244]	; 0xffffff0c
   1db80:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1db84:	ldr	r3, [r1]
   1db88:	cmp	r2, r3
   1db8c:	bne	1e3f0 <triple_free@@Base+0x760c>
   1db90:	sub	sp, fp, #32
   1db94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db98:	ldr	r1, [fp, #-224]	; 0xffffff20
   1db9c:	mov	r0, #44	; 0x2c
   1dba0:	movw	r3, #4023	; 0xfb7
   1dba4:	mul	r0, r0, r1
   1dba8:	cmp	r0, r3
   1dbac:	bls	1df78 <triple_free@@Base+0x7194>
   1dbb0:	bl	208fc <triple_free@@Base+0x9b18>
   1dbb4:	str	r0, [fp, #-236]	; 0xffffff14
   1dbb8:	ldr	r3, [fp, #-236]	; 0xffffff14
   1dbbc:	cmp	r3, #0
   1dbc0:	beq	1db78 <triple_free@@Base+0x6d94>
   1dbc4:	mov	r2, #0
   1dbc8:	ldr	r0, [fp, #-224]	; 0xffffff20
   1dbcc:	str	r2, [fp, #-200]	; 0xffffff38
   1dbd0:	mov	r5, r2
   1dbd4:	strb	r2, [fp, #-208]	; 0xffffff30
   1dbd8:	add	sl, r3, #16
   1dbdc:	str	r2, [fp, #-204]	; 0xffffff34
   1dbe0:	add	r9, r0, r0, lsl #2
   1dbe4:	strb	r2, [fp, #-196]	; 0xffffff3c
   1dbe8:	sub	ip, fp, #204	; 0xcc
   1dbec:	ldrb	r2, [fp, #-208]	; 0xffffff30
   1dbf0:	mov	r7, r4
   1dbf4:	add	r9, r3, r9, lsl #3
   1dbf8:	str	r4, [fp, #-192]	; 0xffffff40
   1dbfc:	cmp	r2, #0
   1dc00:	sub	r1, fp, #180	; 0xb4
   1dc04:	str	r9, [fp, #-220]	; 0xffffff24
   1dc08:	mov	r4, #1
   1dc0c:	mov	r9, sl
   1dc10:	str	r1, [fp, #-216]	; 0xffffff28
   1dc14:	mov	sl, r7
   1dc18:	sub	r6, fp, #176	; 0xb0
   1dc1c:	mov	r7, ip
   1dc20:	bne	1dff4 <triple_free@@Base+0x7210>
   1dc24:	ldr	r1, [pc, #2032]	; 1e41c <triple_free@@Base+0x7638>
   1dc28:	ldrb	r2, [sl]
   1dc2c:	ldr	r0, [r8, r1]
   1dc30:	and	r1, r2, #31
   1dc34:	lsr	r2, r2, #5
   1dc38:	ldr	r2, [r0, r2, lsl #2]
   1dc3c:	lsr	r2, r2, r1
   1dc40:	tst	r2, #1
   1dc44:	beq	1e058 <triple_free@@Base+0x7274>
   1dc48:	str	r4, [fp, #-188]	; 0xffffff44
   1dc4c:	ldrb	r3, [sl]
   1dc50:	strb	r4, [fp, #-184]	; 0xffffff48
   1dc54:	mov	sl, r3
   1dc58:	str	r3, [fp, #-180]	; 0xffffff4c
   1dc5c:	cmp	sl, #0
   1dc60:	strb	r4, [fp, #-196]	; 0xffffff3c
   1dc64:	mov	r2, #1
   1dc68:	bne	1dfa4 <triple_free@@Base+0x71c0>
   1dc6c:	ldr	r0, [fp, #-224]	; 0xffffff20
   1dc70:	ldr	r9, [fp, #-220]	; 0xffffff24
   1dc74:	cmp	r0, #2
   1dc78:	str	r2, [r9, #4]
   1dc7c:	bls	1dd48 <triple_free@@Base+0x6f64>
   1dc80:	ldr	r7, [fp, #-236]	; 0xffffff14
   1dc84:	mov	r6, r9
   1dc88:	str	r8, [fp, #-216]	; 0xffffff28
   1dc8c:	mov	r4, sl
   1dc90:	mov	r8, r9
   1dc94:	mov	r5, #2
   1dc98:	mov	r9, r7
   1dc9c:	ldrb	sl, [r7, #48]	; 0x30
   1dca0:	b	1dcdc <triple_free@@Base+0x6ef8>
   1dca4:	ldrb	r2, [r3, #8]
   1dca8:	cmp	r2, #0
   1dcac:	beq	1dcec <triple_free@@Base+0x6f08>
   1dcb0:	ldr	r0, [r7, #52]	; 0x34
   1dcb4:	ldr	r3, [r3, #12]
   1dcb8:	subs	r1, r0, r3
   1dcbc:	rsbs	r0, r1, #0
   1dcc0:	adcs	r0, r0, r1
   1dcc4:	cmp	r0, #0
   1dcc8:	bne	1dd1c <triple_free@@Base+0x6f38>
   1dccc:	cmp	r4, #0
   1dcd0:	beq	1e230 <triple_free@@Base+0x744c>
   1dcd4:	ldr	r3, [r8, r4, lsl #2]
   1dcd8:	rsb	r4, r3, r4
   1dcdc:	add	r3, r4, r4, lsl #2
   1dce0:	cmp	sl, #0
   1dce4:	add	r3, r9, r3, lsl #3
   1dce8:	bne	1dca4 <triple_free@@Base+0x6ec0>
   1dcec:	ldr	r2, [r7, #44]	; 0x2c
   1dcf0:	ldr	r1, [r3, #4]
   1dcf4:	cmp	r2, r1
   1dcf8:	movne	r0, #0
   1dcfc:	bne	1dcc4 <triple_free@@Base+0x6ee0>
   1dd00:	ldr	r1, [r3]
   1dd04:	ldr	r0, [r7, #40]	; 0x28
   1dd08:	bl	11830 <memcmp@plt>
   1dd0c:	rsbs	r0, r0, #1
   1dd10:	movcc	r0, #0
   1dd14:	cmp	r0, #0
   1dd18:	beq	1dccc <triple_free@@Base+0x6ee8>
   1dd1c:	add	r4, r4, #1
   1dd20:	rsb	r2, r4, r5
   1dd24:	str	r2, [r6, #8]
   1dd28:	ldr	r2, [fp, #-224]	; 0xffffff20
   1dd2c:	add	r5, r5, #1
   1dd30:	add	r7, r7, #40	; 0x28
   1dd34:	add	r6, r6, #4
   1dd38:	cmp	r5, r2
   1dd3c:	bne	1dc9c <triple_free@@Base+0x6eb8>
   1dd40:	mov	r9, r8
   1dd44:	ldr	r8, [fp, #-216]	; 0xffffff28
   1dd48:	ldr	r1, [fp, #-232]	; 0xffffff18
   1dd4c:	mov	r3, #0
   1dd50:	ldr	r2, [fp, #-248]	; 0xffffff08
   1dd54:	sub	r7, fp, #148	; 0x94
   1dd58:	mov	r4, r3
   1dd5c:	mov	r6, r3
   1dd60:	mov	r5, #1
   1dd64:	sub	r0, fp, #92	; 0x5c
   1dd68:	str	r1, [fp, #-136]	; 0xffffff78
   1dd6c:	str	r0, [fp, #-228]	; 0xffffff1c
   1dd70:	sub	r0, fp, #68	; 0x44
   1dd74:	str	r1, [fp, #-80]	; 0xffffffb0
   1dd78:	sub	r1, fp, #124	; 0x7c
   1dd7c:	str	r3, [fp, #-148]	; 0xffffff6c
   1dd80:	strb	r3, [fp, #-140]	; 0xffffff74
   1dd84:	str	r3, [fp, #-220]	; 0xffffff24
   1dd88:	str	r3, [r2]
   1dd8c:	strb	r3, [fp, #-152]	; 0xffffff68
   1dd90:	str	r0, [fp, #-232]	; 0xffffff18
   1dd94:	str	r1, [fp, #-216]	; 0xffffff28
   1dd98:	strb	r3, [fp, #-96]	; 0xffffffa0
   1dd9c:	str	r3, [fp, #-92]	; 0xffffffa4
   1dda0:	strb	r3, [fp, #-84]	; 0xffffffac
   1dda4:	str	r3, [r7, #4]
   1dda8:	str	r3, [fp, #-88]	; 0xffffffa8
   1ddac:	str	r9, [fp, #-240]	; 0xffffff10
   1ddb0:	cmp	r4, #0
   1ddb4:	beq	1de24 <triple_free@@Base+0x7040>
   1ddb8:	ldrb	r4, [fp, #-72]	; 0xffffffb8
   1ddbc:	cmp	r4, #0
   1ddc0:	bne	1de78 <triple_free@@Base+0x7094>
   1ddc4:	ldr	r2, [fp, #-220]	; 0xffffff24
   1ddc8:	ldr	r3, [fp, #-236]	; 0xffffff14
   1ddcc:	add	r1, r2, r2, lsl #2
   1ddd0:	add	r1, r3, r1, lsl #3
   1ddd4:	ldr	r2, [r1, #4]
   1ddd8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1dddc:	cmp	r2, r3
   1dde0:	movne	r0, #0
   1dde4:	beq	1e218 <triple_free@@Base+0x7434>
   1dde8:	mov	r3, r0
   1ddec:	cmp	r3, #0
   1ddf0:	ldr	r2, [fp, #-220]	; 0xffffff24
   1ddf4:	beq	1debc <triple_free@@Base+0x70d8>
   1ddf8:	ldr	r0, [fp, #-224]	; 0xffffff20
   1ddfc:	add	r2, r2, #1
   1de00:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1de04:	str	r2, [fp, #-220]	; 0xffffff24
   1de08:	cmp	r0, r2
   1de0c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1de10:	strb	r6, [fp, #-84]	; 0xffffffac
   1de14:	add	r3, r3, r2
   1de18:	str	r3, [fp, #-80]	; 0xffffffb0
   1de1c:	beq	1e3a0 <triple_free@@Base+0x75bc>
   1de20:	mov	r4, #0
   1de24:	ldrb	r3, [fp, #-96]	; 0xffffffa0
   1de28:	cmp	r3, #0
   1de2c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1de30:	bne	1e138 <triple_free@@Base+0x7354>
   1de34:	ldr	r1, [pc, #1504]	; 1e41c <triple_free@@Base+0x7638>
   1de38:	ldrb	r2, [r3]
   1de3c:	ldr	r0, [r8, r1]
   1de40:	and	r1, r2, #31
   1de44:	lsr	r2, r2, #5
   1de48:	ldr	r2, [r0, r2, lsl #2]
   1de4c:	lsr	r2, r2, r1
   1de50:	tst	r2, #1
   1de54:	beq	1e11c <triple_free@@Base+0x7338>
   1de58:	str	r5, [fp, #-76]	; 0xffffffb4
   1de5c:	mov	r4, #1
   1de60:	ldrb	r3, [r3]
   1de64:	strb	r5, [fp, #-72]	; 0xffffffb8
   1de68:	str	r3, [fp, #-68]	; 0xffffffbc
   1de6c:	cmp	r4, #0
   1de70:	strb	r5, [fp, #-84]	; 0xffffffac
   1de74:	beq	1ddc4 <triple_free@@Base+0x6fe0>
   1de78:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1de7c:	cmp	r2, #0
   1de80:	beq	1e3ac <triple_free@@Base+0x75c8>
   1de84:	ldr	r3, [fp, #-220]	; 0xffffff24
   1de88:	ldr	r0, [fp, #-236]	; 0xffffff14
   1de8c:	add	r1, r3, r3, lsl #2
   1de90:	add	r1, r0, r1, lsl #3
   1de94:	ldrb	r3, [r1, #8]
   1de98:	cmp	r3, #0
   1de9c:	beq	1ddd4 <triple_free@@Base+0x6ff0>
   1dea0:	ldr	r3, [r1, #12]
   1dea4:	subs	r2, r2, r3
   1dea8:	rsbs	r3, r2, #0
   1deac:	adcs	r3, r3, r2
   1deb0:	ldr	r2, [fp, #-220]	; 0xffffff24
   1deb4:	cmp	r3, #0
   1deb8:	bne	1ddf8 <triple_free@@Base+0x7014>
   1debc:	cmp	r2, #0
   1dec0:	beq	1e1c8 <triple_free@@Base+0x73e4>
   1dec4:	ldr	r3, [fp, #-240]	; 0xffffff10
   1dec8:	ldr	r4, [r3, r2, lsl #2]
   1decc:	cmp	r4, #0
   1ded0:	rsb	r2, r4, r2
   1ded4:	str	r2, [fp, #-220]	; 0xffffff24
   1ded8:	beq	1e210 <triple_free@@Base+0x742c>
   1dedc:	ldrb	sl, [fp, #-140]	; 0xffffff74
   1dee0:	cmp	sl, #0
   1dee4:	beq	1df14 <triple_free@@Base+0x7130>
   1dee8:	ldrb	sl, [fp, #-128]	; 0xffffff80
   1deec:	cmp	sl, #0
   1def0:	bne	1df68 <triple_free@@Base+0x7184>
   1def4:	ldr	r2, [fp, #-136]	; 0xffffff78
   1def8:	subs	r4, r4, #1
   1defc:	ldr	r3, [fp, #-132]	; 0xffffff7c
   1df00:	strb	r6, [fp, #-140]	; 0xffffff74
   1df04:	movne	sl, #0
   1df08:	add	r3, r2, r3
   1df0c:	str	r3, [fp, #-136]	; 0xffffff78
   1df10:	beq	1e210 <triple_free@@Base+0x742c>
   1df14:	ldrb	r3, [fp, #-152]	; 0xffffff68
   1df18:	ldr	r9, [fp, #-136]	; 0xffffff78
   1df1c:	cmp	r3, #0
   1df20:	bne	1e084 <triple_free@@Base+0x72a0>
   1df24:	ldr	r1, [pc, #1264]	; 1e41c <triple_free@@Base+0x7638>
   1df28:	ldrb	r2, [r9]
   1df2c:	ldr	r0, [r8, r1]
   1df30:	and	r1, r2, #31
   1df34:	lsr	r2, r2, #5
   1df38:	ldr	r2, [r0, r2, lsl #2]
   1df3c:	lsr	r2, r2, r1
   1df40:	tst	r2, #1
   1df44:	beq	1e070 <triple_free@@Base+0x728c>
   1df48:	str	r5, [fp, #-132]	; 0xffffff7c
   1df4c:	mov	sl, #1
   1df50:	ldrb	r3, [r9]
   1df54:	strb	r5, [fp, #-128]	; 0xffffff80
   1df58:	str	r3, [fp, #-124]	; 0xffffff84
   1df5c:	cmp	sl, #0
   1df60:	strb	r5, [fp, #-140]	; 0xffffff74
   1df64:	beq	1def4 <triple_free@@Base+0x7110>
   1df68:	ldr	r3, [fp, #-124]	; 0xffffff84
   1df6c:	cmp	r3, #0
   1df70:	bne	1def4 <triple_free@@Base+0x7110>
   1df74:	bl	11bb4 <abort@plt>
   1df78:	add	r3, r0, #22
   1df7c:	bic	r3, r3, #7
   1df80:	sub	sp, sp, r3
   1df84:	add	r2, sp, #8
   1df88:	str	r2, [fp, #-236]	; 0xffffff14
   1df8c:	b	1dbb8 <triple_free@@Base+0x6dd4>
   1df90:	ldr	r0, [fp, #-192]	; 0xffffff40
   1df94:	bl	119d4 <strlen@plt>
   1df98:	strb	r5, [fp, #-184]	; 0xffffff48
   1df9c:	str	r0, [fp, #-188]	; 0xffffff44
   1dfa0:	strb	r4, [fp, #-196]	; 0xffffff3c
   1dfa4:	ldr	r3, [fp, #-192]	; 0xffffff40
   1dfa8:	cmp	r3, r6
   1dfac:	strne	r3, [r9, #-16]
   1dfb0:	beq	1e2dc <triple_free@@Base+0x74f8>
   1dfb4:	ldr	r3, [fp, #-188]	; 0xffffff44
   1dfb8:	add	r9, r9, #40	; 0x28
   1dfbc:	str	r3, [r9, #-52]	; 0xffffffcc
   1dfc0:	ldrb	r3, [fp, #-184]	; 0xffffff48
   1dfc4:	cmp	r3, #0
   1dfc8:	strb	r3, [r9, #-48]	; 0xffffffd0
   1dfcc:	ldrne	r3, [fp, #-180]	; 0xffffff4c
   1dfd0:	strne	r3, [r9, #-44]	; 0xffffffd4
   1dfd4:	ldr	sl, [fp, #-192]	; 0xffffff40
   1dfd8:	ldr	r2, [fp, #-188]	; 0xffffff44
   1dfdc:	strb	r5, [fp, #-196]	; 0xffffff3c
   1dfe0:	add	sl, sl, r2
   1dfe4:	ldrb	r2, [fp, #-208]	; 0xffffff30
   1dfe8:	str	sl, [fp, #-192]	; 0xffffff40
   1dfec:	cmp	r2, #0
   1dff0:	beq	1dc24 <triple_free@@Base+0x6e40>
   1dff4:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1dff8:	mov	r1, r0
   1dffc:	mov	r0, sl
   1e000:	bl	1a730 <triple_free@@Base+0x394c>
   1e004:	mov	r1, sl
   1e008:	mov	r3, r7
   1e00c:	mov	r2, r0
   1e010:	sub	r0, fp, #180	; 0xb4
   1e014:	bl	11908 <mbrtowc@plt>
   1e018:	cmn	r0, #1
   1e01c:	str	r0, [fp, #-188]	; 0xffffff44
   1e020:	strbeq	r5, [fp, #-184]	; 0xffffff48
   1e024:	streq	r4, [fp, #-188]	; 0xffffff44
   1e028:	beq	1dfa0 <triple_free@@Base+0x71bc>
   1e02c:	cmn	r0, #2
   1e030:	beq	1df90 <triple_free@@Base+0x71ac>
   1e034:	cmp	r0, #0
   1e038:	beq	1e238 <triple_free@@Base+0x7454>
   1e03c:	ldr	sl, [fp, #-180]	; 0xffffff4c
   1e040:	mov	r0, r7
   1e044:	strb	r4, [fp, #-184]	; 0xffffff48
   1e048:	bl	11824 <mbsinit@plt>
   1e04c:	cmp	r0, #0
   1e050:	strbne	r5, [fp, #-208]	; 0xffffff30
   1e054:	b	1dc5c <triple_free@@Base+0x6e78>
   1e058:	mov	r0, r7
   1e05c:	bl	11824 <mbsinit@plt>
   1e060:	cmp	r0, #0
   1e064:	beq	1e3d0 <triple_free@@Base+0x75ec>
   1e068:	strb	r4, [fp, #-208]	; 0xffffff30
   1e06c:	b	1dff4 <triple_free@@Base+0x7210>
   1e070:	mov	r0, r7
   1e074:	bl	11824 <mbsinit@plt>
   1e078:	cmp	r0, #0
   1e07c:	beq	1e3d0 <triple_free@@Base+0x75ec>
   1e080:	strb	r5, [fp, #-152]	; 0xffffff68
   1e084:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e088:	mov	r1, r0
   1e08c:	mov	r0, r9
   1e090:	bl	1a730 <triple_free@@Base+0x394c>
   1e094:	mov	r1, r9
   1e098:	mov	r3, r7
   1e09c:	mov	r2, r0
   1e0a0:	sub	r0, fp, #124	; 0x7c
   1e0a4:	bl	11908 <mbrtowc@plt>
   1e0a8:	cmn	r0, #1
   1e0ac:	str	r0, [fp, #-132]	; 0xffffff7c
   1e0b0:	strbeq	r6, [fp, #-128]	; 0xffffff80
   1e0b4:	streq	r5, [fp, #-132]	; 0xffffff7c
   1e0b8:	beq	1df5c <triple_free@@Base+0x7178>
   1e0bc:	cmn	r0, #2
   1e0c0:	beq	1e108 <triple_free@@Base+0x7324>
   1e0c4:	cmp	r0, #0
   1e0c8:	bne	1e0ec <triple_free@@Base+0x7308>
   1e0cc:	ldr	r3, [fp, #-136]	; 0xffffff78
   1e0d0:	str	r5, [fp, #-132]	; 0xffffff7c
   1e0d4:	ldrb	r3, [r3]
   1e0d8:	cmp	r3, #0
   1e0dc:	bne	1e3f4 <triple_free@@Base+0x7610>
   1e0e0:	ldr	r3, [fp, #-124]	; 0xffffff84
   1e0e4:	cmp	r3, #0
   1e0e8:	bne	1e258 <triple_free@@Base+0x7474>
   1e0ec:	mov	r0, r7
   1e0f0:	strb	r5, [fp, #-128]	; 0xffffff80
   1e0f4:	bl	11824 <mbsinit@plt>
   1e0f8:	mov	sl, #1
   1e0fc:	cmp	r0, #0
   1e100:	strbne	r6, [fp, #-152]	; 0xffffff68
   1e104:	b	1df5c <triple_free@@Base+0x7178>
   1e108:	ldr	r0, [fp, #-136]	; 0xffffff78
   1e10c:	bl	119d4 <strlen@plt>
   1e110:	strb	r6, [fp, #-128]	; 0xffffff80
   1e114:	str	r0, [fp, #-132]	; 0xffffff7c
   1e118:	b	1df5c <triple_free@@Base+0x7178>
   1e11c:	sub	r0, fp, #92	; 0x5c
   1e120:	str	r3, [fp, #-252]	; 0xffffff04
   1e124:	bl	11824 <mbsinit@plt>
   1e128:	ldr	r3, [fp, #-252]	; 0xffffff04
   1e12c:	cmp	r0, #0
   1e130:	beq	1e3d0 <triple_free@@Base+0x75ec>
   1e134:	strb	r5, [fp, #-96]	; 0xffffffa0
   1e138:	str	r3, [fp, #-252]	; 0xffffff04
   1e13c:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e140:	ldr	r3, [fp, #-252]	; 0xffffff04
   1e144:	mov	r1, r0
   1e148:	mov	r0, r3
   1e14c:	bl	1a730 <triple_free@@Base+0x394c>
   1e150:	ldr	r3, [fp, #-252]	; 0xffffff04
   1e154:	mov	r1, r3
   1e158:	sub	r3, fp, #92	; 0x5c
   1e15c:	mov	r2, r0
   1e160:	sub	r0, fp, #68	; 0x44
   1e164:	bl	11908 <mbrtowc@plt>
   1e168:	cmn	r0, #1
   1e16c:	str	r0, [fp, #-76]	; 0xffffffb4
   1e170:	strbeq	r6, [fp, #-72]	; 0xffffffb8
   1e174:	streq	r5, [fp, #-76]	; 0xffffffb4
   1e178:	beq	1de6c <triple_free@@Base+0x7088>
   1e17c:	cmn	r0, #2
   1e180:	beq	1e38c <triple_free@@Base+0x75a8>
   1e184:	cmp	r0, #0
   1e188:	bne	1e1ac <triple_free@@Base+0x73c8>
   1e18c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1e190:	str	r5, [fp, #-76]	; 0xffffffb4
   1e194:	ldrb	r3, [r3]
   1e198:	cmp	r3, #0
   1e19c:	bne	1e3f4 <triple_free@@Base+0x7610>
   1e1a0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1e1a4:	cmp	r3, #0
   1e1a8:	bne	1e258 <triple_free@@Base+0x7474>
   1e1ac:	sub	r0, fp, #92	; 0x5c
   1e1b0:	strb	r5, [fp, #-72]	; 0xffffffb8
   1e1b4:	bl	11824 <mbsinit@plt>
   1e1b8:	mov	r4, #1
   1e1bc:	cmp	r0, #0
   1e1c0:	strbne	r6, [fp, #-96]	; 0xffffffa0
   1e1c4:	b	1de6c <triple_free@@Base+0x7088>
   1e1c8:	ldrb	r4, [fp, #-140]	; 0xffffff74
   1e1cc:	cmp	r4, #0
   1e1d0:	beq	1e278 <triple_free@@Base+0x7494>
   1e1d4:	ldrb	r4, [fp, #-128]	; 0xffffff80
   1e1d8:	cmp	r4, #0
   1e1dc:	bne	1e2cc <triple_free@@Base+0x74e8>
   1e1e0:	ldr	r1, [fp, #-136]	; 0xffffff78
   1e1e4:	mov	r4, #0
   1e1e8:	ldr	r2, [fp, #-132]	; 0xffffff7c
   1e1ec:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1e1f0:	add	r2, r1, r2
   1e1f4:	str	r2, [fp, #-136]	; 0xffffff78
   1e1f8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1e1fc:	strb	r6, [fp, #-140]	; 0xffffff74
   1e200:	add	r3, r3, r2
   1e204:	strb	r6, [fp, #-84]	; 0xffffffac
   1e208:	str	r3, [fp, #-80]	; 0xffffffb0
   1e20c:	b	1de24 <triple_free@@Base+0x7040>
   1e210:	ldrb	r4, [fp, #-84]	; 0xffffffac
   1e214:	b	1ddb0 <triple_free@@Base+0x6fcc>
   1e218:	ldr	r0, [r1]
   1e21c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1e220:	bl	11830 <memcmp@plt>
   1e224:	rsbs	r0, r0, #1
   1e228:	movcc	r0, #0
   1e22c:	b	1dde8 <triple_free@@Base+0x7004>
   1e230:	str	r5, [r6, #8]
   1e234:	b	1dd28 <triple_free@@Base+0x6f44>
   1e238:	ldr	r3, [fp, #-192]	; 0xffffff40
   1e23c:	str	r4, [fp, #-188]	; 0xffffff44
   1e240:	ldrb	r3, [r3]
   1e244:	cmp	r3, #0
   1e248:	bne	1e3f4 <triple_free@@Base+0x7610>
   1e24c:	ldr	sl, [fp, #-180]	; 0xffffff4c
   1e250:	cmp	sl, #0
   1e254:	beq	1e040 <triple_free@@Base+0x725c>
   1e258:	ldr	r0, [pc, #448]	; 1e420 <triple_free@@Base+0x763c>
   1e25c:	mov	r2, #179	; 0xb3
   1e260:	ldr	r1, [pc, #444]	; 1e424 <triple_free@@Base+0x7640>
   1e264:	ldr	r3, [pc, #444]	; 1e428 <triple_free@@Base+0x7644>
   1e268:	add	r0, pc, r0
   1e26c:	add	r1, pc, r1
   1e270:	add	r3, pc, r3
   1e274:	bl	11bf0 <__assert_fail@plt>
   1e278:	ldrb	r3, [fp, #-152]	; 0xffffff68
   1e27c:	ldr	sl, [fp, #-136]	; 0xffffff78
   1e280:	cmp	r3, #0
   1e284:	bne	1e308 <triple_free@@Base+0x7524>
   1e288:	ldr	r1, [pc, #396]	; 1e41c <triple_free@@Base+0x7638>
   1e28c:	ldrb	r2, [sl]
   1e290:	ldr	r0, [r8, r1]
   1e294:	and	r1, r2, #31
   1e298:	lsr	r2, r2, #5
   1e29c:	ldr	r2, [r0, r2, lsl #2]
   1e2a0:	lsr	r2, r2, r1
   1e2a4:	tst	r2, #1
   1e2a8:	beq	1e2f4 <triple_free@@Base+0x7510>
   1e2ac:	str	r5, [fp, #-132]	; 0xffffff7c
   1e2b0:	mov	r4, #1
   1e2b4:	ldrb	r3, [sl]
   1e2b8:	strb	r5, [fp, #-128]	; 0xffffff80
   1e2bc:	str	r3, [fp, #-124]	; 0xffffff84
   1e2c0:	cmp	r4, #0
   1e2c4:	strb	r5, [fp, #-140]	; 0xffffff74
   1e2c8:	beq	1e1e0 <triple_free@@Base+0x73fc>
   1e2cc:	ldr	r3, [fp, #-124]	; 0xffffff84
   1e2d0:	cmp	r3, #0
   1e2d4:	bne	1e1e0 <triple_free@@Base+0x73fc>
   1e2d8:	b	1df74 <triple_free@@Base+0x7190>
   1e2dc:	mov	r0, r9
   1e2e0:	mov	r1, r6
   1e2e4:	ldr	r2, [fp, #-188]	; 0xffffff44
   1e2e8:	bl	1180c <memcpy@plt>
   1e2ec:	str	r9, [r9, #-16]
   1e2f0:	b	1dfb4 <triple_free@@Base+0x71d0>
   1e2f4:	mov	r0, r7
   1e2f8:	bl	11824 <mbsinit@plt>
   1e2fc:	cmp	r0, #0
   1e300:	beq	1e3d0 <triple_free@@Base+0x75ec>
   1e304:	strb	r5, [fp, #-152]	; 0xffffff68
   1e308:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e30c:	mov	r1, r0
   1e310:	mov	r0, sl
   1e314:	bl	1a730 <triple_free@@Base+0x394c>
   1e318:	mov	r1, sl
   1e31c:	mov	r3, r7
   1e320:	mov	r2, r0
   1e324:	sub	r0, fp, #124	; 0x7c
   1e328:	bl	11908 <mbrtowc@plt>
   1e32c:	cmn	r0, #1
   1e330:	str	r0, [fp, #-132]	; 0xffffff7c
   1e334:	strbeq	r6, [fp, #-128]	; 0xffffff80
   1e338:	streq	r5, [fp, #-132]	; 0xffffff7c
   1e33c:	beq	1e2c0 <triple_free@@Base+0x74dc>
   1e340:	cmn	r0, #2
   1e344:	beq	1e3bc <triple_free@@Base+0x75d8>
   1e348:	cmp	r0, #0
   1e34c:	bne	1e370 <triple_free@@Base+0x758c>
   1e350:	ldr	r3, [fp, #-136]	; 0xffffff78
   1e354:	str	r5, [fp, #-132]	; 0xffffff7c
   1e358:	ldrb	r3, [r3]
   1e35c:	cmp	r3, #0
   1e360:	bne	1e3f4 <triple_free@@Base+0x7610>
   1e364:	ldr	r3, [fp, #-124]	; 0xffffff84
   1e368:	cmp	r3, #0
   1e36c:	bne	1e258 <triple_free@@Base+0x7474>
   1e370:	mov	r0, r7
   1e374:	strb	r5, [fp, #-128]	; 0xffffff80
   1e378:	bl	11824 <mbsinit@plt>
   1e37c:	mov	r4, #1
   1e380:	cmp	r0, #0
   1e384:	strbne	r6, [fp, #-152]	; 0xffffff68
   1e388:	b	1e2c0 <triple_free@@Base+0x74dc>
   1e38c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e390:	bl	119d4 <strlen@plt>
   1e394:	strb	r6, [fp, #-72]	; 0xffffffb8
   1e398:	str	r0, [fp, #-76]	; 0xffffffb4
   1e39c:	b	1de6c <triple_free@@Base+0x7088>
   1e3a0:	ldr	r3, [fp, #-136]	; 0xffffff78
   1e3a4:	ldr	r1, [fp, #-248]	; 0xffffff08
   1e3a8:	str	r3, [r1]
   1e3ac:	ldr	r0, [fp, #-236]	; 0xffffff14
   1e3b0:	bl	20964 <triple_free@@Base+0x9b80>
   1e3b4:	mov	r0, #1
   1e3b8:	b	1db7c <triple_free@@Base+0x6d98>
   1e3bc:	ldr	r0, [fp, #-136]	; 0xffffff78
   1e3c0:	bl	119d4 <strlen@plt>
   1e3c4:	strb	r6, [fp, #-128]	; 0xffffff80
   1e3c8:	str	r0, [fp, #-132]	; 0xffffff7c
   1e3cc:	b	1e2c0 <triple_free@@Base+0x74dc>
   1e3d0:	ldr	r0, [pc, #84]	; 1e42c <triple_free@@Base+0x7648>
   1e3d4:	mov	r2, #150	; 0x96
   1e3d8:	ldr	r1, [pc, #80]	; 1e430 <triple_free@@Base+0x764c>
   1e3dc:	ldr	r3, [pc, #80]	; 1e434 <triple_free@@Base+0x7650>
   1e3e0:	add	r0, pc, r0
   1e3e4:	add	r1, pc, r1
   1e3e8:	add	r3, pc, r3
   1e3ec:	bl	11bf0 <__assert_fail@plt>
   1e3f0:	bl	11854 <__stack_chk_fail@plt>
   1e3f4:	ldr	r0, [pc, #60]	; 1e438 <triple_free@@Base+0x7654>
   1e3f8:	mov	r2, #178	; 0xb2
   1e3fc:	ldr	r1, [pc, #56]	; 1e43c <triple_free@@Base+0x7658>
   1e400:	ldr	r3, [pc, #56]	; 1e440 <triple_free@@Base+0x765c>
   1e404:	add	r0, pc, r0
   1e408:	add	r1, pc, r1
   1e40c:	add	r3, pc, r3
   1e410:	bl	11bf0 <__assert_fail@plt>
   1e414:			; <UNDEFINED> instruction: 0x000174bc
   1e418:	andeq	r0, r0, r0, lsr #3
   1e41c:	muleq	r0, ip, r1
   1e420:	andeq	r5, r0, r8, asr r8
   1e424:	andeq	r5, r0, ip, lsr #16
   1e428:	andeq	r5, r0, r8, lsr #30
   1e42c:	andeq	r5, r0, r0, lsr #13
   1e430:			; <UNDEFINED> instruction: 0x000056b4
   1e434:			; <UNDEFINED> instruction: 0x00005db0
   1e438:	andeq	r5, r0, r4, lsr #13
   1e43c:	muleq	r0, r0, r6
   1e440:	andeq	r5, r0, ip, lsl #27
   1e444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e448:	sub	sp, sp, #348	; 0x15c
   1e44c:	ldr	r4, [pc, #3188]	; 1f0c8 <triple_free@@Base+0x82e4>
   1e450:	ldr	r3, [pc, #3188]	; 1f0cc <triple_free@@Base+0x82e8>
   1e454:	add	r4, pc, r4
   1e458:	str	r0, [sp, #16]
   1e45c:	str	r1, [sp, #4]
   1e460:	ldr	r3, [r4, r3]
   1e464:	str	r3, [sp, #20]
   1e468:	ldr	r3, [r3]
   1e46c:	str	r3, [sp, #340]	; 0x154
   1e470:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e474:	cmp	r0, #1
   1e478:	bls	1e65c <triple_free@@Base+0x7878>
   1e47c:	ldr	r0, [sp, #4]
   1e480:	add	r5, sp, #64	; 0x40
   1e484:	ldr	ip, [pc, #3140]	; 1f0d0 <triple_free@@Base+0x82ec>
   1e488:	mov	r2, #0
   1e48c:	str	r2, [r5, #4]
   1e490:	ldrb	r1, [r0]
   1e494:	str	r0, [sp, #76]	; 0x4c
   1e498:	strb	r2, [sp, #60]	; 0x3c
   1e49c:	and	r3, r1, #31
   1e4a0:	str	r2, [sp, #64]	; 0x40
   1e4a4:	lsr	r0, r1, #5
   1e4a8:	strb	r2, [sp, #72]	; 0x48
   1e4ac:	ldr	r6, [r4, ip]
   1e4b0:	ldr	r2, [r6, r0, lsl #2]
   1e4b4:	lsr	r3, r2, r3
   1e4b8:	ands	r4, r3, #1
   1e4bc:	beq	1e5ac <triple_free@@Base+0x77c8>
   1e4c0:	mov	r4, r1
   1e4c4:	cmp	r4, #0
   1e4c8:	mov	r3, #1
   1e4cc:	str	r1, [sp, #88]	; 0x58
   1e4d0:	str	r3, [sp, #80]	; 0x50
   1e4d4:	strb	r3, [sp, #84]	; 0x54
   1e4d8:	mov	r3, #1
   1e4dc:	strb	r3, [sp, #72]	; 0x48
   1e4e0:	beq	1e63c <triple_free@@Base+0x7858>
   1e4e4:	add	r2, sp, #120	; 0x78
   1e4e8:	add	r0, sp, #176	; 0xb0
   1e4ec:	str	r2, [sp, #8]
   1e4f0:	mov	r3, #0
   1e4f4:	ldr	r2, [sp, #4]
   1e4f8:	mov	r9, r3
   1e4fc:	str	r0, [sp, #44]	; 0x2c
   1e500:	mov	r5, r3
   1e504:	ldr	r0, [sp, #16]
   1e508:	mov	r4, #1
   1e50c:	mov	r1, #1
   1e510:	str	r2, [sp, #132]	; 0x84
   1e514:	str	r1, [sp, #32]
   1e518:	add	r2, sp, #200	; 0xc8
   1e51c:	str	r0, [sp, #188]	; 0xbc
   1e520:	mov	r8, r0
   1e524:	add	r1, sp, #144	; 0x90
   1e528:	add	r0, sp, #56	; 0x38
   1e52c:	str	r3, [sp, #28]
   1e530:	strb	r3, [sp, #116]	; 0x74
   1e534:	str	r3, [sp, #12]
   1e538:	str	r3, [sp, #120]	; 0x78
   1e53c:	strb	r3, [sp, #128]	; 0x80
   1e540:	strb	r3, [sp, #172]	; 0xac
   1e544:	str	r3, [sp, #176]	; 0xb0
   1e548:	str	r2, [sp, #48]	; 0x30
   1e54c:	strb	r3, [sp, #184]	; 0xb8
   1e550:	str	r0, [sp, #52]	; 0x34
   1e554:	str	r3, [sp, #124]	; 0x7c
   1e558:	str	r1, [sp, #24]
   1e55c:	str	r3, [sp, #180]	; 0xb4
   1e560:	ldrb	r3, [sp, #172]	; 0xac
   1e564:	cmp	r3, #0
   1e568:	bne	1e7c4 <triple_free@@Base+0x79e0>
   1e56c:	ldrb	r3, [r8]
   1e570:	and	r2, r3, #31
   1e574:	lsr	r3, r3, #5
   1e578:	ldr	r3, [r6, r3, lsl #2]
   1e57c:	lsr	r3, r3, r2
   1e580:	tst	r3, #1
   1e584:	beq	1e7b0 <triple_free@@Base+0x79cc>
   1e588:	str	r4, [sp, #192]	; 0xc0
   1e58c:	ldrb	r7, [r8]
   1e590:	strb	r4, [sp, #196]	; 0xc4
   1e594:	cmp	r7, #0
   1e598:	strb	r4, [sp, #184]	; 0xb8
   1e59c:	str	r7, [sp, #200]	; 0xc8
   1e5a0:	bne	1e830 <triple_free@@Base+0x7a4c>
   1e5a4:	mov	r0, r7
   1e5a8:	b	1e640 <triple_free@@Base+0x785c>
   1e5ac:	mov	r0, r5
   1e5b0:	bl	11824 <mbsinit@plt>
   1e5b4:	cmp	r0, #0
   1e5b8:	beq	1f084 <triple_free@@Base+0x82a0>
   1e5bc:	mov	r7, #1
   1e5c0:	strb	r7, [sp, #60]	; 0x3c
   1e5c4:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e5c8:	mov	r1, r0
   1e5cc:	ldr	r0, [sp, #4]
   1e5d0:	bl	1a730 <triple_free@@Base+0x394c>
   1e5d4:	ldr	r1, [sp, #4]
   1e5d8:	mov	r3, r5
   1e5dc:	mov	r2, r0
   1e5e0:	add	r0, sp, #88	; 0x58
   1e5e4:	bl	11908 <mbrtowc@plt>
   1e5e8:	cmn	r0, #1
   1e5ec:	str	r0, [sp, #80]	; 0x50
   1e5f0:	strbeq	r4, [sp, #84]	; 0x54
   1e5f4:	streq	r7, [sp, #80]	; 0x50
   1e5f8:	beq	1e848 <triple_free@@Base+0x7a64>
   1e5fc:	cmn	r0, #2
   1e600:	beq	1e838 <triple_free@@Base+0x7a54>
   1e604:	cmp	r0, #0
   1e608:	beq	1efc0 <triple_free@@Base+0x81dc>
   1e60c:	ldr	r4, [sp, #88]	; 0x58
   1e610:	mov	r0, r5
   1e614:	mov	r3, #1
   1e618:	strb	r3, [sp, #84]	; 0x54
   1e61c:	bl	11824 <mbsinit@plt>
   1e620:	cmp	r0, #0
   1e624:	movne	r3, #0
   1e628:	strbne	r3, [sp, #60]	; 0x3c
   1e62c:	cmp	r4, #0
   1e630:	mov	r3, #1
   1e634:	strb	r3, [sp, #72]	; 0x48
   1e638:	bne	1e4e4 <triple_free@@Base+0x7700>
   1e63c:	ldr	r0, [sp, #16]
   1e640:	ldr	r1, [sp, #20]
   1e644:	ldr	r2, [sp, #340]	; 0x154
   1e648:	ldr	r3, [r1]
   1e64c:	cmp	r2, r3
   1e650:	bne	1f0a4 <triple_free@@Base+0x82c0>
   1e654:	add	sp, sp, #348	; 0x15c
   1e658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e65c:	ldr	r2, [sp, #4]
   1e660:	ldrb	r8, [r2]
   1e664:	cmp	r8, #0
   1e668:	beq	1e63c <triple_free@@Base+0x7858>
   1e66c:	ldr	r3, [sp, #16]
   1e670:	ldrb	sl, [r3]
   1e674:	cmp	sl, #0
   1e678:	beq	1eb38 <triple_free@@Base+0x7d54>
   1e67c:	cmp	sl, r8
   1e680:	mov	r4, #0
   1e684:	mov	r5, r4
   1e688:	mov	r9, r4
   1e68c:	add	r0, sp, #56	; 0x38
   1e690:	add	r7, r3, #1
   1e694:	mov	r6, r3
   1e698:	mov	fp, r2
   1e69c:	mov	r1, #1
   1e6a0:	str	r0, [sp, #8]
   1e6a4:	add	r4, r4, #1
   1e6a8:	beq	1e74c <triple_free@@Base+0x7968>
   1e6ac:	ldrb	sl, [r6, #1]
   1e6b0:	cmp	sl, #0
   1e6b4:	beq	1eb38 <triple_free@@Base+0x7d54>
   1e6b8:	add	r5, r5, #1
   1e6bc:	cmp	r4, #9
   1e6c0:	movls	r3, #0
   1e6c4:	andhi	r3, r1, #1
   1e6c8:	cmp	r3, #0
   1e6cc:	beq	1e738 <triple_free@@Base+0x7954>
   1e6d0:	add	r3, r4, r4, lsl #2
   1e6d4:	cmp	r5, r3
   1e6d8:	bcc	1e734 <triple_free@@Base+0x7950>
   1e6dc:	cmp	fp, #0
   1e6e0:	beq	1e700 <triple_free@@Base+0x791c>
   1e6e4:	rsb	r1, r9, r5
   1e6e8:	mov	r0, fp
   1e6ec:	bl	11ab8 <strnlen@plt>
   1e6f0:	mov	r9, r5
   1e6f4:	ldrb	r3, [fp, r0]!
   1e6f8:	cmp	r3, #0
   1e6fc:	bne	1e734 <triple_free@@Base+0x7950>
   1e700:	ldr	r0, [sp, #4]
   1e704:	bl	119d4 <strlen@plt>
   1e708:	ldr	r1, [sp, #4]
   1e70c:	add	r3, sp, #56	; 0x38
   1e710:	mov	r2, r0
   1e714:	mov	r0, r7
   1e718:	bl	1d99c <triple_free@@Base+0x6bb8>
   1e71c:	cmp	r0, #0
   1e720:	bne	1f07c <triple_free@@Base+0x8298>
   1e724:	mov	fp, r0
   1e728:	ldrb	sl, [r6, #1]
   1e72c:	mov	r1, r0
   1e730:	b	1e738 <triple_free@@Base+0x7954>
   1e734:	mov	r1, #1
   1e738:	cmp	sl, r8
   1e73c:	add	r7, r7, #1
   1e740:	add	r6, r6, #1
   1e744:	add	r4, r4, #1
   1e748:	bne	1e6ac <triple_free@@Base+0x78c8>
   1e74c:	ldr	r2, [sp, #4]
   1e750:	ldrb	r3, [r2, #1]
   1e754:	cmp	r3, #0
   1e758:	beq	1e7a8 <triple_free@@Base+0x79c4>
   1e75c:	ldrb	sl, [r6, #1]
   1e760:	cmp	sl, #0
   1e764:	beq	1eb38 <triple_free@@Base+0x7d54>
   1e768:	cmp	r3, sl
   1e76c:	add	r3, r5, #2
   1e770:	bne	1ebd4 <triple_free@@Base+0x7df0>
   1e774:	rsb	r0, r5, #0
   1e778:	add	r5, r2, r0
   1e77c:	add	r0, r6, r0
   1e780:	b	1e79c <triple_free@@Base+0x79b8>
   1e784:	ldrb	ip, [r0, r3]
   1e788:	cmp	ip, #0
   1e78c:	beq	1eb38 <triple_free@@Base+0x7d54>
   1e790:	cmp	r2, ip
   1e794:	add	r3, r3, #1
   1e798:	bne	1ebd4 <triple_free@@Base+0x7df0>
   1e79c:	ldrb	r2, [r5, r3]
   1e7a0:	cmp	r2, #0
   1e7a4:	bne	1e784 <triple_free@@Base+0x79a0>
   1e7a8:	mov	r0, r6
   1e7ac:	b	1e640 <triple_free@@Base+0x785c>
   1e7b0:	add	r0, sp, #176	; 0xb0
   1e7b4:	bl	11824 <mbsinit@plt>
   1e7b8:	cmp	r0, #0
   1e7bc:	beq	1f084 <triple_free@@Base+0x82a0>
   1e7c0:	strb	r4, [sp, #172]	; 0xac
   1e7c4:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e7c8:	mov	r1, r0
   1e7cc:	mov	r0, r8
   1e7d0:	bl	1a730 <triple_free@@Base+0x394c>
   1e7d4:	mov	r1, r8
   1e7d8:	add	r3, sp, #176	; 0xb0
   1e7dc:	mov	r2, r0
   1e7e0:	add	r0, sp, #200	; 0xc8
   1e7e4:	bl	11908 <mbrtowc@plt>
   1e7e8:	cmn	r0, #1
   1e7ec:	str	r0, [sp, #192]	; 0xc0
   1e7f0:	strbeq	r5, [sp, #196]	; 0xc4
   1e7f4:	streq	r4, [sp, #192]	; 0xc0
   1e7f8:	beq	1e864 <triple_free@@Base+0x7a80>
   1e7fc:	cmn	r0, #2
   1e800:	beq	1e854 <triple_free@@Base+0x7a70>
   1e804:	cmp	r0, #0
   1e808:	beq	1ef9c <triple_free@@Base+0x81b8>
   1e80c:	ldr	r7, [sp, #200]	; 0xc8
   1e810:	add	r0, sp, #176	; 0xb0
   1e814:	strb	r4, [sp, #196]	; 0xc4
   1e818:	bl	11824 <mbsinit@plt>
   1e81c:	strb	r4, [sp, #184]	; 0xb8
   1e820:	cmp	r0, #0
   1e824:	strbne	r5, [sp, #172]	; 0xac
   1e828:	cmp	r7, #0
   1e82c:	beq	1e5a4 <triple_free@@Base+0x77c0>
   1e830:	mov	r3, #1
   1e834:	b	1e86c <triple_free@@Base+0x7a88>
   1e838:	ldr	r0, [sp, #76]	; 0x4c
   1e83c:	bl	119d4 <strlen@plt>
   1e840:	strb	r4, [sp, #84]	; 0x54
   1e844:	str	r0, [sp, #80]	; 0x50
   1e848:	mov	r3, #1
   1e84c:	strb	r3, [sp, #72]	; 0x48
   1e850:	b	1e4e4 <triple_free@@Base+0x7700>
   1e854:	ldr	r0, [sp, #188]	; 0xbc
   1e858:	bl	119d4 <strlen@plt>
   1e85c:	strb	r5, [sp, #196]	; 0xc4
   1e860:	str	r0, [sp, #192]	; 0xc0
   1e864:	mov	r3, #0
   1e868:	strb	r4, [sp, #184]	; 0xb8
   1e86c:	ldr	r8, [sp, #32]
   1e870:	ldr	r2, [sp, #12]
   1e874:	cmp	r2, #9
   1e878:	movls	r8, #0
   1e87c:	andhi	r8, r8, #1
   1e880:	cmp	r8, #0
   1e884:	beq	1e95c <triple_free@@Base+0x7b78>
   1e888:	ldr	r1, [sp, #12]
   1e88c:	add	r2, r1, r1, lsl #2
   1e890:	cmp	r9, r2
   1e894:	bcc	1eb2c <triple_free@@Base+0x7d48>
   1e898:	ldr	r2, [sp, #28]
   1e89c:	subs	r7, r9, r2
   1e8a0:	beq	1e934 <triple_free@@Base+0x7b50>
   1e8a4:	ldrb	sl, [sp, #128]	; 0x80
   1e8a8:	cmp	sl, #0
   1e8ac:	beq	1e8dc <triple_free@@Base+0x7af8>
   1e8b0:	ldrb	sl, [sp, #140]	; 0x8c
   1e8b4:	cmp	sl, #0
   1e8b8:	bne	1e928 <triple_free@@Base+0x7b44>
   1e8bc:	ldr	sl, [sp, #132]	; 0x84
   1e8c0:	subs	r7, r7, #1
   1e8c4:	ldr	r3, [sp, #136]	; 0x88
   1e8c8:	strb	r5, [sp, #128]	; 0x80
   1e8cc:	add	sl, sl, r3
   1e8d0:	str	sl, [sp, #132]	; 0x84
   1e8d4:	beq	1ec00 <triple_free@@Base+0x7e1c>
   1e8d8:	mov	sl, #0
   1e8dc:	ldrb	r3, [sp, #116]	; 0x74
   1e8e0:	ldr	fp, [sp, #132]	; 0x84
   1e8e4:	cmp	r3, #0
   1e8e8:	bne	1e9cc <triple_free@@Base+0x7be8>
   1e8ec:	ldrb	r3, [fp]
   1e8f0:	and	r2, r3, #31
   1e8f4:	lsr	r3, r3, #5
   1e8f8:	ldr	r3, [r6, r3, lsl #2]
   1e8fc:	lsr	r3, r3, r2
   1e900:	tst	r3, #1
   1e904:	beq	1e9b8 <triple_free@@Base+0x7bd4>
   1e908:	str	r4, [sp, #136]	; 0x88
   1e90c:	mov	sl, r8
   1e910:	ldrb	r3, [fp]
   1e914:	strb	r4, [sp, #140]	; 0x8c
   1e918:	str	r3, [sp, #144]	; 0x90
   1e91c:	cmp	sl, #0
   1e920:	strb	r4, [sp, #128]	; 0x80
   1e924:	beq	1e8bc <triple_free@@Base+0x7ad8>
   1e928:	ldr	r3, [sp, #144]	; 0x90
   1e92c:	cmp	r3, #0
   1e930:	bne	1e8bc <triple_free@@Base+0x7ad8>
   1e934:	ldrb	r3, [sp, #128]	; 0x80
   1e938:	cmp	r3, #0
   1e93c:	ldrbne	r8, [sp, #140]	; 0x8c
   1e940:	beq	1ebfc <triple_free@@Base+0x7e18>
   1e944:	cmp	r8, #0
   1e948:	bne	1ebdc <triple_free@@Base+0x7df8>
   1e94c:	ldrb	r3, [sp, #196]	; 0xc4
   1e950:	mov	r0, #1
   1e954:	str	r9, [sp, #28]
   1e958:	str	r0, [sp, #32]
   1e95c:	cmp	r3, #0
   1e960:	ldr	r3, [sp, #12]
   1e964:	add	r7, r9, #1
   1e968:	add	r3, r3, #1
   1e96c:	str	r3, [sp, #12]
   1e970:	beq	1ea50 <triple_free@@Base+0x7c6c>
   1e974:	ldrb	r3, [sp, #84]	; 0x54
   1e978:	cmp	r3, #0
   1e97c:	beq	1ea50 <triple_free@@Base+0x7c6c>
   1e980:	ldr	r0, [sp, #200]	; 0xc8
   1e984:	ldr	r3, [sp, #88]	; 0x58
   1e988:	subs	r3, r0, r3
   1e98c:	rsbs	r0, r3, #0
   1e990:	adcs	r0, r0, r3
   1e994:	cmp	r0, #0
   1e998:	bne	1ea80 <triple_free@@Base+0x7c9c>
   1e99c:	ldr	r8, [sp, #188]	; 0xbc
   1e9a0:	mov	r9, r7
   1e9a4:	ldr	r3, [sp, #192]	; 0xc0
   1e9a8:	strb	r5, [sp, #184]	; 0xb8
   1e9ac:	add	r8, r8, r3
   1e9b0:	str	r8, [sp, #188]	; 0xbc
   1e9b4:	b	1e560 <triple_free@@Base+0x777c>
   1e9b8:	add	r0, sp, #120	; 0x78
   1e9bc:	bl	11824 <mbsinit@plt>
   1e9c0:	cmp	r0, #0
   1e9c4:	beq	1f084 <triple_free@@Base+0x82a0>
   1e9c8:	strb	r4, [sp, #116]	; 0x74
   1e9cc:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1e9d0:	mov	r1, r0
   1e9d4:	mov	r0, fp
   1e9d8:	bl	1a730 <triple_free@@Base+0x394c>
   1e9dc:	mov	r1, fp
   1e9e0:	add	r3, sp, #120	; 0x78
   1e9e4:	mov	r2, r0
   1e9e8:	add	r0, sp, #144	; 0x90
   1e9ec:	bl	11908 <mbrtowc@plt>
   1e9f0:	cmn	r0, #1
   1e9f4:	str	r0, [sp, #136]	; 0x88
   1e9f8:	strbeq	r5, [sp, #140]	; 0x8c
   1e9fc:	streq	r4, [sp, #136]	; 0x88
   1ea00:	beq	1e91c <triple_free@@Base+0x7b38>
   1ea04:	cmn	r0, #2
   1ea08:	beq	1eb18 <triple_free@@Base+0x7d34>
   1ea0c:	cmp	r0, #0
   1ea10:	bne	1ea34 <triple_free@@Base+0x7c50>
   1ea14:	ldr	r3, [sp, #132]	; 0x84
   1ea18:	str	r4, [sp, #136]	; 0x88
   1ea1c:	ldrb	r3, [r3]
   1ea20:	cmp	r3, #0
   1ea24:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1ea28:	ldr	r3, [sp, #144]	; 0x90
   1ea2c:	cmp	r3, #0
   1ea30:	bne	1ebb4 <triple_free@@Base+0x7dd0>
   1ea34:	add	r0, sp, #120	; 0x78
   1ea38:	strb	r4, [sp, #140]	; 0x8c
   1ea3c:	bl	11824 <mbsinit@plt>
   1ea40:	mov	sl, r8
   1ea44:	cmp	r0, #0
   1ea48:	strbne	r5, [sp, #116]	; 0x74
   1ea4c:	b	1e91c <triple_free@@Base+0x7b38>
   1ea50:	ldr	r2, [sp, #192]	; 0xc0
   1ea54:	ldr	r3, [sp, #80]	; 0x50
   1ea58:	cmp	r2, r3
   1ea5c:	movne	r0, #0
   1ea60:	bne	1e994 <triple_free@@Base+0x7bb0>
   1ea64:	ldr	r0, [sp, #188]	; 0xbc
   1ea68:	ldr	r1, [sp, #76]	; 0x4c
   1ea6c:	bl	11830 <memcmp@plt>
   1ea70:	rsbs	r0, r0, #1
   1ea74:	movcc	r0, #0
   1ea78:	cmp	r0, #0
   1ea7c:	beq	1e99c <triple_free@@Base+0x7bb8>
   1ea80:	ldr	r0, [sp, #4]
   1ea84:	add	r7, sp, #172	; 0xac
   1ea88:	add	ip, sp, #228	; 0xe4
   1ea8c:	add	r8, sp, #288	; 0x120
   1ea90:	str	r0, [sp, #300]	; 0x12c
   1ea94:	ldm	r7!, {r0, r1, r2, r3}
   1ea98:	stmia	ip!, {r0, r1, r2, r3}
   1ea9c:	ldm	r7!, {r0, r1, r2, r3}
   1eaa0:	strb	r5, [sp, #240]	; 0xf0
   1eaa4:	stmia	ip!, {r0, r1, r2, r3}
   1eaa8:	ldm	r7!, {r0, r1, r2, r3}
   1eaac:	ldr	sl, [sp, #244]	; 0xf4
   1eab0:	stmia	ip!, {r0, r1, r2, r3}
   1eab4:	ldm	r7, {r0, r1}
   1eab8:	ldr	r3, [sp, #248]	; 0xf8
   1eabc:	stm	ip, {r0, r1}
   1eac0:	add	r3, sl, r3
   1eac4:	str	r3, [sp, #244]	; 0xf4
   1eac8:	ldr	r1, [sp, #4]
   1eacc:	str	r5, [sp, #288]	; 0x120
   1ead0:	strb	r5, [sp, #296]	; 0x128
   1ead4:	ldrb	r3, [r1]
   1ead8:	strb	r5, [sp, #284]	; 0x11c
   1eadc:	and	r2, r3, #31
   1eae0:	str	r5, [r8, #4]
   1eae4:	lsr	r1, r3, #5
   1eae8:	ldr	r7, [r6, r1, lsl #2]
   1eaec:	lsr	r7, r7, r2
   1eaf0:	ands	r7, r7, #1
   1eaf4:	beq	1eb40 <triple_free@@Base+0x7d5c>
   1eaf8:	mov	r7, r3
   1eafc:	str	r4, [sp, #304]	; 0x130
   1eb00:	str	r3, [sp, #312]	; 0x138
   1eb04:	strb	r4, [sp, #308]	; 0x134
   1eb08:	cmp	r7, #0
   1eb0c:	strb	r4, [sp, #296]	; 0x128
   1eb10:	bne	1ecc4 <triple_free@@Base+0x7ee0>
   1eb14:	bl	11bb4 <abort@plt>
   1eb18:	ldr	r0, [sp, #132]	; 0x84
   1eb1c:	bl	119d4 <strlen@plt>
   1eb20:	strb	r5, [sp, #140]	; 0x8c
   1eb24:	str	r0, [sp, #136]	; 0x88
   1eb28:	b	1e91c <triple_free@@Base+0x7b38>
   1eb2c:	mov	r2, #1
   1eb30:	str	r2, [sp, #32]
   1eb34:	b	1e95c <triple_free@@Base+0x7b78>
   1eb38:	mov	r0, #0
   1eb3c:	b	1e640 <triple_free@@Base+0x785c>
   1eb40:	mov	r0, r8
   1eb44:	bl	11824 <mbsinit@plt>
   1eb48:	cmp	r0, #0
   1eb4c:	beq	1f084 <triple_free@@Base+0x82a0>
   1eb50:	strb	r4, [sp, #284]	; 0x11c
   1eb54:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1eb58:	mov	r1, r0
   1eb5c:	ldr	r0, [sp, #4]
   1eb60:	bl	1a730 <triple_free@@Base+0x394c>
   1eb64:	ldr	r1, [sp, #4]
   1eb68:	mov	r3, r8
   1eb6c:	mov	r2, r0
   1eb70:	add	r0, sp, #312	; 0x138
   1eb74:	bl	11908 <mbrtowc@plt>
   1eb78:	cmn	r0, #1
   1eb7c:	str	r0, [sp, #304]	; 0x130
   1eb80:	beq	1f054 <triple_free@@Base+0x8270>
   1eb84:	cmn	r0, #2
   1eb88:	beq	1f064 <triple_free@@Base+0x8280>
   1eb8c:	cmp	r0, #0
   1eb90:	bne	1f020 <triple_free@@Base+0x823c>
   1eb94:	ldr	fp, [sp, #300]	; 0x12c
   1eb98:	str	r4, [sp, #304]	; 0x130
   1eb9c:	ldrb	r3, [fp]
   1eba0:	cmp	r3, #0
   1eba4:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1eba8:	ldr	r7, [sp, #312]	; 0x138
   1ebac:	cmp	r7, #0
   1ebb0:	beq	1f024 <triple_free@@Base+0x8240>
   1ebb4:	ldr	r0, [pc, #1304]	; 1f0d4 <triple_free@@Base+0x82f0>
   1ebb8:	mov	r2, #179	; 0xb3
   1ebbc:	ldr	r1, [pc, #1300]	; 1f0d8 <triple_free@@Base+0x82f4>
   1ebc0:	ldr	r3, [pc, #1300]	; 1f0dc <triple_free@@Base+0x82f8>
   1ebc4:	add	r0, pc, r0
   1ebc8:	add	r1, pc, r1
   1ebcc:	add	r3, pc, r3
   1ebd0:	bl	11bf0 <__assert_fail@plt>
   1ebd4:	mov	r5, r3
   1ebd8:	b	1e6bc <triple_free@@Base+0x78d8>
   1ebdc:	ldr	r3, [sp, #144]	; 0x90
   1ebe0:	cmp	r3, #0
   1ebe4:	beq	1efe4 <triple_free@@Base+0x8200>
   1ebe8:	mov	r1, #1
   1ebec:	ldrb	r3, [sp, #196]	; 0xc4
   1ebf0:	str	r9, [sp, #28]
   1ebf4:	str	r1, [sp, #32]
   1ebf8:	b	1e95c <triple_free@@Base+0x7b78>
   1ebfc:	ldr	sl, [sp, #132]	; 0x84
   1ec00:	ldrb	r3, [sp, #116]	; 0x74
   1ec04:	cmp	r3, #0
   1ec08:	bne	1ec3c <triple_free@@Base+0x7e58>
   1ec0c:	ldrb	r3, [sl]
   1ec10:	and	r2, r3, #31
   1ec14:	lsr	r3, r3, #5
   1ec18:	ldr	r3, [r6, r3, lsl #2]
   1ec1c:	lsr	r3, r3, r2
   1ec20:	tst	r3, #1
   1ec24:	bne	1f00c <triple_free@@Base+0x8228>
   1ec28:	add	r0, sp, #120	; 0x78
   1ec2c:	bl	11824 <mbsinit@plt>
   1ec30:	cmp	r0, #0
   1ec34:	beq	1f084 <triple_free@@Base+0x82a0>
   1ec38:	strb	r4, [sp, #116]	; 0x74
   1ec3c:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1ec40:	mov	r1, r0
   1ec44:	mov	r0, sl
   1ec48:	bl	1a730 <triple_free@@Base+0x394c>
   1ec4c:	mov	r1, sl
   1ec50:	add	r3, sp, #120	; 0x78
   1ec54:	mov	r2, r0
   1ec58:	add	r0, sp, #144	; 0x90
   1ec5c:	bl	11908 <mbrtowc@plt>
   1ec60:	cmn	r0, #1
   1ec64:	str	r0, [sp, #136]	; 0x88
   1ec68:	strbeq	r5, [sp, #140]	; 0x8c
   1ec6c:	streq	r4, [sp, #136]	; 0x88
   1ec70:	moveq	r8, #0
   1ec74:	beq	1ecbc <triple_free@@Base+0x7ed8>
   1ec78:	cmn	r0, #2
   1ec7c:	beq	1f03c <triple_free@@Base+0x8258>
   1ec80:	cmp	r0, #0
   1ec84:	bne	1eca8 <triple_free@@Base+0x7ec4>
   1ec88:	ldr	r3, [sp, #132]	; 0x84
   1ec8c:	str	r4, [sp, #136]	; 0x88
   1ec90:	ldrb	r3, [r3]
   1ec94:	cmp	r3, #0
   1ec98:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1ec9c:	ldr	r3, [sp, #144]	; 0x90
   1eca0:	cmp	r3, #0
   1eca4:	bne	1ebb4 <triple_free@@Base+0x7dd0>
   1eca8:	add	r0, sp, #120	; 0x78
   1ecac:	strb	r4, [sp, #140]	; 0x8c
   1ecb0:	bl	11824 <mbsinit@plt>
   1ecb4:	cmp	r0, #0
   1ecb8:	strbne	r5, [sp, #116]	; 0x74
   1ecbc:	strb	r4, [sp, #128]	; 0x80
   1ecc0:	b	1e944 <triple_free@@Base+0x7b60>
   1ecc4:	ldr	fp, [sp, #300]	; 0x12c
   1ecc8:	ldr	r2, [sp, #304]	; 0x130
   1eccc:	add	r7, r9, #2
   1ecd0:	add	r3, sp, #312	; 0x138
   1ecd4:	add	r0, sp, #256	; 0x100
   1ecd8:	add	fp, fp, r2
   1ecdc:	ldrb	r2, [sp, #284]	; 0x11c
   1ece0:	strb	r5, [sp, #296]	; 0x128
   1ece4:	add	r9, sp, #232	; 0xe8
   1ece8:	cmp	r2, #0
   1ecec:	str	r3, [sp, #36]	; 0x24
   1ecf0:	str	r0, [sp, #40]	; 0x28
   1ecf4:	str	fp, [sp, #300]	; 0x12c
   1ecf8:	bne	1edc4 <triple_free@@Base+0x7fe0>
   1ecfc:	ldrb	r2, [fp]
   1ed00:	and	r1, r2, #31
   1ed04:	lsr	r2, r2, #5
   1ed08:	ldr	r2, [r6, r2, lsl #2]
   1ed0c:	lsr	r2, r2, r1
   1ed10:	tst	r2, #1
   1ed14:	beq	1ef4c <triple_free@@Base+0x8168>
   1ed18:	str	r4, [sp, #304]	; 0x130
   1ed1c:	ldrb	r3, [fp]
   1ed20:	strb	r4, [sp, #308]	; 0x134
   1ed24:	mov	fp, r3
   1ed28:	str	r3, [sp, #312]	; 0x138
   1ed2c:	cmp	fp, #0
   1ed30:	strb	r4, [sp, #296]	; 0x128
   1ed34:	bne	1ed54 <triple_free@@Base+0x7f70>
   1ed38:	ldr	r0, [sp, #188]	; 0xbc
   1ed3c:	b	1e640 <triple_free@@Base+0x785c>
   1ed40:	ldr	r0, [sp, #300]	; 0x12c
   1ed44:	bl	119d4 <strlen@plt>
   1ed48:	strb	r5, [sp, #308]	; 0x134
   1ed4c:	str	r0, [sp, #304]	; 0x130
   1ed50:	strb	r4, [sp, #296]	; 0x128
   1ed54:	ldrb	fp, [sp, #240]	; 0xf0
   1ed58:	cmp	fp, #0
   1ed5c:	beq	1ee28 <triple_free@@Base+0x8044>
   1ed60:	ldrb	fp, [sp, #252]	; 0xfc
   1ed64:	cmp	fp, #0
   1ed68:	bne	1ee74 <triple_free@@Base+0x8090>
   1ed6c:	ldr	r2, [sp, #248]	; 0xf8
   1ed70:	ldr	r3, [sp, #304]	; 0x130
   1ed74:	cmp	r2, r3
   1ed78:	movne	r0, #1
   1ed7c:	beq	1ef34 <triple_free@@Base+0x8150>
   1ed80:	cmp	r0, #0
   1ed84:	add	r3, r7, #1
   1ed88:	bne	1e99c <triple_free@@Base+0x7bb8>
   1ed8c:	ldr	r1, [sp, #244]	; 0xf4
   1ed90:	mov	r7, r3
   1ed94:	ldr	r2, [sp, #248]	; 0xf8
   1ed98:	ldr	fp, [sp, #300]	; 0x12c
   1ed9c:	add	r1, r1, r2
   1eda0:	ldr	r2, [sp, #304]	; 0x130
   1eda4:	strb	r0, [sp, #240]	; 0xf0
   1eda8:	add	fp, fp, r2
   1edac:	ldrb	r2, [sp, #284]	; 0x11c
   1edb0:	strb	r0, [sp, #296]	; 0x128
   1edb4:	cmp	r2, #0
   1edb8:	str	r1, [sp, #244]	; 0xf4
   1edbc:	str	fp, [sp, #300]	; 0x12c
   1edc0:	beq	1ecfc <triple_free@@Base+0x7f18>
   1edc4:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1edc8:	mov	r1, r0
   1edcc:	mov	r0, fp
   1edd0:	bl	1a730 <triple_free@@Base+0x394c>
   1edd4:	mov	r1, fp
   1edd8:	mov	r3, r8
   1eddc:	mov	r2, r0
   1ede0:	add	r0, sp, #312	; 0x138
   1ede4:	bl	11908 <mbrtowc@plt>
   1ede8:	cmn	r0, #1
   1edec:	str	r0, [sp, #304]	; 0x130
   1edf0:	strbeq	r5, [sp, #308]	; 0x134
   1edf4:	streq	r4, [sp, #304]	; 0x130
   1edf8:	beq	1ed50 <triple_free@@Base+0x7f6c>
   1edfc:	cmn	r0, #2
   1ee00:	beq	1ed40 <triple_free@@Base+0x7f5c>
   1ee04:	cmp	r0, #0
   1ee08:	beq	1ef64 <triple_free@@Base+0x8180>
   1ee0c:	ldr	fp, [sp, #312]	; 0x138
   1ee10:	mov	r0, r8
   1ee14:	strb	r4, [sp, #308]	; 0x134
   1ee18:	bl	11824 <mbsinit@plt>
   1ee1c:	cmp	r0, #0
   1ee20:	strbne	r5, [sp, #284]	; 0x11c
   1ee24:	b	1ed2c <triple_free@@Base+0x7f48>
   1ee28:	ldrb	r3, [sp, #228]	; 0xe4
   1ee2c:	ldr	sl, [sp, #244]	; 0xf4
   1ee30:	cmp	r3, #0
   1ee34:	bne	1eeb0 <triple_free@@Base+0x80cc>
   1ee38:	ldrb	r2, [sl]
   1ee3c:	and	r1, r2, #31
   1ee40:	lsr	r2, r2, #5
   1ee44:	ldr	r2, [r6, r2, lsl #2]
   1ee48:	lsr	r2, r2, r1
   1ee4c:	tst	r2, #1
   1ee50:	beq	1ee9c <triple_free@@Base+0x80b8>
   1ee54:	str	r4, [sp, #248]	; 0xf8
   1ee58:	mov	fp, #1
   1ee5c:	ldrb	r3, [sl]
   1ee60:	strb	r4, [sp, #252]	; 0xfc
   1ee64:	str	r3, [sp, #256]	; 0x100
   1ee68:	cmp	fp, #0
   1ee6c:	strb	r4, [sp, #240]	; 0xf0
   1ee70:	beq	1ed6c <triple_free@@Base+0x7f88>
   1ee74:	ldr	r0, [sp, #256]	; 0x100
   1ee78:	cmp	r0, #0
   1ee7c:	beq	1e640 <triple_free@@Base+0x785c>
   1ee80:	ldrb	r3, [sp, #308]	; 0x134
   1ee84:	cmp	r3, #0
   1ee88:	beq	1ed6c <triple_free@@Base+0x7f88>
   1ee8c:	ldr	r3, [sp, #312]	; 0x138
   1ee90:	subs	r0, r0, r3
   1ee94:	movne	r0, #1
   1ee98:	b	1ed80 <triple_free@@Base+0x7f9c>
   1ee9c:	mov	r0, r9
   1eea0:	bl	11824 <mbsinit@plt>
   1eea4:	cmp	r0, #0
   1eea8:	beq	1f084 <triple_free@@Base+0x82a0>
   1eeac:	strb	r4, [sp, #228]	; 0xe4
   1eeb0:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   1eeb4:	mov	r1, r0
   1eeb8:	mov	r0, sl
   1eebc:	bl	1a730 <triple_free@@Base+0x394c>
   1eec0:	mov	r1, sl
   1eec4:	mov	r3, r9
   1eec8:	mov	r2, r0
   1eecc:	add	r0, sp, #256	; 0x100
   1eed0:	bl	11908 <mbrtowc@plt>
   1eed4:	cmn	r0, #1
   1eed8:	str	r0, [sp, #248]	; 0xf8
   1eedc:	strbeq	r5, [sp, #252]	; 0xfc
   1eee0:	streq	r4, [sp, #248]	; 0xf8
   1eee4:	beq	1ee68 <triple_free@@Base+0x8084>
   1eee8:	cmn	r0, #2
   1eeec:	beq	1ef88 <triple_free@@Base+0x81a4>
   1eef0:	cmp	r0, #0
   1eef4:	bne	1ef18 <triple_free@@Base+0x8134>
   1eef8:	ldr	r3, [sp, #244]	; 0xf4
   1eefc:	str	r4, [sp, #248]	; 0xf8
   1ef00:	ldrb	r3, [r3]
   1ef04:	cmp	r3, #0
   1ef08:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1ef0c:	ldr	r3, [sp, #256]	; 0x100
   1ef10:	cmp	r3, #0
   1ef14:	bne	1ebb4 <triple_free@@Base+0x7dd0>
   1ef18:	mov	r0, r9
   1ef1c:	strb	r4, [sp, #252]	; 0xfc
   1ef20:	bl	11824 <mbsinit@plt>
   1ef24:	mov	fp, #1
   1ef28:	cmp	r0, #0
   1ef2c:	strbne	r5, [sp, #228]	; 0xe4
   1ef30:	b	1ee68 <triple_free@@Base+0x8084>
   1ef34:	ldr	r0, [sp, #244]	; 0xf4
   1ef38:	ldr	r1, [sp, #300]	; 0x12c
   1ef3c:	bl	11830 <memcmp@plt>
   1ef40:	adds	r0, r0, #0
   1ef44:	movne	r0, #1
   1ef48:	b	1ed80 <triple_free@@Base+0x7f9c>
   1ef4c:	mov	r0, r8
   1ef50:	bl	11824 <mbsinit@plt>
   1ef54:	cmp	r0, #0
   1ef58:	beq	1f084 <triple_free@@Base+0x82a0>
   1ef5c:	strb	r4, [sp, #284]	; 0x11c
   1ef60:	b	1edc4 <triple_free@@Base+0x7fe0>
   1ef64:	ldr	r3, [sp, #300]	; 0x12c
   1ef68:	str	r4, [sp, #304]	; 0x130
   1ef6c:	ldrb	r3, [r3]
   1ef70:	cmp	r3, #0
   1ef74:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1ef78:	ldr	fp, [sp, #312]	; 0x138
   1ef7c:	cmp	fp, #0
   1ef80:	beq	1ee10 <triple_free@@Base+0x802c>
   1ef84:	b	1ebb4 <triple_free@@Base+0x7dd0>
   1ef88:	ldr	r0, [sp, #244]	; 0xf4
   1ef8c:	bl	119d4 <strlen@plt>
   1ef90:	strb	r5, [sp, #252]	; 0xfc
   1ef94:	str	r0, [sp, #248]	; 0xf8
   1ef98:	b	1ee68 <triple_free@@Base+0x8084>
   1ef9c:	ldr	r3, [sp, #188]	; 0xbc
   1efa0:	str	r4, [sp, #192]	; 0xc0
   1efa4:	ldrb	r3, [r3]
   1efa8:	cmp	r3, #0
   1efac:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1efb0:	ldr	r7, [sp, #200]	; 0xc8
   1efb4:	cmp	r7, #0
   1efb8:	beq	1e810 <triple_free@@Base+0x7a2c>
   1efbc:	b	1ebb4 <triple_free@@Base+0x7dd0>
   1efc0:	ldr	r3, [sp, #76]	; 0x4c
   1efc4:	str	r7, [sp, #80]	; 0x50
   1efc8:	ldrb	r3, [r3]
   1efcc:	cmp	r3, #0
   1efd0:	bne	1f0a8 <triple_free@@Base+0x82c4>
   1efd4:	ldr	r4, [sp, #88]	; 0x58
   1efd8:	cmp	r4, #0
   1efdc:	beq	1e610 <triple_free@@Base+0x782c>
   1efe0:	b	1ebb4 <triple_free@@Base+0x7dd0>
   1efe4:	ldr	r0, [sp, #16]
   1efe8:	add	r2, sp, #56	; 0x38
   1efec:	ldr	r1, [sp, #4]
   1eff0:	bl	1db28 <triple_free@@Base+0x6d44>
   1eff4:	cmp	r0, #0
   1eff8:	bne	1f07c <triple_free@@Base+0x8298>
   1effc:	str	r0, [sp, #32]
   1f000:	ldrb	r3, [sp, #196]	; 0xc4
   1f004:	str	r9, [sp, #28]
   1f008:	b	1e95c <triple_free@@Base+0x7b78>
   1f00c:	str	r4, [sp, #136]	; 0x88
   1f010:	ldrb	r3, [sl]
   1f014:	strb	r4, [sp, #140]	; 0x8c
   1f018:	str	r3, [sp, #144]	; 0x90
   1f01c:	b	1ecbc <triple_free@@Base+0x7ed8>
   1f020:	ldr	r7, [sp, #312]	; 0x138
   1f024:	mov	r0, r8
   1f028:	strb	r4, [sp, #308]	; 0x134
   1f02c:	bl	11824 <mbsinit@plt>
   1f030:	cmp	r0, #0
   1f034:	strbne	r5, [sp, #284]	; 0x11c
   1f038:	b	1eb08 <triple_free@@Base+0x7d24>
   1f03c:	ldr	r0, [sp, #132]	; 0x84
   1f040:	mov	r8, #0
   1f044:	bl	119d4 <strlen@plt>
   1f048:	strb	r5, [sp, #140]	; 0x8c
   1f04c:	str	r0, [sp, #136]	; 0x88
   1f050:	b	1ecbc <triple_free@@Base+0x7ed8>
   1f054:	str	r4, [sp, #304]	; 0x130
   1f058:	strb	r7, [sp, #308]	; 0x134
   1f05c:	ldr	fp, [sp, #300]	; 0x12c
   1f060:	b	1ecc8 <triple_free@@Base+0x7ee4>
   1f064:	ldr	fp, [sp, #300]	; 0x12c
   1f068:	mov	r0, fp
   1f06c:	bl	119d4 <strlen@plt>
   1f070:	strb	r7, [sp, #308]	; 0x134
   1f074:	str	r0, [sp, #304]	; 0x130
   1f078:	b	1ecc8 <triple_free@@Base+0x7ee4>
   1f07c:	ldr	r0, [sp, #56]	; 0x38
   1f080:	b	1e640 <triple_free@@Base+0x785c>
   1f084:	ldr	r0, [pc, #84]	; 1f0e0 <triple_free@@Base+0x82fc>
   1f088:	mov	r2, #150	; 0x96
   1f08c:	ldr	r1, [pc, #80]	; 1f0e4 <triple_free@@Base+0x8300>
   1f090:	ldr	r3, [pc, #80]	; 1f0e8 <triple_free@@Base+0x8304>
   1f094:	add	r0, pc, r0
   1f098:	add	r1, pc, r1
   1f09c:	add	r3, pc, r3
   1f0a0:	bl	11bf0 <__assert_fail@plt>
   1f0a4:	bl	11854 <__stack_chk_fail@plt>
   1f0a8:	ldr	r0, [pc, #60]	; 1f0ec <triple_free@@Base+0x8308>
   1f0ac:	mov	r2, #178	; 0xb2
   1f0b0:	ldr	r1, [pc, #56]	; 1f0f0 <triple_free@@Base+0x830c>
   1f0b4:	ldr	r3, [pc, #56]	; 1f0f4 <triple_free@@Base+0x8310>
   1f0b8:	add	r0, pc, r0
   1f0bc:	add	r1, pc, r1
   1f0c0:	add	r3, pc, r3
   1f0c4:	bl	11bf0 <__assert_fail@plt>
   1f0c8:	andeq	r6, r1, r4, lsr #23
   1f0cc:	andeq	r0, r0, r0, lsr #3
   1f0d0:	muleq	r0, ip, r1
   1f0d4:	strdeq	r4, [r0], -ip
   1f0d8:	ldrdeq	r4, [r0], -r0
   1f0dc:	andeq	r5, r0, ip, asr #11
   1f0e0:	andeq	r4, r0, ip, ror #19
   1f0e4:	andeq	r4, r0, r0, lsl #20
   1f0e8:	strdeq	r5, [r0], -ip
   1f0ec:	strdeq	r4, [r0], -r0
   1f0f0:	ldrdeq	r4, [r0], -ip
   1f0f4:	ldrdeq	r5, [r0], -r8
   1f0f8:	ldr	ip, [pc, #852]	; 1f454 <triple_free@@Base+0x8670>
   1f0fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f100:	mov	r6, r2
   1f104:	sub	sp, sp, #4160	; 0x1040
   1f108:	ldr	r2, [pc, #840]	; 1f458 <triple_free@@Base+0x8674>
   1f10c:	sub	sp, sp, #4
   1f110:	add	ip, pc, ip
   1f114:	mov	r5, #0
   1f118:	movw	fp, #61424	; 0xeff0
   1f11c:	str	r0, [sp, #24]
   1f120:	mov	r0, r6
   1f124:	str	r1, [sp, #16]
   1f128:	mov	r1, r5
   1f12c:	str	r3, [sp, #32]
   1f130:	mov	r3, r5
   1f134:	ldr	r2, [ip, r2]
   1f138:	add	ip, sp, #8192	; 0x2000
   1f13c:	str	r5, [sp]
   1f140:	movt	fp, #65535	; 0xffff
   1f144:	ldr	ip, [ip, #-3992]	; 0xfffff068
   1f148:	str	r2, [sp, #20]
   1f14c:	mov	r2, r5
   1f150:	ldr	lr, [sp, #20]
   1f154:	str	ip, [sp, #28]
   1f158:	ldr	ip, [lr]
   1f15c:	add	lr, sp, #8192	; 0x2000
   1f160:	str	ip, [lr, #-4036]	; 0xfffff03c
   1f164:	bl	117b8 <iconv@plt>
   1f168:	ldr	ip, [sp, #16]
   1f16c:	add	lr, sp, #4160	; 0x1040
   1f170:	movw	r3, #61420	; 0xefec
   1f174:	cmp	ip, r5
   1f178:	ldr	ip, [sp, #24]
   1f17c:	movt	r3, #65535	; 0xffff
   1f180:	str	ip, [lr, r3]
   1f184:	ldr	ip, [sp, #16]
   1f188:	str	ip, [lr, fp]
   1f18c:	beq	1f430 <triple_free@@Base+0x864c>
   1f190:	movw	r9, #61432	; 0xeff8
   1f194:	movt	r9, #65535	; 0xffff
   1f198:	movw	sl, #61428	; 0xeff4
   1f19c:	movt	sl, #65535	; 0xffff
   1f1a0:	mov	r3, r9
   1f1a4:	add	ip, sp, #64	; 0x40
   1f1a8:	mov	r9, sl
   1f1ac:	str	ip, [sp, #36]	; 0x24
   1f1b0:	add	r4, sp, #60	; 0x3c
   1f1b4:	add	ip, sp, #44	; 0x2c
   1f1b8:	add	r7, sp, #52	; 0x34
   1f1bc:	str	ip, [sp, #8]
   1f1c0:	add	r8, sp, #56	; 0x38
   1f1c4:	add	ip, sp, #48	; 0x30
   1f1c8:	mov	sl, r3
   1f1cc:	str	ip, [sp, #12]
   1f1d0:	b	1f1f0 <triple_free@@Base+0x840c>
   1f1d4:	add	lr, sp, #4160	; 0x1040
   1f1d8:	ldr	r2, [lr, fp]
   1f1dc:	ldr	r3, [lr, r9]
   1f1e0:	cmp	r2, #0
   1f1e4:	rsb	r3, r4, r3
   1f1e8:	add	r5, r5, r3
   1f1ec:	beq	1f238 <triple_free@@Base+0x8454>
   1f1f0:	add	lr, sp, #4160	; 0x1040
   1f1f4:	str	r8, [sp]
   1f1f8:	mov	ip, #4096	; 0x1000
   1f1fc:	mov	r0, r6
   1f200:	add	r1, sp, #44	; 0x2c
   1f204:	add	r2, sp, #48	; 0x30
   1f208:	mov	r3, r7
   1f20c:	str	r4, [lr, r9]
   1f210:	str	ip, [lr, sl]
   1f214:	bl	117b8 <iconv@plt>
   1f218:	cmn	r0, #1
   1f21c:	bne	1f1d4 <triple_free@@Base+0x83f0>
   1f220:	bl	11a1c <__errno_location@plt>
   1f224:	ldr	r3, [r0]
   1f228:	cmp	r3, #7
   1f22c:	beq	1f1d4 <triple_free@@Base+0x83f0>
   1f230:	cmp	r3, #22
   1f234:	bne	1f428 <triple_free@@Base+0x8644>
   1f238:	add	lr, sp, #4160	; 0x1040
   1f23c:	movw	r9, #61428	; 0xeff4
   1f240:	movw	r3, #61432	; 0xeff8
   1f244:	movt	r9, #65535	; 0xffff
   1f248:	movt	r3, #65535	; 0xffff
   1f24c:	mov	r1, #0
   1f250:	str	r8, [sp]
   1f254:	mov	ip, #4096	; 0x1000
   1f258:	mov	r2, r1
   1f25c:	str	ip, [lr, r3]
   1f260:	mov	r0, r6
   1f264:	str	r4, [lr, r9]
   1f268:	mov	r3, r7
   1f26c:	bl	117b8 <iconv@plt>
   1f270:	cmn	r0, #1
   1f274:	beq	1f428 <triple_free@@Base+0x8644>
   1f278:	add	r0, sp, #4160	; 0x1040
   1f27c:	ldr	r3, [r0, r9]
   1f280:	rsb	r4, r4, r3
   1f284:	adds	r5, r5, r4
   1f288:	beq	1f3d8 <triple_free@@Base+0x85f4>
   1f28c:	ldr	ip, [sp, #32]
   1f290:	ldr	r4, [ip]
   1f294:	cmp	r4, #0
   1f298:	beq	1f3b4 <triple_free@@Base+0x85d0>
   1f29c:	ldr	ip, [sp, #28]
   1f2a0:	ldr	r3, [ip]
   1f2a4:	cmp	r5, r3
   1f2a8:	bhi	1f3b4 <triple_free@@Base+0x85d0>
   1f2ac:	mov	r3, #0
   1f2b0:	mov	r0, r6
   1f2b4:	mov	r1, r3
   1f2b8:	mov	r2, r3
   1f2bc:	str	r3, [sp]
   1f2c0:	movw	sl, #61424	; 0xeff0
   1f2c4:	bl	117b8 <iconv@plt>
   1f2c8:	ldr	ip, [sp, #24]
   1f2cc:	add	lr, sp, #4160	; 0x1040
   1f2d0:	movw	r3, #61420	; 0xefec
   1f2d4:	movt	r3, #65535	; 0xffff
   1f2d8:	movt	sl, #65535	; 0xffff
   1f2dc:	movw	r1, #61428	; 0xeff4
   1f2e0:	movw	r2, #61432	; 0xeff8
   1f2e4:	str	ip, [lr, r3]
   1f2e8:	movt	r1, #65535	; 0xffff
   1f2ec:	ldr	ip, [sp, #16]
   1f2f0:	movt	r2, #65535	; 0xffff
   1f2f4:	str	r4, [lr, r1]
   1f2f8:	str	r5, [lr, r2]
   1f2fc:	str	ip, [lr, sl]
   1f300:	mov	r3, ip
   1f304:	ldr	ip, [sp, #36]	; 0x24
   1f308:	sub	fp, ip, #20
   1f30c:	sub	r9, ip, #16
   1f310:	b	1f33c <triple_free@@Base+0x8558>
   1f314:	str	r8, [sp]
   1f318:	mov	r0, r6
   1f31c:	mov	r1, fp
   1f320:	mov	r2, r9
   1f324:	mov	r3, r7
   1f328:	bl	117b8 <iconv@plt>
   1f32c:	cmn	r0, #1
   1f330:	beq	1f3e8 <triple_free@@Base+0x8604>
   1f334:	add	lr, sp, #4160	; 0x1040
   1f338:	ldr	r3, [lr, sl]
   1f33c:	cmp	r3, #0
   1f340:	bne	1f314 <triple_free@@Base+0x8530>
   1f344:	mov	r1, #0
   1f348:	str	r8, [sp]
   1f34c:	mov	r0, r6
   1f350:	mov	r3, r7
   1f354:	mov	r2, r1
   1f358:	bl	117b8 <iconv@plt>
   1f35c:	cmn	r0, #1
   1f360:	beq	1f3f8 <triple_free@@Base+0x8614>
   1f364:	movw	r3, #61432	; 0xeff8
   1f368:	add	r0, sp, #4160	; 0x1040
   1f36c:	movt	r3, #65535	; 0xffff
   1f370:	ldr	r3, [r0, r3]
   1f374:	cmp	r3, #0
   1f378:	bne	1f44c <triple_free@@Base+0x8668>
   1f37c:	ldr	ip, [sp, #32]
   1f380:	str	r4, [ip]
   1f384:	ldr	ip, [sp, #28]
   1f388:	str	r5, [ip]
   1f38c:	ldr	ip, [sp, #20]
   1f390:	add	r0, sp, #8192	; 0x2000
   1f394:	ldr	r2, [r0, #-4036]	; 0xfffff03c
   1f398:	mov	r0, r3
   1f39c:	ldr	r3, [ip]
   1f3a0:	cmp	r2, r3
   1f3a4:	bne	1f450 <triple_free@@Base+0x866c>
   1f3a8:	add	sp, sp, #4160	; 0x1040
   1f3ac:	add	sp, sp, #4
   1f3b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3b4:	mov	r0, r5
   1f3b8:	bl	11950 <malloc@plt>
   1f3bc:	subs	r4, r0, #0
   1f3c0:	bne	1f2ac <triple_free@@Base+0x84c8>
   1f3c4:	bl	11a1c <__errno_location@plt>
   1f3c8:	mov	r2, #12
   1f3cc:	mvn	r3, #0
   1f3d0:	str	r2, [r0]
   1f3d4:	b	1f38c <triple_free@@Base+0x85a8>
   1f3d8:	ldr	ip, [sp, #28]
   1f3dc:	mov	r3, r5
   1f3e0:	str	r5, [ip]
   1f3e4:	b	1f38c <triple_free@@Base+0x85a8>
   1f3e8:	bl	11a1c <__errno_location@plt>
   1f3ec:	ldr	r3, [r0]
   1f3f0:	cmp	r3, #22
   1f3f4:	beq	1f344 <triple_free@@Base+0x8560>
   1f3f8:	ldr	ip, [sp, #32]
   1f3fc:	ldr	r3, [ip]
   1f400:	cmp	r3, r4
   1f404:	beq	1f428 <triple_free@@Base+0x8644>
   1f408:	bl	11a1c <__errno_location@plt>
   1f40c:	ldr	r6, [r0]
   1f410:	mov	r5, r0
   1f414:	mov	r0, r4
   1f418:	bl	117f4 <free@plt>
   1f41c:	mvn	r3, #0
   1f420:	str	r6, [r5]
   1f424:	b	1f38c <triple_free@@Base+0x85a8>
   1f428:	mvn	r3, #0
   1f42c:	b	1f38c <triple_free@@Base+0x85a8>
   1f430:	add	ip, sp, #64	; 0x40
   1f434:	add	r4, sp, #60	; 0x3c
   1f438:	str	ip, [sp, #36]	; 0x24
   1f43c:	add	r7, sp, #52	; 0x34
   1f440:	add	r8, sp, #56	; 0x38
   1f444:	ldr	r5, [sp, #16]
   1f448:	b	1f238 <triple_free@@Base+0x8454>
   1f44c:	bl	11bb4 <abort@plt>
   1f450:	bl	11854 <__stack_chk_fail@plt>
   1f454:	andeq	r5, r1, r8, ror #29
   1f458:	andeq	r0, r0, r0, lsr #3
   1f45c:	ldr	r3, [pc, #524]	; 1f670 <triple_free@@Base+0x888c>
   1f460:	ldr	r2, [pc, #524]	; 1f674 <triple_free@@Base+0x8890>
   1f464:	add	r3, pc, r3
   1f468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f46c:	sub	sp, sp, #52	; 0x34
   1f470:	ldr	r2, [r3, r2]
   1f474:	mov	r6, r1
   1f478:	str	r0, [sp, #28]
   1f47c:	ldr	r3, [r2]
   1f480:	str	r2, [sp, #20]
   1f484:	str	r3, [sp, #44]	; 0x2c
   1f488:	bl	119d4 <strlen@plt>
   1f48c:	cmp	r0, #4096	; 0x1000
   1f490:	mov	fp, r0
   1f494:	lslcc	fp, r0, #4
   1f498:	str	r0, [sp, #32]
   1f49c:	add	r5, fp, #1
   1f4a0:	mov	r0, r5
   1f4a4:	bl	11950 <malloc@plt>
   1f4a8:	subs	r4, r0, #0
   1f4ac:	beq	1f65c <triple_free@@Base+0x8878>
   1f4b0:	mov	r3, #0
   1f4b4:	add	r2, sp, #32
   1f4b8:	mov	r1, r3
   1f4bc:	str	r2, [sp, #16]
   1f4c0:	str	r3, [sp]
   1f4c4:	mov	r2, r3
   1f4c8:	mov	r0, r6
   1f4cc:	add	sl, sp, #28
   1f4d0:	bl	117b8 <iconv@plt>
   1f4d4:	add	r8, sp, #36	; 0x24
   1f4d8:	add	r7, sp, #40	; 0x28
   1f4dc:	str	r4, [sp, #36]	; 0x24
   1f4e0:	str	fp, [sp, #40]	; 0x28
   1f4e4:	b	1f548 <triple_free@@Base+0x8764>
   1f4e8:	bl	11a1c <__errno_location@plt>
   1f4ec:	ldr	r3, [r0]
   1f4f0:	mov	fp, r0
   1f4f4:	cmp	r3, #22
   1f4f8:	beq	1f5c4 <triple_free@@Base+0x87e0>
   1f4fc:	cmp	r3, #7
   1f500:	bne	1f624 <triple_free@@Base+0x8840>
   1f504:	lsl	r9, r5, #1
   1f508:	ldr	r1, [sp, #36]	; 0x24
   1f50c:	cmp	r5, r9
   1f510:	rsb	r5, r4, r1
   1f514:	bcs	1f61c <triple_free@@Base+0x8838>
   1f518:	mov	r0, r4
   1f51c:	mov	r1, r9
   1f520:	bl	11860 <realloc@plt>
   1f524:	cmp	r0, #0
   1f528:	beq	1f61c <triple_free@@Base+0x8838>
   1f52c:	sub	r1, r9, #1
   1f530:	add	r2, r0, r5
   1f534:	mov	r4, r0
   1f538:	rsb	r5, r5, r1
   1f53c:	str	r5, [sp, #40]	; 0x28
   1f540:	mov	r5, r9
   1f544:	str	r2, [sp, #36]	; 0x24
   1f548:	str	r7, [sp]
   1f54c:	mov	r0, r6
   1f550:	mov	r1, sl
   1f554:	add	r2, sp, #32
   1f558:	mov	r3, r8
   1f55c:	bl	117b8 <iconv@plt>
   1f560:	cmn	r0, #1
   1f564:	beq	1f4e8 <triple_free@@Base+0x8704>
   1f568:	b	1f5c4 <triple_free@@Base+0x87e0>
   1f56c:	bl	11a1c <__errno_location@plt>
   1f570:	ldr	r3, [r0]
   1f574:	mov	fp, r0
   1f578:	cmp	r3, #7
   1f57c:	bne	1f624 <triple_free@@Base+0x8840>
   1f580:	lsl	r9, r5, #1
   1f584:	ldr	r3, [sp, #36]	; 0x24
   1f588:	cmp	r5, r9
   1f58c:	rsb	r5, r4, r3
   1f590:	bcs	1f61c <triple_free@@Base+0x8838>
   1f594:	mov	r0, r4
   1f598:	mov	r1, r9
   1f59c:	bl	11860 <realloc@plt>
   1f5a0:	cmp	r0, #0
   1f5a4:	beq	1f61c <triple_free@@Base+0x8838>
   1f5a8:	sub	r2, r9, #1
   1f5ac:	add	r3, r0, r5
   1f5b0:	mov	r4, r0
   1f5b4:	rsb	r5, r5, r2
   1f5b8:	str	r5, [sp, #40]	; 0x28
   1f5bc:	mov	r5, r9
   1f5c0:	str	r3, [sp, #36]	; 0x24
   1f5c4:	mov	r1, #0
   1f5c8:	str	r7, [sp]
   1f5cc:	mov	r2, r1
   1f5d0:	mov	r0, r6
   1f5d4:	mov	r3, r8
   1f5d8:	bl	117b8 <iconv@plt>
   1f5dc:	cmn	r0, #1
   1f5e0:	beq	1f56c <triple_free@@Base+0x8788>
   1f5e4:	ldr	r3, [sp, #36]	; 0x24
   1f5e8:	mov	r2, #0
   1f5ec:	add	r1, r3, #1
   1f5f0:	str	r1, [sp, #36]	; 0x24
   1f5f4:	strb	r2, [r3]
   1f5f8:	ldr	r1, [sp, #36]	; 0x24
   1f5fc:	rsb	r1, r4, r1
   1f600:	cmp	r1, r5
   1f604:	bcs	1f63c <triple_free@@Base+0x8858>
   1f608:	mov	r0, r4
   1f60c:	bl	11860 <realloc@plt>
   1f610:	cmp	r0, #0
   1f614:	movne	r4, r0
   1f618:	b	1f63c <triple_free@@Base+0x8858>
   1f61c:	mov	r3, #12
   1f620:	str	r3, [fp]
   1f624:	mov	r0, r4
   1f628:	str	r3, [sp, #12]
   1f62c:	bl	117f4 <free@plt>
   1f630:	ldr	r3, [sp, #12]
   1f634:	mov	r4, #0
   1f638:	str	r3, [fp]
   1f63c:	ldr	r1, [sp, #20]
   1f640:	mov	r0, r4
   1f644:	ldr	r2, [sp, #44]	; 0x2c
   1f648:	ldr	r3, [r1]
   1f64c:	cmp	r2, r3
   1f650:	bne	1f66c <triple_free@@Base+0x8888>
   1f654:	add	sp, sp, #52	; 0x34
   1f658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f65c:	bl	11a1c <__errno_location@plt>
   1f660:	mov	r3, #12
   1f664:	str	r3, [r0]
   1f668:	b	1f63c <triple_free@@Base+0x8858>
   1f66c:	bl	11854 <__stack_chk_fail@plt>
   1f670:	muleq	r1, r4, fp
   1f674:	andeq	r0, r0, r0, lsr #3
   1f678:	push	{r3, r4, r5, r6, r7, lr}
   1f67c:	mov	r4, r0
   1f680:	ldrb	r3, [r0]
   1f684:	mov	r5, r1
   1f688:	mov	r6, r2
   1f68c:	cmp	r3, #0
   1f690:	beq	1f6a8 <triple_free@@Base+0x88c4>
   1f694:	mov	r0, r1
   1f698:	mov	r1, r2
   1f69c:	bl	1d2c4 <triple_free@@Base+0x64e0>
   1f6a0:	cmp	r0, #0
   1f6a4:	bne	1f6c4 <triple_free@@Base+0x88e0>
   1f6a8:	mov	r0, r4
   1f6ac:	bl	11a4c <__strdup@plt>
   1f6b0:	subs	r4, r0, #0
   1f6b4:	beq	1f720 <triple_free@@Base+0x893c>
   1f6b8:	mov	r3, r4
   1f6bc:	mov	r0, r3
   1f6c0:	pop	{r3, r4, r5, r6, r7, pc}
   1f6c4:	mov	r1, r5
   1f6c8:	mov	r0, r6
   1f6cc:	bl	1195c <iconv_open@plt>
   1f6d0:	cmn	r0, #1
   1f6d4:	mov	r5, r0
   1f6d8:	beq	1f738 <triple_free@@Base+0x8954>
   1f6dc:	mov	r0, r4
   1f6e0:	mov	r1, r5
   1f6e4:	bl	1f45c <triple_free@@Base+0x8678>
   1f6e8:	subs	r4, r0, #0
   1f6ec:	beq	1f740 <triple_free@@Base+0x895c>
   1f6f0:	mov	r0, r5
   1f6f4:	bl	117ac <iconv_close@plt>
   1f6f8:	cmp	r0, #0
   1f6fc:	bge	1f6b8 <triple_free@@Base+0x88d4>
   1f700:	bl	11a1c <__errno_location@plt>
   1f704:	ldr	r6, [r0]
   1f708:	mov	r5, r0
   1f70c:	mov	r0, r4
   1f710:	bl	117f4 <free@plt>
   1f714:	mov	r3, #0
   1f718:	str	r6, [r5]
   1f71c:	b	1f6bc <triple_free@@Base+0x88d8>
   1f720:	bl	11a1c <__errno_location@plt>
   1f724:	mov	r3, r4
   1f728:	mov	r2, #12
   1f72c:	str	r2, [r0]
   1f730:	mov	r0, r3
   1f734:	pop	{r3, r4, r5, r6, r7, pc}
   1f738:	mov	r3, #0
   1f73c:	b	1f6bc <triple_free@@Base+0x88d8>
   1f740:	bl	11a1c <__errno_location@plt>
   1f744:	ldr	r7, [r0]
   1f748:	mov	r6, r0
   1f74c:	mov	r0, r5
   1f750:	bl	117ac <iconv_close@plt>
   1f754:	mov	r3, r4
   1f758:	str	r7, [r6]
   1f75c:	b	1f6bc <triple_free@@Base+0x88d8>
   1f760:	cmp	r0, #2
   1f764:	push	{r3, r4, r5, r6, r7, lr}
   1f768:	mov	r4, r0
   1f76c:	bhi	1f794 <triple_free@@Base+0x89b0>
   1f770:	bl	20c38 <triple_free@@Base+0x9e54>
   1f774:	mov	r7, r0
   1f778:	bl	11a1c <__errno_location@plt>
   1f77c:	ldr	r6, [r0]
   1f780:	mov	r5, r0
   1f784:	mov	r0, r4
   1f788:	mov	r4, r7
   1f78c:	bl	11bc0 <close@plt>
   1f790:	str	r6, [r5]
   1f794:	mov	r0, r4
   1f798:	pop	{r3, r4, r5, r6, r7, pc}
   1f79c:	push	{r4, r5, r6, lr}
   1f7a0:	sub	sp, sp, #8
   1f7a4:	mov	r4, r0
   1f7a8:	bl	11a88 <fileno@plt>
   1f7ac:	cmp	r0, #0
   1f7b0:	mov	r0, r4
   1f7b4:	blt	1f830 <triple_free@@Base+0x8a4c>
   1f7b8:	bl	11974 <__freading@plt>
   1f7bc:	cmp	r0, #0
   1f7c0:	bne	1f7fc <triple_free@@Base+0x8a18>
   1f7c4:	mov	r0, r4
   1f7c8:	bl	1f9b0 <triple_free@@Base+0x8bcc>
   1f7cc:	cmp	r0, #0
   1f7d0:	beq	1f82c <triple_free@@Base+0x8a48>
   1f7d4:	bl	11a1c <__errno_location@plt>
   1f7d8:	ldr	r6, [r0]
   1f7dc:	mov	r5, r0
   1f7e0:	mov	r0, r4
   1f7e4:	bl	11aac <fclose@plt>
   1f7e8:	cmp	r6, #0
   1f7ec:	mvnne	r0, #0
   1f7f0:	strne	r6, [r5]
   1f7f4:	add	sp, sp, #8
   1f7f8:	pop	{r4, r5, r6, pc}
   1f7fc:	mov	r0, r4
   1f800:	bl	11a88 <fileno@plt>
   1f804:	mov	r1, #1
   1f808:	mov	r2, #0
   1f80c:	mov	r3, #0
   1f810:	str	r1, [sp]
   1f814:	bl	118d8 <lseek64@plt>
   1f818:	mvn	r2, #0
   1f81c:	mvn	r3, #0
   1f820:	cmp	r1, r3
   1f824:	cmpeq	r0, r2
   1f828:	bne	1f7c4 <triple_free@@Base+0x89e0>
   1f82c:	mov	r0, r4
   1f830:	add	sp, sp, #8
   1f834:	pop	{r4, r5, r6, lr}
   1f838:	b	11aac <fclose@plt>
   1f83c:	push	{r1, r2, r3}
   1f840:	movw	ip, #1030	; 0x406
   1f844:	ldr	r3, [pc, #336]	; 1f99c <triple_free@@Base+0x8bb8>
   1f848:	push	{r4, r5, r6, r7, r8, lr}
   1f84c:	add	r3, pc, r3
   1f850:	ldr	lr, [pc, #328]	; 1f9a0 <triple_free@@Base+0x8bbc>
   1f854:	sub	sp, sp, #12
   1f858:	add	r2, sp, #40	; 0x28
   1f85c:	mov	r6, r0
   1f860:	ldr	r1, [sp, #36]	; 0x24
   1f864:	ldr	r4, [r3, lr]
   1f868:	cmp	r1, ip
   1f86c:	str	r2, [sp]
   1f870:	ldr	r3, [r4]
   1f874:	str	r3, [sp, #4]
   1f878:	bne	1f8fc <triple_free@@Base+0x8b18>
   1f87c:	ldr	r8, [pc, #288]	; 1f9a4 <triple_free@@Base+0x8bc0>
   1f880:	add	r3, sp, #44	; 0x2c
   1f884:	str	r3, [sp]
   1f888:	add	r8, pc, r8
   1f88c:	ldr	r7, [sp, #40]	; 0x28
   1f890:	ldr	r3, [r8]
   1f894:	mov	r2, r7
   1f898:	cmp	r3, #0
   1f89c:	blt	1f988 <triple_free@@Base+0x8ba4>
   1f8a0:	bl	11a10 <fcntl@plt>
   1f8a4:	subs	r5, r0, #0
   1f8a8:	blt	1f90c <triple_free@@Base+0x8b28>
   1f8ac:	ldr	r3, [pc, #244]	; 1f9a8 <triple_free@@Base+0x8bc4>
   1f8b0:	mov	r2, #1
   1f8b4:	add	r3, pc, r3
   1f8b8:	str	r2, [r3]
   1f8bc:	cmp	r5, #0
   1f8c0:	blt	1f8d8 <triple_free@@Base+0x8af4>
   1f8c4:	ldr	r3, [pc, #224]	; 1f9ac <triple_free@@Base+0x8bc8>
   1f8c8:	add	r3, pc, r3
   1f8cc:	ldr	r3, [r3]
   1f8d0:	cmn	r3, #1
   1f8d4:	beq	1f93c <triple_free@@Base+0x8b58>
   1f8d8:	ldr	r2, [sp, #4]
   1f8dc:	mov	r0, r5
   1f8e0:	ldr	r3, [r4]
   1f8e4:	cmp	r2, r3
   1f8e8:	bne	1f998 <triple_free@@Base+0x8bb4>
   1f8ec:	add	sp, sp, #12
   1f8f0:	pop	{r4, r5, r6, r7, r8, lr}
   1f8f4:	add	sp, sp, #12
   1f8f8:	bx	lr
   1f8fc:	ldr	r2, [sp, #40]	; 0x28
   1f900:	bl	11a10 <fcntl@plt>
   1f904:	mov	r5, r0
   1f908:	b	1f8d8 <triple_free@@Base+0x8af4>
   1f90c:	bl	11a1c <__errno_location@plt>
   1f910:	ldr	r3, [r0]
   1f914:	cmp	r3, #22
   1f918:	bne	1f8ac <triple_free@@Base+0x8ac8>
   1f91c:	mov	r0, r6
   1f920:	mov	r2, r7
   1f924:	mov	r1, #0
   1f928:	bl	1f83c <triple_free@@Base+0x8a58>
   1f92c:	subs	r5, r0, #0
   1f930:	blt	1f8d8 <triple_free@@Base+0x8af4>
   1f934:	mvn	r3, #0
   1f938:	str	r3, [r8]
   1f93c:	mov	r0, r5
   1f940:	mov	r1, #1
   1f944:	bl	11a10 <fcntl@plt>
   1f948:	subs	r2, r0, #0
   1f94c:	blt	1f968 <triple_free@@Base+0x8b84>
   1f950:	orr	r2, r2, #1
   1f954:	mov	r0, r5
   1f958:	mov	r1, #2
   1f95c:	bl	11a10 <fcntl@plt>
   1f960:	cmn	r0, #1
   1f964:	bne	1f8d8 <triple_free@@Base+0x8af4>
   1f968:	bl	11a1c <__errno_location@plt>
   1f96c:	ldr	r7, [r0]
   1f970:	mov	r6, r0
   1f974:	mov	r0, r5
   1f978:	mvn	r5, #0
   1f97c:	bl	11bc0 <close@plt>
   1f980:	str	r7, [r6]
   1f984:	b	1f8d8 <triple_free@@Base+0x8af4>
   1f988:	mov	r1, #0
   1f98c:	bl	1f83c <triple_free@@Base+0x8a58>
   1f990:	mov	r5, r0
   1f994:	b	1f8bc <triple_free@@Base+0x8ad8>
   1f998:	bl	11854 <__stack_chk_fail@plt>
   1f99c:	andeq	r5, r1, ip, lsr #15
   1f9a0:	andeq	r0, r0, r0, lsr #3
   1f9a4:	andeq	r5, r1, r0, asr #25
   1f9a8:	muleq	r1, r4, ip
   1f9ac:	andeq	r5, r1, r0, lsl #25
   1f9b0:	push	{r4, lr}
   1f9b4:	subs	r4, r0, #0
   1f9b8:	sub	sp, sp, #8
   1f9bc:	beq	1f9cc <triple_free@@Base+0x8be8>
   1f9c0:	bl	11974 <__freading@plt>
   1f9c4:	cmp	r0, #0
   1f9c8:	bne	1f9dc <triple_free@@Base+0x8bf8>
   1f9cc:	mov	r0, r4
   1f9d0:	add	sp, sp, #8
   1f9d4:	pop	{r4, lr}
   1f9d8:	b	117d0 <fflush@plt>
   1f9dc:	ldr	r3, [r4]
   1f9e0:	tst	r3, #256	; 0x100
   1f9e4:	beq	1f9cc <triple_free@@Base+0x8be8>
   1f9e8:	mov	r3, #1
   1f9ec:	mov	r0, r4
   1f9f0:	str	r3, [sp]
   1f9f4:	mov	r2, #0
   1f9f8:	mov	r3, #0
   1f9fc:	bl	1fa10 <triple_free@@Base+0x8c2c>
   1fa00:	mov	r0, r4
   1fa04:	add	sp, sp, #8
   1fa08:	pop	{r4, lr}
   1fa0c:	b	117d0 <fflush@plt>
   1fa10:	push	{r4, r5, r6, r7, lr}
   1fa14:	sub	sp, sp, #20
   1fa18:	ldmib	r0, {r1, ip}
   1fa1c:	mov	r6, r0
   1fa20:	ldr	r4, [sp, #40]	; 0x28
   1fa24:	cmp	ip, r1
   1fa28:	beq	1fa40 <triple_free@@Base+0x8c5c>
   1fa2c:	str	r4, [sp, #40]	; 0x28
   1fa30:	mov	r0, r6
   1fa34:	add	sp, sp, #20
   1fa38:	pop	{r4, r5, r6, r7, lr}
   1fa3c:	b	11ac4 <fseeko64@plt>
   1fa40:	ldr	ip, [r0, #20]
   1fa44:	ldr	r1, [r0, #16]
   1fa48:	cmp	ip, r1
   1fa4c:	bne	1fa2c <triple_free@@Base+0x8c48>
   1fa50:	ldr	r7, [r0, #36]	; 0x24
   1fa54:	cmp	r7, #0
   1fa58:	bne	1fa2c <triple_free@@Base+0x8c48>
   1fa5c:	str	r2, [sp, #12]
   1fa60:	mvn	r5, #0
   1fa64:	str	r3, [sp, #8]
   1fa68:	bl	11a88 <fileno@plt>
   1fa6c:	str	r4, [sp]
   1fa70:	mvn	r4, #0
   1fa74:	ldr	r2, [sp, #12]
   1fa78:	ldr	r3, [sp, #8]
   1fa7c:	bl	118d8 <lseek64@plt>
   1fa80:	mov	r2, r0
   1fa84:	mov	r3, r1
   1fa88:	cmp	r3, r5
   1fa8c:	cmpeq	r2, r4
   1fa90:	beq	1fab0 <triple_free@@Base+0x8ccc>
   1fa94:	ldr	r1, [r6]
   1fa98:	mov	r0, r7
   1fa9c:	strd	r2, [r6, #80]	; 0x50
   1faa0:	bic	r3, r1, #16
   1faa4:	str	r3, [r6]
   1faa8:	add	sp, sp, #20
   1faac:	pop	{r4, r5, r6, r7, pc}
   1fab0:	mvn	r0, #0
   1fab4:	b	1faa8 <triple_free@@Base+0x8cc4>
   1fab8:	ldr	ip, [pc, #3636]	; 208f4 <triple_free@@Base+0x9b10>
   1fabc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fac0:	add	fp, sp, #32
   1fac4:	ldr	lr, [pc, #3628]	; 208f8 <triple_free@@Base+0x9b14>
   1fac8:	sub	sp, sp, #564	; 0x234
   1facc:	add	ip, pc, ip
   1fad0:	str	r0, [fp, #-504]	; 0xfffffe08
   1fad4:	sub	r4, fp, #484	; 0x1e4
   1fad8:	str	r1, [fp, #-536]	; 0xfffffde8
   1fadc:	mov	r0, r2
   1fae0:	ldr	lr, [ip, lr]
   1fae4:	mov	r5, r2
   1fae8:	sub	r1, fp, #364	; 0x16c
   1faec:	mov	r2, r4
   1faf0:	mov	r6, r3
   1faf4:	ldr	ip, [lr]
   1faf8:	str	lr, [fp, #-528]	; 0xfffffdf0
   1fafc:	str	ip, [fp, #-40]	; 0xffffffd8
   1fb00:	bl	20d94 <triple_free@@Base+0x9fb0>
   1fb04:	cmp	r0, #0
   1fb08:	blt	205f8 <triple_free@@Base+0x9814>
   1fb0c:	mov	r0, r6
   1fb10:	mov	r1, r4
   1fb14:	bl	20c44 <triple_free@@Base+0x9e60>
   1fb18:	cmp	r0, #0
   1fb1c:	blt	206b8 <triple_free@@Base+0x98d4>
   1fb20:	ldr	r3, [fp, #-356]	; 0xfffffe9c
   1fb24:	ldr	r2, [fp, #-352]	; 0xfffffea0
   1fb28:	add	r3, r3, #7
   1fb2c:	cmp	r3, #6
   1fb30:	mvnls	r3, #0
   1fb34:	adds	r3, r3, r2
   1fb38:	bcs	1fe54 <triple_free@@Base+0x9070>
   1fb3c:	adds	r0, r3, #6
   1fb40:	bcs	1fe54 <triple_free@@Base+0x9070>
   1fb44:	cmp	r0, #4000	; 0xfa0
   1fb48:	bcs	2059c <triple_free@@Base+0x97b8>
   1fb4c:	add	r3, r3, #20
   1fb50:	mov	r1, #0
   1fb54:	bic	r3, r3, #7
   1fb58:	str	r1, [fp, #-548]	; 0xfffffddc
   1fb5c:	sub	sp, sp, r3
   1fb60:	add	r2, sp, #32
   1fb64:	str	r2, [fp, #-512]	; 0xfffffe00
   1fb68:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1fb6c:	sub	r2, fp, #496	; 0x1f0
   1fb70:	str	r2, [fp, #-532]	; 0xfffffdec
   1fb74:	mov	ip, #0
   1fb78:	cmp	r3, #0
   1fb7c:	ldr	r3, [fp, #-360]	; 0xfffffe98
   1fb80:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1fb84:	mov	r6, ip
   1fb88:	ldrne	r1, [fp, #-536]	; 0xfffffde8
   1fb8c:	add	r7, r3, #44	; 0x2c
   1fb90:	ldreq	r4, [fp, #-504]	; 0xfffffe08
   1fb94:	str	ip, [fp, #-520]	; 0xfffffdf8
   1fb98:	ldrne	r4, [r1]
   1fb9c:	ldr	sl, [r7, #-44]	; 0xffffffd4
   1fba0:	sub	r3, r7, #44	; 0x2c
   1fba4:	str	r3, [fp, #-540]	; 0xfffffde4
   1fba8:	cmp	sl, r5
   1fbac:	beq	20468 <triple_free@@Base+0x9684>
   1fbb0:	rsb	r3, r5, sl
   1fbb4:	adds	r9, r3, r6
   1fbb8:	mvncs	r9, #0
   1fbbc:	cmp	r4, r9
   1fbc0:	bcs	203f8 <triple_free@@Base+0x9614>
   1fbc4:	cmp	r4, #0
   1fbc8:	beq	202c4 <triple_free@@Base+0x94e0>
   1fbcc:	blt	206f4 <triple_free@@Base+0x9910>
   1fbd0:	lsl	r4, r4, #1
   1fbd4:	cmp	r4, r9
   1fbd8:	movcc	r4, r9
   1fbdc:	cmn	r4, #1
   1fbe0:	beq	206f4 <triple_free@@Base+0x9910>
   1fbe4:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1fbe8:	subs	lr, r2, r1
   1fbec:	rsbs	r8, lr, #0
   1fbf0:	adcs	r8, r8, lr
   1fbf4:	cmp	r2, r1
   1fbf8:	cmpne	r2, #0
   1fbfc:	bne	202cc <triple_free@@Base+0x94e8>
   1fc00:	mov	r0, r4
   1fc04:	str	r2, [fp, #-560]	; 0xfffffdd0
   1fc08:	str	r3, [fp, #-556]	; 0xfffffdd4
   1fc0c:	bl	11950 <malloc@plt>
   1fc10:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1fc14:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   1fc18:	mov	sl, r0
   1fc1c:	cmp	sl, #0
   1fc20:	beq	206f4 <triple_free@@Base+0x9910>
   1fc24:	cmp	r6, #0
   1fc28:	moveq	r8, #0
   1fc2c:	andne	r8, r8, #1
   1fc30:	cmp	r8, #0
   1fc34:	bne	2044c <triple_free@@Base+0x9668>
   1fc38:	add	r0, sl, r6
   1fc3c:	mov	r1, r5
   1fc40:	mov	r2, r3
   1fc44:	bl	1180c <memcpy@plt>
   1fc48:	ldr	r3, [fp, #-364]	; 0xfffffe94
   1fc4c:	ldr	r2, [fp, #-520]	; 0xfffffdf8
   1fc50:	cmp	r3, r2
   1fc54:	beq	20708 <triple_free@@Base+0x9924>
   1fc58:	ldrb	r3, [r7, #-8]
   1fc5c:	cmp	r3, #37	; 0x25
   1fc60:	beq	202f0 <triple_free@@Base+0x950c>
   1fc64:	ldr	r2, [r7, #-4]
   1fc68:	cmn	r2, #1
   1fc6c:	beq	205d8 <triple_free@@Base+0x97f4>
   1fc70:	cmp	r3, #110	; 0x6e
   1fc74:	beq	2041c <triple_free@@Base+0x9638>
   1fc78:	ldr	r1, [fp, #-480]	; 0xfffffe20
   1fc7c:	ldr	r3, [r7, #-36]	; 0xffffffdc
   1fc80:	ldr	r8, [r1, r2, lsl #4]
   1fc84:	tst	r3, #1
   1fc88:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1fc8c:	mov	r2, #37	; 0x25
   1fc90:	addeq	r5, r1, #1
   1fc94:	strb	r2, [r1]
   1fc98:	ldrne	r2, [fp, #-512]	; 0xfffffe00
   1fc9c:	ldrne	r1, [fp, #-512]	; 0xfffffe00
   1fca0:	addne	r5, r2, #2
   1fca4:	movne	r2, #39	; 0x27
   1fca8:	strbne	r2, [r1, #1]
   1fcac:	tst	r3, #2
   1fcb0:	movne	r2, #45	; 0x2d
   1fcb4:	strbne	r2, [r5]
   1fcb8:	addne	r5, r5, #1
   1fcbc:	tst	r3, #4
   1fcc0:	movne	r2, #43	; 0x2b
   1fcc4:	strbne	r2, [r5]
   1fcc8:	addne	r5, r5, #1
   1fccc:	tst	r3, #8
   1fcd0:	movne	r2, #32
   1fcd4:	strbne	r2, [r5]
   1fcd8:	addne	r5, r5, #1
   1fcdc:	tst	r3, #16
   1fce0:	movne	r2, #35	; 0x23
   1fce4:	strbne	r2, [r5]
   1fce8:	addne	r5, r5, #1
   1fcec:	tst	r3, #64	; 0x40
   1fcf0:	movne	r2, #73	; 0x49
   1fcf4:	strbne	r2, [r5]
   1fcf8:	addne	r5, r5, #1
   1fcfc:	tst	r3, #32
   1fd00:	movne	r3, #48	; 0x30
   1fd04:	strbne	r3, [r5]
   1fd08:	ldr	r1, [r7, #-32]	; 0xffffffe0
   1fd0c:	addne	r5, r5, #1
   1fd10:	ldr	r2, [r7, #-28]	; 0xffffffe4
   1fd14:	cmp	r1, r2
   1fd18:	beq	1fd2c <triple_free@@Base+0x8f48>
   1fd1c:	rsb	r2, r1, r2
   1fd20:	mov	r0, r5
   1fd24:	add	r5, r5, r2
   1fd28:	bl	1180c <memcpy@plt>
   1fd2c:	ldr	r1, [r7, #-20]	; 0xffffffec
   1fd30:	ldr	r2, [r7, #-16]
   1fd34:	cmp	r1, r2
   1fd38:	beq	1fd4c <triple_free@@Base+0x8f68>
   1fd3c:	rsb	r2, r1, r2
   1fd40:	mov	r0, r5
   1fd44:	add	r5, r5, r2
   1fd48:	bl	1180c <memcpy@plt>
   1fd4c:	sub	r3, r8, #7
   1fd50:	cmp	r3, #9
   1fd54:	bhi	1fd7c <triple_free@@Base+0x8f98>
   1fd58:	mov	r2, #1
   1fd5c:	lsl	r3, r2, r3
   1fd60:	movw	r2, #643	; 0x283
   1fd64:	and	r2, r3, r2
   1fd68:	cmp	r2, #0
   1fd6c:	beq	20474 <triple_free@@Base+0x9690>
   1fd70:	mov	r3, #108	; 0x6c
   1fd74:	add	r5, r5, #1
   1fd78:	strb	r3, [r5, #-1]
   1fd7c:	ldrb	r3, [r7, #-8]
   1fd80:	mov	r1, #0
   1fd84:	strb	r1, [r5, #1]
   1fd88:	strb	r3, [r5]
   1fd8c:	ldr	r3, [r7, #-24]	; 0xffffffe8
   1fd90:	cmn	r3, #1
   1fd94:	beq	20594 <triple_free@@Base+0x97b0>
   1fd98:	ldr	r2, [fp, #-480]	; 0xfffffe20
   1fd9c:	add	r1, r2, r3, lsl #4
   1fda0:	ldr	r3, [r2, r3, lsl #4]
   1fda4:	cmp	r3, #5
   1fda8:	bne	205d8 <triple_free@@Base+0x97f4>
   1fdac:	ldr	r3, [r1, #8]
   1fdb0:	mov	r6, #1
   1fdb4:	str	r3, [fp, #-492]	; 0xfffffe14
   1fdb8:	ldr	r3, [r7, #-12]
   1fdbc:	cmn	r3, #1
   1fdc0:	beq	1fdec <triple_free@@Base+0x9008>
   1fdc4:	ldr	r2, [fp, #-480]	; 0xfffffe20
   1fdc8:	add	r1, r2, r3, lsl #4
   1fdcc:	ldr	r3, [r2, r3, lsl #4]
   1fdd0:	cmp	r3, #5
   1fdd4:	bne	205d8 <triple_free@@Base+0x97f4>
   1fdd8:	ldr	r2, [r1, #8]
   1fddc:	sub	r1, fp, #36	; 0x24
   1fde0:	add	r3, r1, r6, lsl #2
   1fde4:	add	r6, r6, #1
   1fde8:	str	r2, [r3, #-456]	; 0xfffffe38
   1fdec:	adds	r2, r9, #2
   1fdf0:	str	r2, [fp, #-524]	; 0xfffffdf4
   1fdf4:	mov	r3, r2
   1fdf8:	mvncs	r3, #0
   1fdfc:	cmp	r4, r3
   1fe00:	bcs	1ff3c <triple_free@@Base+0x9158>
   1fe04:	cmp	r4, #0
   1fe08:	beq	1feb4 <triple_free@@Base+0x90d0>
   1fe0c:	blt	208e0 <triple_free@@Base+0x9afc>
   1fe10:	cmp	r9, r2
   1fe14:	lsl	r4, r4, #1
   1fe18:	bls	1fec4 <triple_free@@Base+0x90e0>
   1fe1c:	str	sl, [fp, #-560]	; 0xfffffdd0
   1fe20:	bl	11a1c <__errno_location@plt>
   1fe24:	str	r0, [fp, #-516]	; 0xfffffdfc
   1fe28:	mov	r2, sl
   1fe2c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1fe30:	cmp	r2, #0
   1fe34:	cmpne	r2, r3
   1fe38:	bne	20880 <triple_free@@Base+0x9a9c>
   1fe3c:	ldr	r1, [fp, #-548]	; 0xfffffddc
   1fe40:	cmp	r1, #0
   1fe44:	beq	1fe54 <triple_free@@Base+0x9070>
   1fe48:	mov	r0, r1
   1fe4c:	bl	117f4 <free@plt>
   1fe50:	b	1fe5c <triple_free@@Base+0x9078>
   1fe54:	bl	11a1c <__errno_location@plt>
   1fe58:	str	r0, [fp, #-516]	; 0xfffffdfc
   1fe5c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1fe60:	sub	r3, fp, #348	; 0x15c
   1fe64:	cmp	r0, r3
   1fe68:	beq	1fe70 <triple_free@@Base+0x908c>
   1fe6c:	bl	117f4 <free@plt>
   1fe70:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1fe74:	sub	r3, fp, #476	; 0x1dc
   1fe78:	cmp	r0, r3
   1fe7c:	beq	1fe84 <triple_free@@Base+0x90a0>
   1fe80:	bl	117f4 <free@plt>
   1fe84:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   1fe88:	mov	r3, #0
   1fe8c:	mov	r2, #12
   1fe90:	str	r2, [r1]
   1fe94:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   1fe98:	mov	r0, r3
   1fe9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1fea0:	ldr	r3, [r1]
   1fea4:	cmp	r2, r3
   1fea8:	bne	208dc <triple_free@@Base+0x9af8>
   1feac:	sub	sp, fp, #32
   1feb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1feb4:	ldr	r3, [fp, #-524]	; 0xfffffdf4
   1feb8:	cmp	r9, r3
   1febc:	bhi	1fe1c <triple_free@@Base+0x9038>
   1fec0:	mov	r4, #12
   1fec4:	ldr	r3, [fp, #-524]	; 0xfffffdf4
   1fec8:	cmp	r3, r4
   1fecc:	movcs	r4, r3
   1fed0:	cmn	r4, #1
   1fed4:	beq	1fe1c <triple_free@@Base+0x9038>
   1fed8:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1fedc:	subs	r0, sl, r1
   1fee0:	rsbs	r2, r0, #0
   1fee4:	adcs	r2, r2, r0
   1fee8:	cmp	sl, r1
   1feec:	cmpne	sl, #0
   1fef0:	bne	205bc <triple_free@@Base+0x97d8>
   1fef4:	mov	r0, r4
   1fef8:	str	r2, [fp, #-560]	; 0xfffffdd0
   1fefc:	bl	11950 <malloc@plt>
   1ff00:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1ff04:	mov	r3, r0
   1ff08:	cmp	r3, #0
   1ff0c:	beq	1fe1c <triple_free@@Base+0x9038>
   1ff10:	cmp	r9, #0
   1ff14:	moveq	r2, #0
   1ff18:	andne	r2, r2, #1
   1ff1c:	cmp	r2, #0
   1ff20:	moveq	sl, r3
   1ff24:	beq	1ff3c <triple_free@@Base+0x9158>
   1ff28:	mov	r1, sl
   1ff2c:	mov	r0, r3
   1ff30:	mov	r2, r9
   1ff34:	mov	sl, r3
   1ff38:	bl	1180c <memcpy@plt>
   1ff3c:	mov	r2, #0
   1ff40:	strb	r2, [sl, r9]
   1ff44:	sub	r8, r8, #1
   1ff48:	str	r8, [fp, #-508]	; 0xfffffe04
   1ff4c:	bl	11a1c <__errno_location@plt>
   1ff50:	rsb	ip, r9, r4
   1ff54:	str	r5, [fp, #-544]	; 0xfffffde0
   1ff58:	mov	r5, ip
   1ff5c:	ldr	r3, [r0]
   1ff60:	str	r0, [fp, #-516]	; 0xfffffdfc
   1ff64:	str	r3, [fp, #-552]	; 0xfffffdd8
   1ff68:	ldr	r2, [fp, #-516]	; 0xfffffdfc
   1ff6c:	mvn	r1, #0
   1ff70:	cmp	r5, #0
   1ff74:	str	r1, [fp, #-496]	; 0xfffffe10
   1ff78:	ldr	r1, [fp, #-508]	; 0xfffffe04
   1ff7c:	mov	r3, #0
   1ff80:	movge	r8, r5
   1ff84:	mvnlt	r8, #-2147483648	; 0x80000000
   1ff88:	str	r3, [r2]
   1ff8c:	cmp	r1, #16
   1ff90:	addls	pc, pc, r1, lsl #2
   1ff94:	b	205d8 <triple_free@@Base+0x97f4>
   1ff98:	b	204cc <triple_free@@Base+0x96e8>
   1ff9c:	b	203ac <triple_free@@Base+0x95c8>
   1ffa0:	b	204b0 <triple_free@@Base+0x96cc>
   1ffa4:	b	20494 <triple_free@@Base+0x96b0>
   1ffa8:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffac:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffb0:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffb4:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffb8:	b	20134 <triple_free@@Base+0x9350>
   1ffbc:	b	20134 <triple_free@@Base+0x9350>
   1ffc0:	b	20190 <triple_free@@Base+0x93ac>
   1ffc4:	b	20190 <triple_free@@Base+0x93ac>
   1ffc8:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffcc:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffd0:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffd4:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffd8:	b	1ffdc <triple_free@@Base+0x91f8>
   1ffdc:	ldr	r2, [r7, #-4]
   1ffe0:	cmp	r6, #1
   1ffe4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1ffe8:	add	r3, r3, r2, lsl #4
   1ffec:	ldr	r3, [r3, #8]
   1fff0:	beq	203c4 <triple_free@@Base+0x95e0>
   1fff4:	cmp	r6, #2
   1fff8:	bne	201ec <triple_free@@Base+0x9408>
   1fffc:	ldr	r2, [fp, #-512]	; 0xfffffe00
   20000:	add	r0, sl, r9
   20004:	ldr	lr, [fp, #-492]	; 0xfffffe14
   20008:	mov	r1, r8
   2000c:	ldr	ip, [fp, #-488]	; 0xfffffe18
   20010:	str	r2, [sp]
   20014:	mov	r2, #1
   20018:	str	r3, [sp, #12]
   2001c:	sub	r3, fp, #496	; 0x1f0
   20020:	str	lr, [sp, #4]
   20024:	str	r3, [sp, #16]
   20028:	mvn	r3, #0
   2002c:	str	ip, [sp, #8]
   20030:	bl	11bd8 <__snprintf_chk@plt>
   20034:	ldr	r3, [fp, #-496]	; 0xfffffe10
   20038:	cmp	r3, #0
   2003c:	blt	20220 <triple_free@@Base+0x943c>
   20040:	cmp	r8, r3
   20044:	bls	20058 <triple_free@@Base+0x9274>
   20048:	add	r2, sl, r3
   2004c:	ldrb	r2, [r2, r9]
   20050:	cmp	r2, #0
   20054:	bne	205d8 <triple_free@@Base+0x97f4>
   20058:	cmp	r0, r3
   2005c:	movle	r0, r3
   20060:	ble	20068 <triple_free@@Base+0x9284>
   20064:	str	r0, [fp, #-496]	; 0xfffffe10
   20068:	add	r3, r0, #1
   2006c:	cmp	r8, r3
   20070:	bhi	20808 <triple_free@@Base+0x9a24>
   20074:	cmn	r8, #-2147483647	; 0x80000001
   20078:	beq	20820 <triple_free@@Base+0x9a3c>
   2007c:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   20080:	add	r0, r0, r2
   20084:	cmp	r9, r0
   20088:	mvnhi	r0, #0
   2008c:	cmp	r4, #0
   20090:	mvnlt	r0, #0
   20094:	blt	200a4 <triple_free@@Base+0x92c0>
   20098:	lsl	r3, r4, #1
   2009c:	cmp	r0, r3
   200a0:	movcc	r0, r3
   200a4:	cmp	r4, r0
   200a8:	bcs	1ff68 <triple_free@@Base+0x9184>
   200ac:	cmp	r4, #0
   200b0:	beq	20400 <triple_free@@Base+0x961c>
   200b4:	blt	1fe28 <triple_free@@Base+0x9044>
   200b8:	lsl	r4, r4, #1
   200bc:	cmp	r4, r0
   200c0:	movcc	r4, r0
   200c4:	cmn	r4, #1
   200c8:	beq	1fe28 <triple_free@@Base+0x9044>
   200cc:	ldr	r3, [fp, #-504]	; 0xfffffe08
   200d0:	subs	r2, sl, r3
   200d4:	rsbs	r5, r2, #0
   200d8:	adcs	r5, r5, r2
   200dc:	cmp	sl, r3
   200e0:	cmpne	sl, #0
   200e4:	bne	20408 <triple_free@@Base+0x9624>
   200e8:	mov	r0, r4
   200ec:	bl	11950 <malloc@plt>
   200f0:	mov	r3, r0
   200f4:	cmp	r3, #0
   200f8:	beq	1fe28 <triple_free@@Base+0x9044>
   200fc:	cmp	r9, #0
   20100:	moveq	r5, #0
   20104:	andne	r5, r5, #1
   20108:	cmp	r5, #0
   2010c:	rsbeq	r5, r9, r4
   20110:	moveq	sl, r3
   20114:	beq	1ff68 <triple_free@@Base+0x9184>
   20118:	mov	r1, sl
   2011c:	mov	r0, r3
   20120:	mov	r2, r9
   20124:	mov	sl, r3
   20128:	rsb	r5, r9, r4
   2012c:	bl	1180c <memcpy@plt>
   20130:	b	1ff68 <triple_free@@Base+0x9184>
   20134:	ldr	r2, [r7, #-4]
   20138:	cmp	r6, #1
   2013c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   20140:	add	r3, r3, r2, lsl #4
   20144:	ldrd	r2, [r3, #8]
   20148:	beq	20560 <triple_free@@Base+0x977c>
   2014c:	cmp	r6, #2
   20150:	bne	2063c <triple_free@@Base+0x9858>
   20154:	ldr	r1, [fp, #-512]	; 0xfffffe00
   20158:	add	r0, sl, r9
   2015c:	ldr	lr, [fp, #-492]	; 0xfffffe14
   20160:	ldr	ip, [fp, #-488]	; 0xfffffe18
   20164:	strd	r2, [sp, #16]
   20168:	sub	r2, fp, #496	; 0x1f0
   2016c:	str	r1, [sp]
   20170:	mvn	r3, #0
   20174:	str	r2, [sp, #24]
   20178:	mov	r1, r8
   2017c:	mov	r2, #1
   20180:	str	lr, [sp, #4]
   20184:	str	ip, [sp, #8]
   20188:	bl	11bd8 <__snprintf_chk@plt>
   2018c:	b	20034 <triple_free@@Base+0x9250>
   20190:	ldr	r2, [r7, #-4]
   20194:	cmp	r6, #1
   20198:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2019c:	add	r3, r3, r2, lsl #4
   201a0:	ldrd	r0, [r3, #8]
   201a4:	beq	2052c <triple_free@@Base+0x9748>
   201a8:	cmp	r6, #2
   201ac:	bne	20610 <triple_free@@Base+0x982c>
   201b0:	ldr	r3, [fp, #-492]	; 0xfffffe14
   201b4:	ldr	r2, [fp, #-512]	; 0xfffffe00
   201b8:	ldr	lr, [fp, #-488]	; 0xfffffe18
   201bc:	strd	r0, [sp, #16]
   201c0:	add	r0, sl, r9
   201c4:	str	r2, [sp]
   201c8:	mov	r1, r8
   201cc:	sub	r2, fp, #496	; 0x1f0
   201d0:	str	r3, [sp, #4]
   201d4:	str	r2, [sp, #24]
   201d8:	mvn	r3, #0
   201dc:	mov	r2, #1
   201e0:	str	lr, [sp, #8]
   201e4:	bl	11bd8 <__snprintf_chk@plt>
   201e8:	b	20034 <triple_free@@Base+0x9250>
   201ec:	ldr	r1, [fp, #-512]	; 0xfffffe00
   201f0:	sub	r2, fp, #496	; 0x1f0
   201f4:	str	r3, [sp, #4]
   201f8:	add	r0, sl, r9
   201fc:	str	r2, [sp, #8]
   20200:	mvn	r3, #0
   20204:	str	r1, [sp]
   20208:	mov	r2, #1
   2020c:	mov	r1, r8
   20210:	bl	11bd8 <__snprintf_chk@plt>
   20214:	ldr	r3, [fp, #-496]	; 0xfffffe10
   20218:	cmp	r3, #0
   2021c:	bge	20040 <triple_free@@Base+0x925c>
   20220:	ldr	r1, [fp, #-544]	; 0xfffffde0
   20224:	ldrb	r3, [r1, #1]
   20228:	cmp	r3, #0
   2022c:	movne	r2, #0
   20230:	strbne	r2, [r1, #1]
   20234:	bne	1ff68 <triple_free@@Base+0x9184>
   20238:	cmp	r0, #0
   2023c:	bge	20064 <triple_free@@Base+0x9280>
   20240:	ldr	r3, [fp, #-504]	; 0xfffffe08
   20244:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   20248:	cmp	sl, #0
   2024c:	cmpne	r3, sl
   20250:	ldr	r4, [r1]
   20254:	bne	206ac <triple_free@@Base+0x98c8>
   20258:	ldr	r2, [fp, #-548]	; 0xfffffddc
   2025c:	cmp	r2, #0
   20260:	beq	2026c <triple_free@@Base+0x9488>
   20264:	mov	r0, r2
   20268:	bl	117f4 <free@plt>
   2026c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   20270:	sub	r3, fp, #348	; 0x15c
   20274:	cmp	r0, r3
   20278:	beq	20280 <triple_free@@Base+0x949c>
   2027c:	bl	117f4 <free@plt>
   20280:	ldr	r0, [fp, #-480]	; 0xfffffe20
   20284:	sub	r3, fp, #476	; 0x1dc
   20288:	cmp	r0, r3
   2028c:	beq	20294 <triple_free@@Base+0x94b0>
   20290:	bl	117f4 <free@plt>
   20294:	cmp	r4, #0
   20298:	bne	202b4 <triple_free@@Base+0x94d0>
   2029c:	ldr	r3, [fp, #-540]	; 0xfffffde4
   202a0:	ldrb	r4, [r3, #36]	; 0x24
   202a4:	and	r4, r4, #239	; 0xef
   202a8:	cmp	r4, #99	; 0x63
   202ac:	movne	r4, #22
   202b0:	moveq	r4, #84	; 0x54
   202b4:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   202b8:	mov	r3, #0
   202bc:	str	r4, [r1]
   202c0:	b	1fe94 <triple_free@@Base+0x90b0>
   202c4:	mov	r4, #12
   202c8:	b	1fbd4 <triple_free@@Base+0x8df0>
   202cc:	mov	r0, r2
   202d0:	mov	r1, r4
   202d4:	str	r2, [fp, #-560]	; 0xfffffdd0
   202d8:	str	r3, [fp, #-556]	; 0xfffffdd4
   202dc:	bl	11860 <realloc@plt>
   202e0:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   202e4:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   202e8:	mov	sl, r0
   202ec:	b	1fc1c <triple_free@@Base+0x8e38>
   202f0:	ldr	r3, [r7, #-4]
   202f4:	cmn	r3, #1
   202f8:	bne	205d8 <triple_free@@Base+0x97f4>
   202fc:	adds	r6, r9, #1
   20300:	mvncs	r6, #0
   20304:	cmp	r4, r6
   20308:	bcs	20388 <triple_free@@Base+0x95a4>
   2030c:	cmp	r4, #0
   20310:	beq	205dc <triple_free@@Base+0x97f8>
   20314:	blt	1fe1c <triple_free@@Base+0x9038>
   20318:	lsl	r4, r4, #1
   2031c:	cmp	r4, r6
   20320:	movcc	r4, r6
   20324:	cmn	r4, #1
   20328:	beq	1fe1c <triple_free@@Base+0x9038>
   2032c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   20330:	subs	ip, sl, r3
   20334:	rsbs	r5, ip, #0
   20338:	adcs	r5, r5, ip
   2033c:	cmp	sl, r3
   20340:	cmpne	sl, #0
   20344:	bne	205e4 <triple_free@@Base+0x9800>
   20348:	mov	r0, r4
   2034c:	bl	11950 <malloc@plt>
   20350:	mov	r3, r0
   20354:	cmp	r3, #0
   20358:	beq	1fe1c <triple_free@@Base+0x9038>
   2035c:	cmp	r9, #0
   20360:	moveq	r5, #0
   20364:	andne	r5, r5, #1
   20368:	cmp	r5, #0
   2036c:	moveq	sl, r3
   20370:	beq	20388 <triple_free@@Base+0x95a4>
   20374:	mov	r1, sl
   20378:	mov	r0, r3
   2037c:	mov	r2, r9
   20380:	mov	sl, r3
   20384:	bl	1180c <memcpy@plt>
   20388:	mov	r2, sl
   2038c:	mov	r1, #37	; 0x25
   20390:	strb	r1, [sl, r9]
   20394:	ldr	r1, [fp, #-520]	; 0xfffffdf8
   20398:	add	r7, r7, #44	; 0x2c
   2039c:	ldr	r5, [r7, #-84]	; 0xffffffac
   203a0:	add	r1, r1, #1
   203a4:	str	r1, [fp, #-520]	; 0xfffffdf8
   203a8:	b	1fb9c <triple_free@@Base+0x8db8>
   203ac:	ldr	r2, [r7, #-4]
   203b0:	cmp	r6, #1
   203b4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   203b8:	add	r3, r3, r2, lsl #4
   203bc:	ldrb	r3, [r3, #8]
   203c0:	bne	1fff4 <triple_free@@Base+0x9210>
   203c4:	ldr	r1, [fp, #-512]	; 0xfffffe00
   203c8:	add	r0, sl, r9
   203cc:	ldr	lr, [fp, #-492]	; 0xfffffe14
   203d0:	mov	r2, r6
   203d4:	str	r3, [sp, #8]
   203d8:	sub	r3, fp, #496	; 0x1f0
   203dc:	str	r1, [sp]
   203e0:	mov	r1, r8
   203e4:	str	r3, [sp, #12]
   203e8:	mvn	r3, #0
   203ec:	str	lr, [sp, #4]
   203f0:	bl	11bd8 <__snprintf_chk@plt>
   203f4:	b	20034 <triple_free@@Base+0x9250>
   203f8:	mov	sl, r2
   203fc:	b	1fc38 <triple_free@@Base+0x8e54>
   20400:	mov	r4, #12
   20404:	b	200bc <triple_free@@Base+0x92d8>
   20408:	mov	r0, sl
   2040c:	mov	r1, r4
   20410:	bl	11860 <realloc@plt>
   20414:	mov	r3, r0
   20418:	b	200f4 <triple_free@@Base+0x9310>
   2041c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   20420:	add	r1, r3, r2, lsl #4
   20424:	ldr	r3, [r3, r2, lsl #4]
   20428:	sub	r3, r3, #18
   2042c:	cmp	r3, #4
   20430:	addls	pc, pc, r3, lsl #2
   20434:	b	205d8 <triple_free@@Base+0x97f4>
   20438:	b	20668 <triple_free@@Base+0x9884>
   2043c:	b	2067c <triple_free@@Base+0x9898>
   20440:	b	20518 <triple_free@@Base+0x9734>
   20444:	b	20518 <triple_free@@Base+0x9734>
   20448:	b	20690 <triple_free@@Base+0x98ac>
   2044c:	mov	r1, r2
   20450:	mov	r0, sl
   20454:	mov	r2, r6
   20458:	str	r3, [fp, #-556]	; 0xfffffdd4
   2045c:	bl	1180c <memcpy@plt>
   20460:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   20464:	b	1fc38 <triple_free@@Base+0x8e54>
   20468:	mov	r9, r6
   2046c:	mov	sl, r2
   20470:	b	1fc48 <triple_free@@Base+0x8e64>
   20474:	tst	r3, #32
   20478:	bne	20600 <triple_free@@Base+0x981c>
   2047c:	tst	r3, #12
   20480:	beq	1fd7c <triple_free@@Base+0x8f98>
   20484:	mov	r3, #108	; 0x6c
   20488:	add	r5, r5, #1
   2048c:	strb	r3, [r5, #-1]
   20490:	b	1fd70 <triple_free@@Base+0x8f8c>
   20494:	ldr	r2, [r7, #-4]
   20498:	cmp	r6, #1
   2049c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   204a0:	add	r3, r3, r2, lsl #4
   204a4:	ldrh	r3, [r3, #8]
   204a8:	bne	1fff4 <triple_free@@Base+0x9210>
   204ac:	b	203c4 <triple_free@@Base+0x95e0>
   204b0:	ldr	r2, [r7, #-4]
   204b4:	cmp	r6, #1
   204b8:	ldr	r3, [fp, #-480]	; 0xfffffe20
   204bc:	add	r3, r3, r2, lsl #4
   204c0:	ldrsh	r3, [r3, #8]
   204c4:	bne	1fff4 <triple_free@@Base+0x9210>
   204c8:	b	203c4 <triple_free@@Base+0x95e0>
   204cc:	ldr	r2, [r7, #-4]
   204d0:	cmp	r6, #1
   204d4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   204d8:	add	r3, r3, r2, lsl #4
   204dc:	ldrsb	r3, [r3, #8]
   204e0:	beq	203c4 <triple_free@@Base+0x95e0>
   204e4:	cmp	r6, #2
   204e8:	beq	1fffc <triple_free@@Base+0x9218>
   204ec:	ldr	r2, [fp, #-512]	; 0xfffffe00
   204f0:	add	r0, sl, r9
   204f4:	str	r3, [sp, #4]
   204f8:	mov	r1, r8
   204fc:	sub	r3, fp, #496	; 0x1f0
   20500:	str	r3, [sp, #8]
   20504:	str	r2, [sp]
   20508:	mvn	r3, #0
   2050c:	mov	r2, #1
   20510:	bl	11bd8 <__snprintf_chk@plt>
   20514:	b	20034 <triple_free@@Base+0x9250>
   20518:	ldr	r3, [r1, #8]
   2051c:	mov	r2, sl
   20520:	mov	r6, r9
   20524:	str	r9, [r3]
   20528:	b	20394 <triple_free@@Base+0x95b0>
   2052c:	ldr	r3, [fp, #-492]	; 0xfffffe14
   20530:	ldr	r2, [fp, #-512]	; 0xfffffe00
   20534:	strd	r0, [sp, #8]
   20538:	sub	r1, fp, #496	; 0x1f0
   2053c:	str	r3, [sp, #4]
   20540:	add	r0, sl, r9
   20544:	str	r2, [sp]
   20548:	mvn	r3, #0
   2054c:	str	r1, [sp, #16]
   20550:	mov	r2, r6
   20554:	mov	r1, r8
   20558:	bl	11bd8 <__snprintf_chk@plt>
   2055c:	b	20034 <triple_free@@Base+0x9250>
   20560:	ldr	r1, [fp, #-512]	; 0xfffffe00
   20564:	add	r0, sl, r9
   20568:	ldr	lr, [fp, #-492]	; 0xfffffe14
   2056c:	strd	r2, [sp, #8]
   20570:	sub	r3, fp, #496	; 0x1f0
   20574:	str	r1, [sp]
   20578:	mov	r2, r6
   2057c:	str	r3, [sp, #16]
   20580:	mov	r1, r8
   20584:	mvn	r3, #0
   20588:	str	lr, [sp, #4]
   2058c:	bl	11bd8 <__snprintf_chk@plt>
   20590:	b	20034 <triple_free@@Base+0x9250>
   20594:	mov	r6, #0
   20598:	b	1fdb8 <triple_free@@Base+0x8fd4>
   2059c:	cmn	r0, #1
   205a0:	beq	1fe54 <triple_free@@Base+0x9070>
   205a4:	bl	11950 <malloc@plt>
   205a8:	cmp	r0, #0
   205ac:	str	r0, [fp, #-512]	; 0xfffffe00
   205b0:	beq	1fe54 <triple_free@@Base+0x9070>
   205b4:	str	r0, [fp, #-548]	; 0xfffffddc
   205b8:	b	1fb68 <triple_free@@Base+0x8d84>
   205bc:	mov	r0, sl
   205c0:	mov	r1, r4
   205c4:	str	r2, [fp, #-560]	; 0xfffffdd0
   205c8:	bl	11860 <realloc@plt>
   205cc:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   205d0:	mov	r3, r0
   205d4:	b	1ff08 <triple_free@@Base+0x9124>
   205d8:	bl	11bb4 <abort@plt>
   205dc:	mov	r4, #12
   205e0:	b	2031c <triple_free@@Base+0x9538>
   205e4:	mov	r0, sl
   205e8:	mov	r1, r4
   205ec:	bl	11860 <realloc@plt>
   205f0:	mov	r3, r0
   205f4:	b	20354 <triple_free@@Base+0x9570>
   205f8:	mov	r3, #0
   205fc:	b	1fe94 <triple_free@@Base+0x90b0>
   20600:	mov	r3, #76	; 0x4c
   20604:	add	r5, r5, #1
   20608:	strb	r3, [r5, #-1]
   2060c:	b	1fd7c <triple_free@@Base+0x8f98>
   20610:	ldr	r3, [fp, #-512]	; 0xfffffe00
   20614:	mov	r2, #1
   20618:	strd	r0, [sp, #8]
   2061c:	sub	r1, fp, #496	; 0x1f0
   20620:	add	r0, sl, r9
   20624:	str	r1, [sp, #16]
   20628:	str	r3, [sp]
   2062c:	mov	r1, r8
   20630:	mvn	r3, #0
   20634:	bl	11bd8 <__snprintf_chk@plt>
   20638:	b	20034 <triple_free@@Base+0x9250>
   2063c:	ldr	r1, [fp, #-512]	; 0xfffffe00
   20640:	add	r0, sl, r9
   20644:	strd	r2, [sp, #8]
   20648:	sub	r2, fp, #496	; 0x1f0
   2064c:	mvn	r3, #0
   20650:	str	r2, [sp, #16]
   20654:	str	r1, [sp]
   20658:	mov	r2, #1
   2065c:	mov	r1, r8
   20660:	bl	11bd8 <__snprintf_chk@plt>
   20664:	b	20034 <triple_free@@Base+0x9250>
   20668:	ldr	r3, [r1, #8]
   2066c:	mov	r2, sl
   20670:	mov	r6, r9
   20674:	strb	r9, [r3]
   20678:	b	20394 <triple_free@@Base+0x95b0>
   2067c:	ldr	r3, [r1, #8]
   20680:	mov	r2, sl
   20684:	mov	r6, r9
   20688:	strh	r9, [r3]
   2068c:	b	20394 <triple_free@@Base+0x95b0>
   20690:	ldr	r3, [r1, #8]
   20694:	mov	r2, sl
   20698:	mov	r1, #0
   2069c:	mov	r6, r9
   206a0:	str	r9, [r3]
   206a4:	str	r1, [r3, #4]
   206a8:	b	20394 <triple_free@@Base+0x95b0>
   206ac:	mov	r0, sl
   206b0:	bl	117f4 <free@plt>
   206b4:	b	20258 <triple_free@@Base+0x9474>
   206b8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   206bc:	sub	r3, fp, #348	; 0x15c
   206c0:	cmp	r0, r3
   206c4:	beq	206cc <triple_free@@Base+0x98e8>
   206c8:	bl	117f4 <free@plt>
   206cc:	ldr	r0, [fp, #-480]	; 0xfffffe20
   206d0:	sub	r3, fp, #476	; 0x1dc
   206d4:	cmp	r0, r3
   206d8:	beq	206e0 <triple_free@@Base+0x98fc>
   206dc:	bl	117f4 <free@plt>
   206e0:	bl	11a1c <__errno_location@plt>
   206e4:	mov	r2, #22
   206e8:	mov	r3, #0
   206ec:	str	r2, [r0]
   206f0:	b	1fe94 <triple_free@@Base+0x90b0>
   206f4:	str	r2, [fp, #-560]	; 0xfffffdd0
   206f8:	bl	11a1c <__errno_location@plt>
   206fc:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   20700:	str	r0, [fp, #-516]	; 0xfffffdfc
   20704:	b	1fe2c <triple_free@@Base+0x9048>
   20708:	adds	r5, r9, #1
   2070c:	movcc	r3, r5
   20710:	mvncs	r3, #0
   20714:	cmp	r3, r4
   20718:	bls	207a0 <triple_free@@Base+0x99bc>
   2071c:	cmp	r4, #0
   20720:	moveq	r4, #12
   20724:	beq	20730 <triple_free@@Base+0x994c>
   20728:	lslge	r4, r4, #1
   2072c:	mvnlt	r4, #0
   20730:	cmp	r5, r9
   20734:	movcs	r3, r5
   20738:	mvncc	r3, #0
   2073c:	cmp	r4, r3
   20740:	bcs	20750 <triple_free@@Base+0x996c>
   20744:	cmp	r5, r9
   20748:	bcc	1fe1c <triple_free@@Base+0x9038>
   2074c:	mov	r4, r5
   20750:	cmn	r4, #1
   20754:	beq	1fe1c <triple_free@@Base+0x9038>
   20758:	ldr	r2, [fp, #-504]	; 0xfffffe08
   2075c:	subs	r3, sl, r2
   20760:	rsbs	r6, r3, #0
   20764:	adcs	r6, r6, r3
   20768:	cmp	sl, r2
   2076c:	cmpne	sl, #0
   20770:	bne	208b0 <triple_free@@Base+0x9acc>
   20774:	mov	r0, r4
   20778:	bl	11950 <malloc@plt>
   2077c:	mov	r3, r0
   20780:	cmp	r3, #0
   20784:	beq	1fe1c <triple_free@@Base+0x9038>
   20788:	cmp	r9, #0
   2078c:	moveq	r6, #0
   20790:	andne	r6, r6, #1
   20794:	cmp	r6, #0
   20798:	moveq	sl, r3
   2079c:	bne	208c4 <triple_free@@Base+0x9ae0>
   207a0:	ldr	r3, [fp, #-504]	; 0xfffffe08
   207a4:	cmp	sl, r3
   207a8:	mov	r3, #0
   207ac:	strb	r3, [sl, r9]
   207b0:	beq	207bc <triple_free@@Base+0x99d8>
   207b4:	cmp	r4, r5
   207b8:	bhi	20898 <triple_free@@Base+0x9ab4>
   207bc:	ldr	r1, [fp, #-548]	; 0xfffffddc
   207c0:	cmp	r1, #0
   207c4:	beq	207d0 <triple_free@@Base+0x99ec>
   207c8:	mov	r0, r1
   207cc:	bl	117f4 <free@plt>
   207d0:	ldr	r0, [fp, #-360]	; 0xfffffe98
   207d4:	sub	r3, fp, #348	; 0x15c
   207d8:	cmp	r0, r3
   207dc:	beq	207e4 <triple_free@@Base+0x9a00>
   207e0:	bl	117f4 <free@plt>
   207e4:	ldr	r0, [fp, #-480]	; 0xfffffe20
   207e8:	sub	r3, fp, #476	; 0x1dc
   207ec:	cmp	r0, r3
   207f0:	beq	207f8 <triple_free@@Base+0x9a14>
   207f4:	bl	117f4 <free@plt>
   207f8:	ldr	r2, [fp, #-536]	; 0xfffffde8
   207fc:	mov	r3, sl
   20800:	str	r9, [r2]
   20804:	b	1fe94 <triple_free@@Base+0x90b0>
   20808:	ldr	r2, [fp, #-516]	; 0xfffffdfc
   2080c:	add	r6, r0, r9
   20810:	ldr	r1, [fp, #-552]	; 0xfffffdd8
   20814:	str	r1, [r2]
   20818:	mov	r2, sl
   2081c:	b	20394 <triple_free@@Base+0x95b0>
   20820:	ldr	r3, [fp, #-504]	; 0xfffffe08
   20824:	cmp	sl, #0
   20828:	cmpne	sl, r3
   2082c:	bne	2088c <triple_free@@Base+0x9aa8>
   20830:	ldr	r3, [fp, #-548]	; 0xfffffddc
   20834:	cmp	r3, #0
   20838:	beq	20844 <triple_free@@Base+0x9a60>
   2083c:	mov	r0, r3
   20840:	bl	117f4 <free@plt>
   20844:	ldr	r0, [fp, #-360]	; 0xfffffe98
   20848:	sub	r3, fp, #348	; 0x15c
   2084c:	cmp	r0, r3
   20850:	beq	20858 <triple_free@@Base+0x9a74>
   20854:	bl	117f4 <free@plt>
   20858:	ldr	r0, [fp, #-480]	; 0xfffffe20
   2085c:	sub	r3, fp, #476	; 0x1dc
   20860:	cmp	r0, r3
   20864:	beq	2086c <triple_free@@Base+0x9a88>
   20868:	bl	117f4 <free@plt>
   2086c:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   20870:	mov	r2, #75	; 0x4b
   20874:	mov	r3, #0
   20878:	str	r2, [r1]
   2087c:	b	1fe94 <triple_free@@Base+0x90b0>
   20880:	mov	r0, r2
   20884:	bl	117f4 <free@plt>
   20888:	b	1fe3c <triple_free@@Base+0x9058>
   2088c:	mov	r0, sl
   20890:	bl	117f4 <free@plt>
   20894:	b	20830 <triple_free@@Base+0x9a4c>
   20898:	mov	r0, sl
   2089c:	mov	r1, r5
   208a0:	bl	11860 <realloc@plt>
   208a4:	cmp	r0, #0
   208a8:	movne	sl, r0
   208ac:	b	207bc <triple_free@@Base+0x99d8>
   208b0:	mov	r0, sl
   208b4:	mov	r1, r4
   208b8:	bl	11860 <realloc@plt>
   208bc:	mov	r3, r0
   208c0:	b	20780 <triple_free@@Base+0x999c>
   208c4:	mov	r1, sl
   208c8:	mov	r0, r3
   208cc:	mov	r2, r9
   208d0:	mov	sl, r3
   208d4:	bl	1180c <memcpy@plt>
   208d8:	b	207a0 <triple_free@@Base+0x99bc>
   208dc:	bl	11854 <__stack_chk_fail@plt>
   208e0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   208e4:	cmp	r9, r2
   208e8:	bhi	1fe1c <triple_free@@Base+0x9038>
   208ec:	mvn	r4, #0
   208f0:	b	1fec4 <triple_free@@Base+0x90e0>
   208f4:	andeq	r5, r1, ip, lsr #10
   208f8:	andeq	r0, r0, r0, lsr #3
   208fc:	adds	r0, r0, #8
   20900:	push	{r3, r4, r5, lr}
   20904:	bcs	20958 <triple_free@@Base+0x9b74>
   20908:	bl	11950 <malloc@plt>
   2090c:	subs	r1, r0, #0
   20910:	beq	20958 <triple_free@@Base+0x9b74>
   20914:	add	r2, r1, #8
   20918:	movw	r3, #65281	; 0xff01
   2091c:	movt	r3, #65280	; 0xff00
   20920:	ldr	ip, [pc, #56]	; 20960 <triple_free@@Base+0x9b7c>
   20924:	movw	r4, #64330	; 0xfb4a
   20928:	movt	r4, #5141	; 0x1415
   2092c:	umull	r5, r3, r3, r2
   20930:	add	ip, pc, ip
   20934:	str	r4, [r1, #4]
   20938:	mov	r0, r2
   2093c:	lsr	r3, r3, #8
   20940:	add	r3, r3, r3, lsl #8
   20944:	rsb	r3, r3, r2
   20948:	ldr	r4, [ip, r3, lsl #2]
   2094c:	str	r2, [ip, r3, lsl #2]
   20950:	str	r4, [r1]
   20954:	pop	{r3, r4, r5, pc}
   20958:	mov	r0, #0
   2095c:	pop	{r3, r4, r5, pc}
   20960:	andeq	r4, r1, ip, lsl ip
   20964:	cmp	r0, #0
   20968:	bxeq	lr
   2096c:	ldr	r2, [r0, #-4]
   20970:	movw	r3, #64330	; 0xfb4a
   20974:	movt	r3, #5141	; 0x1415
   20978:	cmp	r2, r3
   2097c:	bxne	lr
   20980:	movw	r3, #65281	; 0xff01
   20984:	movt	r3, #65280	; 0xff00
   20988:	ldr	r1, [pc, #88]	; 209e8 <triple_free@@Base+0x9c04>
   2098c:	umull	r2, r3, r3, r0
   20990:	add	r1, pc, r1
   20994:	lsr	r3, r3, #8
   20998:	add	r3, r3, r3, lsl #8
   2099c:	rsb	r3, r3, r0
   209a0:	ldr	r2, [r1, r3, lsl #2]
   209a4:	cmp	r2, #0
   209a8:	bxeq	lr
   209ac:	cmp	r0, r2
   209b0:	addeq	r2, r1, r3, lsl #2
   209b4:	bne	209c8 <triple_free@@Base+0x9be4>
   209b8:	b	209dc <triple_free@@Base+0x9bf8>
   209bc:	cmp	r0, r3
   209c0:	beq	209d8 <triple_free@@Base+0x9bf4>
   209c4:	mov	r2, r3
   209c8:	ldr	r3, [r2, #-8]
   209cc:	cmp	r3, #0
   209d0:	bne	209bc <triple_free@@Base+0x9bd8>
   209d4:	bx	lr
   209d8:	sub	r2, r2, #8
   209dc:	ldr	ip, [r0, #-8]!
   209e0:	str	ip, [r2]
   209e4:	b	117f4 <free@plt>
   209e8:			; <UNDEFINED> instruction: 0x00014bbc
   209ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   209f0:	sub	sp, sp, #76	; 0x4c
   209f4:	ldr	r8, [pc, #524]	; 20c08 <triple_free@@Base+0x9e24>
   209f8:	mov	sl, r0
   209fc:	ldr	r3, [pc, #520]	; 20c0c <triple_free@@Base+0x9e28>
   20a00:	add	r8, pc, r8
   20a04:	ldr	r3, [r8, r3]
   20a08:	str	r3, [sp, #4]
   20a0c:	ldr	r3, [r3]
   20a10:	str	r3, [sp, #68]	; 0x44
   20a14:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   20a18:	cmp	r0, #1
   20a1c:	bls	20bb8 <triple_free@@Base+0x9dd4>
   20a20:	mov	r3, #0
   20a24:	add	r7, sp, #16
   20a28:	add	r9, sp, #40	; 0x28
   20a2c:	mov	fp, r3
   20a30:	mov	r4, sl
   20a34:	mov	r6, r3
   20a38:	mov	r5, #1
   20a3c:	str	r3, [sp, #16]
   20a40:	strb	r3, [sp, #24]
   20a44:	str	sl, [sp, #28]
   20a48:	strb	r3, [sp, #12]
   20a4c:	str	r3, [r7, #4]
   20a50:	ldrb	r2, [sp, #12]
   20a54:	cmp	r2, #0
   20a58:	bne	20ad0 <triple_free@@Base+0x9cec>
   20a5c:	ldr	r2, [pc, #428]	; 20c10 <triple_free@@Base+0x9e2c>
   20a60:	ldrb	r3, [r4]
   20a64:	ldr	r1, [r8, r2]
   20a68:	and	r2, r3, #31
   20a6c:	lsr	r3, r3, #5
   20a70:	ldr	r3, [r1, r3, lsl #2]
   20a74:	lsr	r3, r3, r2
   20a78:	tst	r3, #1
   20a7c:	beq	20abc <triple_free@@Base+0x9cd8>
   20a80:	str	r5, [sp, #32]
   20a84:	ldrb	r4, [r4]
   20a88:	strb	r5, [sp, #36]	; 0x24
   20a8c:	cmp	r4, #0
   20a90:	strb	r5, [sp, #24]
   20a94:	str	r4, [sp, #40]	; 0x28
   20a98:	bne	20b34 <triple_free@@Base+0x9d50>
   20a9c:	mov	r0, fp
   20aa0:	ldr	r1, [sp, #4]
   20aa4:	ldr	r2, [sp, #68]	; 0x44
   20aa8:	ldr	r3, [r1]
   20aac:	cmp	r2, r3
   20ab0:	bne	20be4 <triple_free@@Base+0x9e00>
   20ab4:	add	sp, sp, #76	; 0x4c
   20ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20abc:	mov	r0, r7
   20ac0:	bl	11824 <mbsinit@plt>
   20ac4:	cmp	r0, #0
   20ac8:	beq	20bc4 <triple_free@@Base+0x9de0>
   20acc:	strb	r5, [sp, #12]
   20ad0:	bl	118e4 <__ctype_get_mb_cur_max@plt>
   20ad4:	mov	r1, r0
   20ad8:	mov	r0, r4
   20adc:	bl	1a730 <triple_free@@Base+0x394c>
   20ae0:	mov	r1, r4
   20ae4:	mov	r3, r7
   20ae8:	mov	r2, r0
   20aec:	mov	r0, r9
   20af0:	bl	11908 <mbrtowc@plt>
   20af4:	cmn	r0, #1
   20af8:	str	r0, [sp, #32]
   20afc:	beq	20b50 <triple_free@@Base+0x9d6c>
   20b00:	cmn	r0, #2
   20b04:	beq	20ba0 <triple_free@@Base+0x9dbc>
   20b08:	cmp	r0, #0
   20b0c:	beq	20b60 <triple_free@@Base+0x9d7c>
   20b10:	ldr	r4, [sp, #40]	; 0x28
   20b14:	mov	r0, r7
   20b18:	strb	r5, [sp, #36]	; 0x24
   20b1c:	bl	11824 <mbsinit@plt>
   20b20:	strb	r5, [sp, #24]
   20b24:	cmp	r0, #0
   20b28:	strbne	r6, [sp, #12]
   20b2c:	cmp	r4, #0
   20b30:	beq	20a9c <triple_free@@Base+0x9cb8>
   20b34:	ldr	r4, [sp, #28]
   20b38:	ldr	r3, [sp, #32]
   20b3c:	add	fp, fp, #1
   20b40:	strb	r6, [sp, #24]
   20b44:	add	r4, r4, r3
   20b48:	str	r4, [sp, #28]
   20b4c:	b	20a50 <triple_free@@Base+0x9c6c>
   20b50:	str	r5, [sp, #32]
   20b54:	strb	r6, [sp, #36]	; 0x24
   20b58:	ldr	r4, [sp, #28]
   20b5c:	b	20b38 <triple_free@@Base+0x9d54>
   20b60:	ldr	r4, [sp, #28]
   20b64:	str	r5, [sp, #32]
   20b68:	ldrb	r3, [r4]
   20b6c:	cmp	r3, #0
   20b70:	bne	20be8 <triple_free@@Base+0x9e04>
   20b74:	ldr	r4, [sp, #40]	; 0x28
   20b78:	cmp	r4, #0
   20b7c:	beq	20b14 <triple_free@@Base+0x9d30>
   20b80:	ldr	r0, [pc, #140]	; 20c14 <triple_free@@Base+0x9e30>
   20b84:	mov	r2, #179	; 0xb3
   20b88:	ldr	r1, [pc, #136]	; 20c18 <triple_free@@Base+0x9e34>
   20b8c:	ldr	r3, [pc, #136]	; 20c1c <triple_free@@Base+0x9e38>
   20b90:	add	r0, pc, r0
   20b94:	add	r1, pc, r1
   20b98:	add	r3, pc, r3
   20b9c:	bl	11bf0 <__assert_fail@plt>
   20ba0:	ldr	r4, [sp, #28]
   20ba4:	mov	r0, r4
   20ba8:	bl	119d4 <strlen@plt>
   20bac:	strb	r6, [sp, #36]	; 0x24
   20bb0:	str	r0, [sp, #32]
   20bb4:	b	20b38 <triple_free@@Base+0x9d54>
   20bb8:	mov	r0, sl
   20bbc:	bl	119d4 <strlen@plt>
   20bc0:	b	20aa0 <triple_free@@Base+0x9cbc>
   20bc4:	ldr	r0, [pc, #84]	; 20c20 <triple_free@@Base+0x9e3c>
   20bc8:	mov	r2, #150	; 0x96
   20bcc:	ldr	r1, [pc, #80]	; 20c24 <triple_free@@Base+0x9e40>
   20bd0:	ldr	r3, [pc, #80]	; 20c28 <triple_free@@Base+0x9e44>
   20bd4:	add	r0, pc, r0
   20bd8:	add	r1, pc, r1
   20bdc:	add	r3, pc, r3
   20be0:	bl	11bf0 <__assert_fail@plt>
   20be4:	bl	11854 <__stack_chk_fail@plt>
   20be8:	ldr	r0, [pc, #60]	; 20c2c <triple_free@@Base+0x9e48>
   20bec:	mov	r2, #178	; 0xb2
   20bf0:	ldr	r1, [pc, #56]	; 20c30 <triple_free@@Base+0x9e4c>
   20bf4:	ldr	r3, [pc, #56]	; 20c34 <triple_free@@Base+0x9e50>
   20bf8:	add	r0, pc, r0
   20bfc:	add	r1, pc, r1
   20c00:	add	r3, pc, r3
   20c04:	bl	11bf0 <__assert_fail@plt>
   20c08:	strdeq	r4, [r1], -r8
   20c0c:	andeq	r0, r0, r0, lsr #3
   20c10:	muleq	r0, ip, r1
   20c14:	andeq	r2, r0, r0, lsr pc
   20c18:	andeq	r2, r0, r4, lsl #30
   20c1c:	andeq	r3, r0, r4, lsl r6
   20c20:	andeq	r2, r0, ip, lsr #29
   20c24:	andeq	r2, r0, r0, asr #29
   20c28:	ldrdeq	r3, [r0], -r0
   20c2c:			; <UNDEFINED> instruction: 0x00002eb0
   20c30:	muleq	r0, ip, lr
   20c34:	andeq	r3, r0, ip, lsr #11
   20c38:	mov	r1, #0
   20c3c:	mov	r2, #3
   20c40:	b	1f83c <triple_free@@Base+0x8a58>
   20c44:	push	{r4, r5, r6}
   20c48:	ldm	r1, {r3, ip}
   20c4c:	cmp	r3, #0
   20c50:	beq	20cf8 <triple_free@@Base+0x9f14>
   20c54:	ldr	r6, [pc, #304]	; 20d8c <triple_free@@Base+0x9fa8>
   20c58:	add	ip, ip, #16
   20c5c:	ldr	r5, [pc, #300]	; 20d90 <triple_free@@Base+0x9fac>
   20c60:	mov	r4, #0
   20c64:	add	r6, pc, r6
   20c68:	add	r5, pc, r5
   20c6c:	ldr	r3, [ip, #-16]
   20c70:	sub	r3, r3, #1
   20c74:	cmp	r3, #21
   20c78:	addls	pc, pc, r3, lsl #2
   20c7c:	b	20d84 <triple_free@@Base+0x9fa0>
   20c80:	b	20d44 <triple_free@@Base+0x9f60>
   20c84:	b	20d44 <triple_free@@Base+0x9f60>
   20c88:	b	20d34 <triple_free@@Base+0x9f50>
   20c8c:	b	20d34 <triple_free@@Base+0x9f50>
   20c90:	b	20cd8 <triple_free@@Base+0x9ef4>
   20c94:	b	20cd8 <triple_free@@Base+0x9ef4>
   20c98:	b	20cd8 <triple_free@@Base+0x9ef4>
   20c9c:	b	20cd8 <triple_free@@Base+0x9ef4>
   20ca0:	b	20d04 <triple_free@@Base+0x9f20>
   20ca4:	b	20d04 <triple_free@@Base+0x9f20>
   20ca8:	b	20d1c <triple_free@@Base+0x9f38>
   20cac:	b	20d1c <triple_free@@Base+0x9f38>
   20cb0:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cb4:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cb8:	b	20d54 <triple_free@@Base+0x9f70>
   20cbc:	b	20d6c <triple_free@@Base+0x9f88>
   20cc0:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cc4:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cc8:	b	20cd8 <triple_free@@Base+0x9ef4>
   20ccc:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cd0:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cd4:	b	20cd8 <triple_free@@Base+0x9ef4>
   20cd8:	ldr	r3, [r0]
   20cdc:	add	r0, r0, #4
   20ce0:	str	r3, [ip, #-8]
   20ce4:	ldr	r3, [r1]
   20ce8:	add	r4, r4, #1
   20cec:	add	ip, ip, #16
   20cf0:	cmp	r3, r4
   20cf4:	bhi	20c6c <triple_free@@Base+0x9e88>
   20cf8:	mov	r0, #0
   20cfc:	pop	{r4, r5, r6}
   20d00:	bx	lr
   20d04:	add	r3, r0, #7
   20d08:	bic	r3, r3, #7
   20d0c:	add	r0, r3, #8
   20d10:	ldrd	r2, [r3]
   20d14:	strd	r2, [ip, #-8]
   20d18:	b	20ce4 <triple_free@@Base+0x9f00>
   20d1c:	add	r0, r0, #7
   20d20:	bic	r0, r0, #7
   20d24:	add	r0, r0, #8
   20d28:	ldrd	r2, [r0, #-8]
   20d2c:	strd	r2, [ip, #-8]
   20d30:	b	20ce4 <triple_free@@Base+0x9f00>
   20d34:	ldr	r3, [r0]
   20d38:	add	r0, r0, #4
   20d3c:	strh	r3, [ip, #-8]
   20d40:	b	20ce4 <triple_free@@Base+0x9f00>
   20d44:	ldr	r3, [r0]
   20d48:	add	r0, r0, #4
   20d4c:	strb	r3, [ip, #-8]
   20d50:	b	20ce4 <triple_free@@Base+0x9f00>
   20d54:	ldr	r3, [r0]
   20d58:	add	r0, r0, #4
   20d5c:	cmp	r3, #0
   20d60:	str	r3, [ip, #-8]
   20d64:	streq	r5, [ip, #-8]
   20d68:	b	20ce4 <triple_free@@Base+0x9f00>
   20d6c:	ldr	r3, [r0]
   20d70:	add	r0, r0, #4
   20d74:	cmp	r3, #0
   20d78:	str	r3, [ip, #-8]
   20d7c:	streq	r6, [ip, #-8]
   20d80:	b	20ce4 <triple_free@@Base+0x9f00>
   20d84:	mvn	r0, #0
   20d88:	b	20cfc <triple_free@@Base+0x9f18>
   20d8c:	andeq	r3, r0, ip, asr r5
   20d90:	andeq	r3, r0, r4, ror r5
   20d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20d98:	mov	r7, r1
   20d9c:	sub	sp, sp, #44	; 0x2c
   20da0:	mov	r5, r2
   20da4:	movw	sl, #39321	; 0x9999
   20da8:	mov	r2, r7
   20dac:	movt	sl, #6553	; 0x1999
   20db0:	mov	r3, #0
   20db4:	str	r3, [r2], #16
   20db8:	mov	r1, #7
   20dbc:	str	r2, [r7, #4]
   20dc0:	mov	r9, r0
   20dc4:	str	r2, [sp, #16]
   20dc8:	mov	r2, r5
   20dcc:	str	r3, [r2], #8
   20dd0:	mov	r6, r3
   20dd4:	str	r2, [r5, #4]
   20dd8:	movw	r0, #29789	; 0x745d
   20ddc:	str	r3, [sp, #8]
   20de0:	movt	r0, #1489	; 0x5d1
   20de4:	str	r1, [sp, #20]
   20de8:	mov	ip, sl
   20dec:	str	r3, [sp, #24]
   20df0:	str	r3, [sp, #36]	; 0x24
   20df4:	mov	r3, #7
   20df8:	str	r2, [sp, #12]
   20dfc:	str	r3, [sp, #28]
   20e00:	ldr	r1, [r7]
   20e04:	ldr	r3, [r7, #4]
   20e08:	str	r0, [sp, #32]
   20e0c:	b	20e18 <triple_free@@Base+0xa034>
   20e10:	cmp	r0, #37	; 0x25
   20e14:	beq	20e58 <triple_free@@Base+0xa074>
   20e18:	mov	r8, r9
   20e1c:	ldrb	r0, [r9], #1
   20e20:	cmp	r0, #0
   20e24:	mov	r2, r9
   20e28:	bne	20e10 <triple_free@@Base+0xa02c>
   20e2c:	mov	r4, #44	; 0x2c
   20e30:	mov	r2, r0
   20e34:	mul	r1, r4, r1
   20e38:	str	r8, [r3, r1]
   20e3c:	ldr	r3, [sp, #24]
   20e40:	str	r3, [r7, #8]
   20e44:	ldr	r3, [sp, #8]
   20e48:	str	r3, [r7, #12]
   20e4c:	mov	r0, r2
   20e50:	add	sp, sp, #44	; 0x2c
   20e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20e58:	mov	r0, #44	; 0x2c
   20e5c:	mul	r1, r0, r1
   20e60:	add	r4, r3, r1
   20e64:	str	r8, [r3, r1]
   20e68:	mvn	r1, #0
   20e6c:	str	r6, [r4, #8]
   20e70:	str	r1, [r4, #20]
   20e74:	str	r1, [r4, #32]
   20e78:	str	r1, [r4, #40]	; 0x28
   20e7c:	str	r6, [r4, #12]
   20e80:	str	r6, [r4, #16]
   20e84:	str	r6, [r4, #24]
   20e88:	str	r6, [r4, #28]
   20e8c:	ldrb	r3, [r8, #1]
   20e90:	sub	sl, r3, #48	; 0x30
   20e94:	uxtb	r1, sl
   20e98:	cmp	r1, #9
   20e9c:	bls	21230 <triple_free@@Base+0xa44c>
   20ea0:	mvn	r8, #0
   20ea4:	b	20ee8 <triple_free@@Base+0xa104>
   20ea8:	cmp	r3, #45	; 0x2d
   20eac:	beq	20f04 <triple_free@@Base+0xa120>
   20eb0:	cmp	r3, #43	; 0x2b
   20eb4:	beq	20f14 <triple_free@@Base+0xa130>
   20eb8:	cmp	r3, #32
   20ebc:	beq	20f24 <triple_free@@Base+0xa140>
   20ec0:	cmp	r3, #35	; 0x23
   20ec4:	beq	20f34 <triple_free@@Base+0xa150>
   20ec8:	cmp	r3, #48	; 0x30
   20ecc:	beq	20f44 <triple_free@@Base+0xa160>
   20ed0:	cmp	r3, #73	; 0x49
   20ed4:	bne	20f54 <triple_free@@Base+0xa170>
   20ed8:	ldr	r3, [r4, #8]
   20edc:	orr	r3, r3, #64	; 0x40
   20ee0:	str	r3, [r4, #8]
   20ee4:	ldrb	r3, [r2, #1]!
   20ee8:	cmp	r3, #39	; 0x27
   20eec:	mov	r9, r2
   20ef0:	bne	20ea8 <triple_free@@Base+0xa0c4>
   20ef4:	ldr	r3, [r4, #8]
   20ef8:	orr	r3, r3, #1
   20efc:	str	r3, [r4, #8]
   20f00:	b	20ee4 <triple_free@@Base+0xa100>
   20f04:	ldr	r3, [r4, #8]
   20f08:	orr	r3, r3, #2
   20f0c:	str	r3, [r4, #8]
   20f10:	b	20ee4 <triple_free@@Base+0xa100>
   20f14:	ldr	r3, [r4, #8]
   20f18:	orr	r3, r3, #4
   20f1c:	str	r3, [r4, #8]
   20f20:	b	20ee4 <triple_free@@Base+0xa100>
   20f24:	ldr	r3, [r4, #8]
   20f28:	orr	r3, r3, #8
   20f2c:	str	r3, [r4, #8]
   20f30:	b	20ee4 <triple_free@@Base+0xa100>
   20f34:	ldr	r3, [r4, #8]
   20f38:	orr	r3, r3, #16
   20f3c:	str	r3, [r4, #8]
   20f40:	b	20ee4 <triple_free@@Base+0xa100>
   20f44:	ldr	r3, [r4, #8]
   20f48:	orr	r3, r3, #32
   20f4c:	str	r3, [r4, #8]
   20f50:	b	20ee4 <triple_free@@Base+0xa100>
   20f54:	cmp	r3, #42	; 0x2a
   20f58:	beq	213cc <triple_free@@Base+0xa5e8>
   20f5c:	sub	r1, r3, #48	; 0x30
   20f60:	uxtb	r1, r1
   20f64:	cmp	r1, #9
   20f68:	bls	212a8 <triple_free@@Base+0xa4c4>
   20f6c:	cmp	r3, #46	; 0x2e
   20f70:	beq	212fc <triple_free@@Base+0xa518>
   20f74:	mov	sl, #0
   20f78:	mov	r0, #1
   20f7c:	b	20f88 <triple_free@@Base+0xa1a4>
   20f80:	ldrb	r3, [r2, #1]
   20f84:	add	r9, r9, #1
   20f88:	cmp	r3, #104	; 0x68
   20f8c:	mov	r2, r9
   20f90:	andeq	r3, sl, #1
   20f94:	orreq	sl, sl, r0, lsl r3
   20f98:	beq	20f80 <triple_free@@Base+0xa19c>
   20f9c:	cmp	r3, #76	; 0x4c
   20fa0:	orreq	sl, sl, #4
   20fa4:	beq	20f80 <triple_free@@Base+0xa19c>
   20fa8:	cmp	r3, #108	; 0x6c
   20fac:	addeq	sl, sl, #8
   20fb0:	beq	20f80 <triple_free@@Base+0xa19c>
   20fb4:	cmp	r3, #106	; 0x6a
   20fb8:	addeq	sl, sl, #16
   20fbc:	beq	20f80 <triple_free@@Base+0xa19c>
   20fc0:	and	r1, r3, #223	; 0xdf
   20fc4:	cmp	r1, #90	; 0x5a
   20fc8:	beq	20f80 <triple_free@@Base+0xa19c>
   20fcc:	cmp	r3, #116	; 0x74
   20fd0:	beq	20f80 <triple_free@@Base+0xa19c>
   20fd4:	sub	r2, r3, #37	; 0x25
   20fd8:	add	r9, r9, #1
   20fdc:	mov	fp, r3
   20fe0:	cmp	r2, #83	; 0x53
   20fe4:	addls	pc, pc, r2, lsl #2
   20fe8:	b	2170c <triple_free@@Base+0xa928>
   20fec:	b	2119c <triple_free@@Base+0xa3b8>
   20ff0:	b	2170c <triple_free@@Base+0xa928>
   20ff4:	b	2170c <triple_free@@Base+0xa928>
   20ff8:	b	2170c <triple_free@@Base+0xa928>
   20ffc:	b	2170c <triple_free@@Base+0xa928>
   21000:	b	2170c <triple_free@@Base+0xa928>
   21004:	b	2170c <triple_free@@Base+0xa928>
   21008:	b	2170c <triple_free@@Base+0xa928>
   2100c:	b	2170c <triple_free@@Base+0xa928>
   21010:	b	2170c <triple_free@@Base+0xa928>
   21014:	b	2170c <triple_free@@Base+0xa928>
   21018:	b	2170c <triple_free@@Base+0xa928>
   2101c:	b	2170c <triple_free@@Base+0xa928>
   21020:	b	2170c <triple_free@@Base+0xa928>
   21024:	b	2170c <triple_free@@Base+0xa928>
   21028:	b	2170c <triple_free@@Base+0xa928>
   2102c:	b	2170c <triple_free@@Base+0xa928>
   21030:	b	2170c <triple_free@@Base+0xa928>
   21034:	b	2170c <triple_free@@Base+0xa928>
   21038:	b	2170c <triple_free@@Base+0xa928>
   2103c:	b	2170c <triple_free@@Base+0xa928>
   21040:	b	2170c <triple_free@@Base+0xa928>
   21044:	b	2170c <triple_free@@Base+0xa928>
   21048:	b	2170c <triple_free@@Base+0xa928>
   2104c:	b	2170c <triple_free@@Base+0xa928>
   21050:	b	2170c <triple_free@@Base+0xa928>
   21054:	b	2170c <triple_free@@Base+0xa928>
   21058:	b	2170c <triple_free@@Base+0xa928>
   2105c:	b	214e8 <triple_free@@Base+0xa704>
   21060:	b	2170c <triple_free@@Base+0xa928>
   21064:	b	2150c <triple_free@@Base+0xa728>
   21068:	b	2170c <triple_free@@Base+0xa928>
   2106c:	b	214e8 <triple_free@@Base+0xa704>
   21070:	b	214e8 <triple_free@@Base+0xa704>
   21074:	b	214e8 <triple_free@@Base+0xa704>
   21078:	b	2170c <triple_free@@Base+0xa928>
   2107c:	b	2170c <triple_free@@Base+0xa928>
   21080:	b	2170c <triple_free@@Base+0xa928>
   21084:	b	2170c <triple_free@@Base+0xa928>
   21088:	b	2170c <triple_free@@Base+0xa928>
   2108c:	b	2170c <triple_free@@Base+0xa928>
   21090:	b	2170c <triple_free@@Base+0xa928>
   21094:	b	2170c <triple_free@@Base+0xa928>
   21098:	b	2170c <triple_free@@Base+0xa928>
   2109c:	b	2170c <triple_free@@Base+0xa928>
   210a0:	b	2170c <triple_free@@Base+0xa928>
   210a4:	b	21518 <triple_free@@Base+0xa734>
   210a8:	b	2170c <triple_free@@Base+0xa928>
   210ac:	b	2170c <triple_free@@Base+0xa928>
   210b0:	b	2170c <triple_free@@Base+0xa928>
   210b4:	b	2170c <triple_free@@Base+0xa928>
   210b8:	b	21524 <triple_free@@Base+0xa740>
   210bc:	b	2170c <triple_free@@Base+0xa928>
   210c0:	b	2170c <triple_free@@Base+0xa928>
   210c4:	b	2170c <triple_free@@Base+0xa928>
   210c8:	b	2170c <triple_free@@Base+0xa928>
   210cc:	b	2170c <triple_free@@Base+0xa928>
   210d0:	b	2170c <triple_free@@Base+0xa928>
   210d4:	b	2170c <triple_free@@Base+0xa928>
   210d8:	b	2170c <triple_free@@Base+0xa928>
   210dc:	b	214e8 <triple_free@@Base+0xa704>
   210e0:	b	2170c <triple_free@@Base+0xa928>
   210e4:	b	215ac <triple_free@@Base+0xa7c8>
   210e8:	b	21568 <triple_free@@Base+0xa784>
   210ec:	b	214e8 <triple_free@@Base+0xa704>
   210f0:	b	214e8 <triple_free@@Base+0xa704>
   210f4:	b	214e8 <triple_free@@Base+0xa704>
   210f8:	b	2170c <triple_free@@Base+0xa928>
   210fc:	b	21568 <triple_free@@Base+0xa784>
   21100:	b	2170c <triple_free@@Base+0xa928>
   21104:	b	2170c <triple_free@@Base+0xa928>
   21108:	b	2170c <triple_free@@Base+0xa928>
   2110c:	b	2170c <triple_free@@Base+0xa928>
   21110:	b	215bc <triple_free@@Base+0xa7d8>
   21114:	b	21524 <triple_free@@Base+0xa740>
   21118:	b	2113c <triple_free@@Base+0xa358>
   2111c:	b	2170c <triple_free@@Base+0xa928>
   21120:	b	2170c <triple_free@@Base+0xa928>
   21124:	b	214d8 <triple_free@@Base+0xa6f4>
   21128:	b	2170c <triple_free@@Base+0xa928>
   2112c:	b	21524 <triple_free@@Base+0xa740>
   21130:	b	2170c <triple_free@@Base+0xa928>
   21134:	b	2170c <triple_free@@Base+0xa928>
   21138:	b	21524 <triple_free@@Base+0xa740>
   2113c:	mov	sl, #17
   21140:	cmn	r8, #1
   21144:	strne	r8, [r4, #40]	; 0x28
   21148:	beq	21868 <triple_free@@Base+0xaa84>
   2114c:	ldr	r3, [sp, #20]
   21150:	cmp	r3, r8
   21154:	bls	21794 <triple_free@@Base+0xa9b0>
   21158:	ldr	r0, [r5, #4]
   2115c:	ldr	r3, [r5]
   21160:	cmp	r3, r8
   21164:	bhi	21184 <triple_free@@Base+0xa3a0>
   21168:	add	r2, r3, #1
   2116c:	str	r2, [r5]
   21170:	str	r6, [r0, r3, lsl #4]
   21174:	ldr	r3, [r5]
   21178:	ldr	r0, [r5, #4]
   2117c:	cmp	r3, r8
   21180:	bls	21168 <triple_free@@Base+0xa384>
   21184:	ldr	r3, [r0, r8, lsl #4]
   21188:	cmp	r3, #0
   2118c:	streq	sl, [r0, r8, lsl #4]
   21190:	beq	2119c <triple_free@@Base+0xa3b8>
   21194:	cmp	sl, r3
   21198:	bne	21710 <triple_free@@Base+0xa92c>
   2119c:	strb	fp, [r4, #36]	; 0x24
   211a0:	str	r9, [r4, #4]
   211a4:	ldr	r1, [r7]
   211a8:	ldr	r3, [sp, #28]
   211ac:	add	r1, r1, #1
   211b0:	str	r1, [r7]
   211b4:	cmp	r3, r1
   211b8:	bhi	212a0 <triple_free@@Base+0xa4bc>
   211bc:	ldr	r3, [sp, #28]
   211c0:	cmp	r3, #0
   211c4:	blt	2138c <triple_free@@Base+0xa5a8>
   211c8:	ldr	r3, [sp, #28]
   211cc:	ldr	r0, [sp, #32]
   211d0:	lsl	r3, r3, #1
   211d4:	str	r3, [sp, #28]
   211d8:	cmp	r3, r0
   211dc:	bhi	2138c <triple_free@@Base+0xa5a8>
   211e0:	mov	r2, #44	; 0x2c
   211e4:	ldr	r0, [r7, #4]
   211e8:	mul	r1, r2, r3
   211ec:	ldr	r3, [sp, #16]
   211f0:	cmp	r3, r0
   211f4:	beq	21888 <triple_free@@Base+0xaaa4>
   211f8:	str	ip, [sp, #4]
   211fc:	bl	11860 <realloc@plt>
   21200:	ldr	ip, [sp, #4]
   21204:	mov	r4, r0
   21208:	cmp	r4, #0
   2120c:	beq	2138c <triple_free@@Base+0xa5a8>
   21210:	ldr	r3, [r7, #4]
   21214:	ldr	r0, [sp, #16]
   21218:	cmp	r0, r3
   2121c:	beq	21944 <triple_free@@Base+0xab60>
   21220:	ldr	r1, [r7]
   21224:	mov	r3, r4
   21228:	str	r4, [r7, #4]
   2122c:	b	20e18 <triple_free@@Base+0xa034>
   21230:	mov	r0, r9
   21234:	ldrb	r1, [r0, #1]!
   21238:	sub	r8, r1, #48	; 0x30
   2123c:	cmp	r8, #9
   21240:	bls	21234 <triple_free@@Base+0xa450>
   21244:	cmp	r1, #36	; 0x24
   21248:	bne	20ea0 <triple_free@@Base+0xa0bc>
   2124c:	mov	r8, #0
   21250:	b	21258 <triple_free@@Base+0xa474>
   21254:	mov	r9, r2
   21258:	add	r3, r8, r8, lsl #2
   2125c:	cmp	r8, ip
   21260:	mvn	r8, #0
   21264:	add	r2, r9, #1
   21268:	lslls	r8, r3, #1
   2126c:	adds	r8, r8, sl
   21270:	ldrb	sl, [r9, #1]
   21274:	sub	sl, sl, #48	; 0x30
   21278:	mvncs	r8, #0
   2127c:	uxtb	r3, sl
   21280:	cmp	r3, #9
   21284:	bls	21254 <triple_free@@Base+0xa470>
   21288:	sub	r8, r8, #1
   2128c:	cmn	r8, #3
   21290:	bhi	2170c <triple_free@@Base+0xa928>
   21294:	add	r2, r2, #1
   21298:	ldrb	r3, [r9, #2]
   2129c:	b	20ee8 <triple_free@@Base+0xa104>
   212a0:	ldr	r3, [r7, #4]
   212a4:	b	20e18 <triple_free@@Base+0xa034>
   212a8:	str	r2, [r4, #12]
   212ac:	ldrb	r3, [r2]
   212b0:	sub	r3, r3, #48	; 0x30
   212b4:	cmp	r3, #9
   212b8:	bhi	2193c <triple_free@@Base+0xab58>
   212bc:	add	r3, r2, #1
   212c0:	mov	r9, r3
   212c4:	add	r3, r3, #1
   212c8:	ldrb	r1, [r9]
   212cc:	sub	r1, r1, #48	; 0x30
   212d0:	cmp	r1, #9
   212d4:	bls	212c0 <triple_free@@Base+0xa4dc>
   212d8:	rsb	r2, r2, r9
   212dc:	ldr	r3, [sp, #24]
   212e0:	str	r9, [r4, #16]
   212e4:	cmp	r3, r2
   212e8:	movcc	r3, r2
   212ec:	str	r3, [sp, #24]
   212f0:	ldrb	r3, [r9]
   212f4:	cmp	r3, #46	; 0x2e
   212f8:	bne	20f74 <triple_free@@Base+0xa190>
   212fc:	ldrb	r3, [r9, #1]
   21300:	str	r9, [r4, #24]
   21304:	cmp	r3, #42	; 0x2a
   21308:	beq	215f4 <triple_free@@Base+0xa810>
   2130c:	ldrb	r3, [r9, #1]
   21310:	add	r2, r9, #1
   21314:	sub	r3, r3, #48	; 0x30
   21318:	cmp	r3, #9
   2131c:	bhi	2133c <triple_free@@Base+0xa558>
   21320:	add	r3, r9, #2
   21324:	mov	r2, r3
   21328:	add	r3, r3, #1
   2132c:	ldrb	r1, [r2]
   21330:	sub	r1, r1, #48	; 0x30
   21334:	cmp	r1, #9
   21338:	bls	21324 <triple_free@@Base+0xa540>
   2133c:	ldr	r0, [sp, #8]
   21340:	rsb	r9, r9, r2
   21344:	str	r2, [r4, #28]
   21348:	cmp	r0, r9
   2134c:	movcc	r0, r9
   21350:	ldrb	r3, [r2]
   21354:	str	r0, [sp, #8]
   21358:	mov	r9, r2
   2135c:	b	20f74 <triple_free@@Base+0xa190>
   21360:	ldr	r3, [sp, #20]
   21364:	cmp	r3, #0
   21368:	lslge	r3, r3, #1
   2136c:	mvnlt	r3, #0
   21370:	str	r3, [sp, #20]
   21374:	ldr	r3, [sp, #20]
   21378:	cmp	r3, sl
   2137c:	bhi	21818 <triple_free@@Base+0xaa34>
   21380:	adds	r3, sl, #1
   21384:	str	r3, [sp, #20]
   21388:	bcc	21818 <triple_free@@Base+0xaa34>
   2138c:	ldr	r2, [r5, #4]
   21390:	ldr	r3, [sp, #12]
   21394:	cmp	r3, r2
   21398:	beq	213a4 <triple_free@@Base+0xa5c0>
   2139c:	mov	r0, r2
   213a0:	bl	117f4 <free@plt>
   213a4:	ldr	r0, [r7, #4]
   213a8:	ldr	r3, [sp, #16]
   213ac:	cmp	r3, r0
   213b0:	beq	213b8 <triple_free@@Base+0xa5d4>
   213b4:	bl	117f4 <free@plt>
   213b8:	bl	11a1c <__errno_location@plt>
   213bc:	mov	r3, #12
   213c0:	mvn	r2, #0
   213c4:	str	r3, [r0]
   213c8:	b	20e4c <triple_free@@Base+0xa068>
   213cc:	ldr	r3, [sp, #24]
   213d0:	add	r9, r2, #1
   213d4:	str	r2, [r4, #12]
   213d8:	str	r9, [r4, #16]
   213dc:	cmp	r3, #0
   213e0:	ldrb	sl, [r2, #1]
   213e4:	moveq	r3, #1
   213e8:	str	r3, [sp, #24]
   213ec:	sub	sl, sl, #48	; 0x30
   213f0:	uxtb	r3, sl
   213f4:	cmp	r3, #9
   213f8:	bls	2146c <triple_free@@Base+0xa688>
   213fc:	ldr	r3, [sp, #36]	; 0x24
   21400:	cmn	r3, #1
   21404:	str	r3, [r4, #20]
   21408:	add	r3, r3, #1
   2140c:	beq	2170c <triple_free@@Base+0xa928>
   21410:	ldr	sl, [sp, #36]	; 0x24
   21414:	str	r3, [sp, #36]	; 0x24
   21418:	ldr	r3, [sp, #20]
   2141c:	cmp	r3, sl
   21420:	bls	21360 <triple_free@@Base+0xa57c>
   21424:	ldr	r0, [r5, #4]
   21428:	ldr	r3, [r5]
   2142c:	cmp	r3, sl
   21430:	bhi	21450 <triple_free@@Base+0xa66c>
   21434:	add	r2, r3, #1
   21438:	str	r2, [r5]
   2143c:	str	r6, [r0, r3, lsl #4]
   21440:	ldr	r3, [r5]
   21444:	ldr	r0, [r5, #4]
   21448:	cmp	r3, sl
   2144c:	bls	21434 <triple_free@@Base+0xa650>
   21450:	ldr	r3, [r0, sl, lsl #4]
   21454:	cmp	r3, #0
   21458:	bne	2180c <triple_free@@Base+0xaa28>
   2145c:	mov	r1, #5
   21460:	str	r1, [r0, sl, lsl #4]
   21464:	ldrb	r3, [r9]
   21468:	b	20f6c <triple_free@@Base+0xa188>
   2146c:	mov	r1, r9
   21470:	ldrb	r3, [r1, #1]!
   21474:	sub	r0, r3, #48	; 0x30
   21478:	cmp	r0, #9
   2147c:	bls	21470 <triple_free@@Base+0xa68c>
   21480:	cmp	r3, #36	; 0x24
   21484:	bne	213fc <triple_free@@Base+0xa618>
   21488:	add	r2, r2, #2
   2148c:	mov	r3, #0
   21490:	add	r1, r3, r3, lsl #2
   21494:	cmp	r3, ip
   21498:	mvn	r3, #0
   2149c:	lslls	r3, r1, #1
   214a0:	adds	r3, r3, sl
   214a4:	ldrb	sl, [r2], #1
   214a8:	sub	sl, sl, #48	; 0x30
   214ac:	mvncs	r3, #0
   214b0:	uxtb	r1, sl
   214b4:	cmp	r1, #9
   214b8:	bls	21490 <triple_free@@Base+0xa6ac>
   214bc:	sub	r3, r3, #1
   214c0:	cmn	r3, #3
   214c4:	bhi	2170c <triple_free@@Base+0xa928>
   214c8:	str	r3, [r4, #20]
   214cc:	mov	r9, r2
   214d0:	mov	sl, r3
   214d4:	b	21418 <triple_free@@Base+0xa634>
   214d8:	cmp	sl, #7
   214dc:	movle	sl, #15
   214e0:	movgt	sl, #16
   214e4:	b	21140 <triple_free@@Base+0xa35c>
   214e8:	cmp	sl, #15
   214ec:	movgt	fp, r3
   214f0:	movgt	sl, #12
   214f4:	bgt	21140 <triple_free@@Base+0xa35c>
   214f8:	tst	sl, #4
   214fc:	mov	fp, r3
   21500:	moveq	sl, #11
   21504:	movne	sl, #12
   21508:	b	21140 <triple_free@@Base+0xa35c>
   2150c:	mov	sl, #14
   21510:	mov	fp, #99	; 0x63
   21514:	b	21140 <triple_free@@Base+0xa35c>
   21518:	mov	sl, #16
   2151c:	mov	fp, #115	; 0x73
   21520:	b	21140 <triple_free@@Base+0xa35c>
   21524:	cmp	sl, #15
   21528:	bgt	21748 <triple_free@@Base+0xa964>
   2152c:	tst	sl, #4
   21530:	bne	21748 <triple_free@@Base+0xa964>
   21534:	cmp	sl, #7
   21538:	movgt	fp, r3
   2153c:	movgt	sl, #8
   21540:	bgt	21140 <triple_free@@Base+0xa35c>
   21544:	tst	sl, #2
   21548:	movne	fp, r3
   2154c:	movne	sl, #2
   21550:	bne	21140 <triple_free@@Base+0xa35c>
   21554:	tst	sl, #1
   21558:	mov	fp, r3
   2155c:	moveq	sl, #6
   21560:	movne	sl, #4
   21564:	b	21140 <triple_free@@Base+0xa35c>
   21568:	cmp	sl, #15
   2156c:	bgt	21754 <triple_free@@Base+0xa970>
   21570:	tst	sl, #4
   21574:	bne	21754 <triple_free@@Base+0xa970>
   21578:	cmp	sl, #7
   2157c:	movgt	fp, r3
   21580:	movgt	sl, #7
   21584:	bgt	21140 <triple_free@@Base+0xa35c>
   21588:	tst	sl, #2
   2158c:	movne	fp, r3
   21590:	movne	sl, #1
   21594:	bne	21140 <triple_free@@Base+0xa35c>
   21598:	tst	sl, #1
   2159c:	mov	fp, r3
   215a0:	moveq	sl, #5
   215a4:	movne	sl, #3
   215a8:	b	21140 <triple_free@@Base+0xa35c>
   215ac:	cmp	sl, #7
   215b0:	movle	sl, #13
   215b4:	movgt	sl, #14
   215b8:	b	21140 <triple_free@@Base+0xa35c>
   215bc:	cmp	sl, #15
   215c0:	bgt	21760 <triple_free@@Base+0xa97c>
   215c4:	tst	sl, #4
   215c8:	bne	21760 <triple_free@@Base+0xa97c>
   215cc:	cmp	sl, #7
   215d0:	movgt	sl, #21
   215d4:	bgt	21140 <triple_free@@Base+0xa35c>
   215d8:	tst	sl, #2
   215dc:	movne	sl, #18
   215e0:	bne	21140 <triple_free@@Base+0xa35c>
   215e4:	tst	sl, #1
   215e8:	moveq	sl, #20
   215ec:	movne	sl, #19
   215f0:	b	21140 <triple_free@@Base+0xa35c>
   215f4:	ldr	r3, [sp, #8]
   215f8:	add	sl, r9, #2
   215fc:	str	sl, [r4, #28]
   21600:	ldrb	r0, [r9, #2]
   21604:	cmp	r3, #1
   21608:	sub	r0, r0, #48	; 0x30
   2160c:	movls	r3, #2
   21610:	str	r3, [sp, #8]
   21614:	uxtb	r3, r0
   21618:	cmp	r3, #9
   2161c:	bhi	21768 <triple_free@@Base+0xa984>
   21620:	mov	r2, sl
   21624:	ldrb	r3, [r2, #1]!
   21628:	sub	r1, r3, #48	; 0x30
   2162c:	cmp	r1, #9
   21630:	bls	21624 <triple_free@@Base+0xa840>
   21634:	cmp	r3, #36	; 0x24
   21638:	bne	21768 <triple_free@@Base+0xa984>
   2163c:	add	r9, r9, #3
   21640:	mov	r3, #0
   21644:	add	r2, r3, r3, lsl #2
   21648:	cmp	r3, ip
   2164c:	mvn	r3, #0
   21650:	lslls	r3, r2, #1
   21654:	adds	r3, r3, r0
   21658:	ldrb	r0, [r9], #1
   2165c:	sub	r0, r0, #48	; 0x30
   21660:	mvncs	r3, #0
   21664:	uxtb	r2, r0
   21668:	cmp	r2, #9
   2166c:	bls	21644 <triple_free@@Base+0xa860>
   21670:	sub	r3, r3, #1
   21674:	cmn	r3, #3
   21678:	bhi	2170c <triple_free@@Base+0xa928>
   2167c:	mov	sl, r9
   21680:	mov	r9, r3
   21684:	str	r3, [r4, #32]
   21688:	ldr	r3, [sp, #20]
   2168c:	cmp	r3, r9
   21690:	bhi	218a0 <triple_free@@Base+0xaabc>
   21694:	ldr	r3, [sp, #20]
   21698:	cmp	r3, #0
   2169c:	blt	2138c <triple_free@@Base+0xa5a8>
   216a0:	lsl	r3, r3, #1
   216a4:	str	r3, [sp, #20]
   216a8:	cmp	r3, r9
   216ac:	bhi	216bc <triple_free@@Base+0xa8d8>
   216b0:	adds	r3, r9, #1
   216b4:	str	r3, [sp, #20]
   216b8:	bcs	2138c <triple_free@@Base+0xa5a8>
   216bc:	ldr	r3, [sp, #20]
   216c0:	cmn	r3, #-268435455	; 0xf0000001
   216c4:	bhi	2138c <triple_free@@Base+0xa5a8>
   216c8:	ldr	r0, [r5, #4]
   216cc:	lsl	r1, r3, #4
   216d0:	ldr	r3, [sp, #12]
   216d4:	cmp	r3, r0
   216d8:	beq	219a4 <triple_free@@Base+0xabc0>
   216dc:	str	ip, [sp, #4]
   216e0:	bl	11860 <realloc@plt>
   216e4:	ldr	r2, [r5, #4]
   216e8:	ldr	ip, [sp, #4]
   216ec:	subs	r3, r0, #0
   216f0:	beq	21390 <triple_free@@Base+0xa5ac>
   216f4:	ldr	r0, [sp, #12]
   216f8:	cmp	r0, r2
   216fc:	beq	219bc <triple_free@@Base+0xabd8>
   21700:	mov	r0, r3
   21704:	str	r3, [r5, #4]
   21708:	b	218a4 <triple_free@@Base+0xaac0>
   2170c:	ldr	r0, [r5, #4]
   21710:	ldr	r3, [sp, #12]
   21714:	cmp	r3, r0
   21718:	beq	21720 <triple_free@@Base+0xa93c>
   2171c:	bl	117f4 <free@plt>
   21720:	ldr	r0, [r7, #4]
   21724:	ldr	r3, [sp, #16]
   21728:	cmp	r3, r0
   2172c:	beq	21734 <triple_free@@Base+0xa950>
   21730:	bl	117f4 <free@plt>
   21734:	bl	11a1c <__errno_location@plt>
   21738:	mov	r3, #22
   2173c:	mvn	r2, #0
   21740:	str	r3, [r0]
   21744:	b	20e4c <triple_free@@Base+0xa068>
   21748:	mov	fp, r3
   2174c:	mov	sl, #10
   21750:	b	21140 <triple_free@@Base+0xa35c>
   21754:	mov	fp, r3
   21758:	mov	sl, #9
   2175c:	b	21140 <triple_free@@Base+0xa35c>
   21760:	mov	sl, #22
   21764:	b	21140 <triple_free@@Base+0xa35c>
   21768:	ldr	r9, [r4, #32]
   2176c:	cmn	r9, #1
   21770:	bne	21688 <triple_free@@Base+0xa8a4>
   21774:	ldr	r3, [sp, #36]	; 0x24
   21778:	cmn	r3, #1
   2177c:	str	r3, [r4, #32]
   21780:	add	r3, r3, #1
   21784:	beq	2170c <triple_free@@Base+0xa928>
   21788:	ldr	r9, [sp, #36]	; 0x24
   2178c:	str	r3, [sp, #36]	; 0x24
   21790:	b	21688 <triple_free@@Base+0xa8a4>
   21794:	ldr	r3, [sp, #20]
   21798:	cmp	r3, #0
   2179c:	blt	2138c <triple_free@@Base+0xa5a8>
   217a0:	lsl	r3, r3, #1
   217a4:	str	r3, [sp, #20]
   217a8:	cmp	r3, r8
   217ac:	bhi	217bc <triple_free@@Base+0xa9d8>
   217b0:	adds	r3, r8, #1
   217b4:	str	r3, [sp, #20]
   217b8:	bcs	2138c <triple_free@@Base+0xa5a8>
   217bc:	ldr	r3, [sp, #20]
   217c0:	cmn	r3, #-268435455	; 0xf0000001
   217c4:	bhi	2138c <triple_free@@Base+0xa5a8>
   217c8:	ldr	r0, [r5, #4]
   217cc:	lsl	r1, r3, #4
   217d0:	ldr	r3, [sp, #12]
   217d4:	cmp	r3, r0
   217d8:	beq	21900 <triple_free@@Base+0xab1c>
   217dc:	str	ip, [sp, #4]
   217e0:	bl	11860 <realloc@plt>
   217e4:	ldr	r2, [r5, #4]
   217e8:	ldr	ip, [sp, #4]
   217ec:	subs	r3, r0, #0
   217f0:	beq	21390 <triple_free@@Base+0xa5ac>
   217f4:	ldr	r0, [sp, #12]
   217f8:	cmp	r0, r2
   217fc:	beq	21918 <triple_free@@Base+0xab34>
   21800:	mov	r0, r3
   21804:	str	r3, [r5, #4]
   21808:	b	2115c <triple_free@@Base+0xa378>
   2180c:	cmp	r3, #5
   21810:	beq	212f0 <triple_free@@Base+0xa50c>
   21814:	b	21710 <triple_free@@Base+0xa92c>
   21818:	ldr	r3, [sp, #20]
   2181c:	cmn	r3, #-268435455	; 0xf0000001
   21820:	bhi	2138c <triple_free@@Base+0xa5a8>
   21824:	ldr	r0, [r5, #4]
   21828:	lsl	r1, r3, #4
   2182c:	ldr	r3, [sp, #12]
   21830:	cmp	r3, r0
   21834:	beq	21968 <triple_free@@Base+0xab84>
   21838:	str	ip, [sp, #4]
   2183c:	bl	11860 <realloc@plt>
   21840:	ldr	r2, [r5, #4]
   21844:	ldr	ip, [sp, #4]
   21848:	subs	r3, r0, #0
   2184c:	beq	21390 <triple_free@@Base+0xa5ac>
   21850:	ldr	r0, [sp, #12]
   21854:	cmp	r0, r2
   21858:	beq	21980 <triple_free@@Base+0xab9c>
   2185c:	mov	r0, r3
   21860:	str	r3, [r5, #4]
   21864:	b	21428 <triple_free@@Base+0xa644>
   21868:	ldr	r3, [sp, #36]	; 0x24
   2186c:	cmn	r3, #1
   21870:	str	r3, [r4, #40]	; 0x28
   21874:	add	r3, r3, #1
   21878:	beq	2170c <triple_free@@Base+0xa928>
   2187c:	ldr	r8, [sp, #36]	; 0x24
   21880:	str	r3, [sp, #36]	; 0x24
   21884:	b	2114c <triple_free@@Base+0xa368>
   21888:	mov	r0, r1
   2188c:	str	ip, [sp, #4]
   21890:	bl	11950 <malloc@plt>
   21894:	ldr	ip, [sp, #4]
   21898:	mov	r4, r0
   2189c:	b	21208 <triple_free@@Base+0xa424>
   218a0:	ldr	r0, [r5, #4]
   218a4:	ldr	r3, [r5]
   218a8:	cmp	r3, r9
   218ac:	bhi	218cc <triple_free@@Base+0xaae8>
   218b0:	add	r2, r3, #1
   218b4:	str	r2, [r5]
   218b8:	str	r6, [r0, r3, lsl #4]
   218bc:	ldr	r3, [r5]
   218c0:	ldr	r0, [r5, #4]
   218c4:	cmp	r3, r9
   218c8:	bls	218b0 <triple_free@@Base+0xaacc>
   218cc:	ldr	r3, [r0, r9, lsl #4]
   218d0:	cmp	r3, #0
   218d4:	bne	218ec <triple_free@@Base+0xab08>
   218d8:	mov	r1, #5
   218dc:	str	r1, [r0, r9, lsl #4]
   218e0:	mov	r9, sl
   218e4:	ldrb	r3, [sl]
   218e8:	b	20f74 <triple_free@@Base+0xa190>
   218ec:	cmp	r3, #5
   218f0:	bne	21710 <triple_free@@Base+0xa92c>
   218f4:	ldrb	r3, [sl]
   218f8:	mov	r9, sl
   218fc:	b	20f74 <triple_free@@Base+0xa190>
   21900:	mov	r0, r1
   21904:	str	ip, [sp, #4]
   21908:	bl	11950 <malloc@plt>
   2190c:	ldr	ip, [sp, #4]
   21910:	subs	r3, r0, #0
   21914:	beq	219e0 <triple_free@@Base+0xabfc>
   21918:	ldr	r2, [r5]
   2191c:	mov	r0, r3
   21920:	ldr	r1, [sp, #12]
   21924:	str	ip, [sp, #4]
   21928:	lsl	r2, r2, #4
   2192c:	bl	1180c <memcpy@plt>
   21930:	ldr	ip, [sp, #4]
   21934:	mov	r3, r0
   21938:	b	21800 <triple_free@@Base+0xaa1c>
   2193c:	mov	r2, #0
   21940:	b	212dc <triple_free@@Base+0xa4f8>
   21944:	ldr	r2, [r7]
   21948:	mov	r3, #44	; 0x2c
   2194c:	mov	r0, r4
   21950:	ldr	r1, [sp, #16]
   21954:	str	ip, [sp, #4]
   21958:	mul	r2, r3, r2
   2195c:	bl	1180c <memcpy@plt>
   21960:	ldr	ip, [sp, #4]
   21964:	b	21220 <triple_free@@Base+0xa43c>
   21968:	mov	r0, r1
   2196c:	str	ip, [sp, #4]
   21970:	bl	11950 <malloc@plt>
   21974:	ldr	ip, [sp, #4]
   21978:	subs	r3, r0, #0
   2197c:	beq	219e0 <triple_free@@Base+0xabfc>
   21980:	ldr	r2, [r5]
   21984:	mov	r0, r3
   21988:	ldr	r1, [sp, #12]
   2198c:	str	ip, [sp, #4]
   21990:	lsl	r2, r2, #4
   21994:	bl	1180c <memcpy@plt>
   21998:	ldr	ip, [sp, #4]
   2199c:	mov	r3, r0
   219a0:	b	2185c <triple_free@@Base+0xaa78>
   219a4:	mov	r0, r1
   219a8:	str	ip, [sp, #4]
   219ac:	bl	11950 <malloc@plt>
   219b0:	ldr	ip, [sp, #4]
   219b4:	subs	r3, r0, #0
   219b8:	beq	219e0 <triple_free@@Base+0xabfc>
   219bc:	ldr	r2, [r5]
   219c0:	mov	r0, r3
   219c4:	ldr	r1, [sp, #12]
   219c8:	str	ip, [sp, #4]
   219cc:	lsl	r2, r2, #4
   219d0:	bl	1180c <memcpy@plt>
   219d4:	ldr	ip, [sp, #4]
   219d8:	mov	r3, r0
   219dc:	b	21700 <triple_free@@Base+0xa91c>
   219e0:	ldr	r2, [sp, #12]
   219e4:	b	21390 <triple_free@@Base+0xa5ac>
   219e8:	subs	r2, r1, #1
   219ec:	bxeq	lr
   219f0:	bcc	21bc8 <triple_free@@Base+0xade4>
   219f4:	cmp	r0, r1
   219f8:	bls	21bac <triple_free@@Base+0xadc8>
   219fc:	tst	r1, r2
   21a00:	beq	21bb8 <triple_free@@Base+0xadd4>
   21a04:	clz	r3, r0
   21a08:	clz	r2, r1
   21a0c:	sub	r3, r2, r3
   21a10:	rsbs	r3, r3, #31
   21a14:	addne	r3, r3, r3, lsl #1
   21a18:	mov	r2, #0
   21a1c:	addne	pc, pc, r3, lsl #2
   21a20:	nop	{0}
   21a24:	cmp	r0, r1, lsl #31
   21a28:	adc	r2, r2, r2
   21a2c:	subcs	r0, r0, r1, lsl #31
   21a30:	cmp	r0, r1, lsl #30
   21a34:	adc	r2, r2, r2
   21a38:	subcs	r0, r0, r1, lsl #30
   21a3c:	cmp	r0, r1, lsl #29
   21a40:	adc	r2, r2, r2
   21a44:	subcs	r0, r0, r1, lsl #29
   21a48:	cmp	r0, r1, lsl #28
   21a4c:	adc	r2, r2, r2
   21a50:	subcs	r0, r0, r1, lsl #28
   21a54:	cmp	r0, r1, lsl #27
   21a58:	adc	r2, r2, r2
   21a5c:	subcs	r0, r0, r1, lsl #27
   21a60:	cmp	r0, r1, lsl #26
   21a64:	adc	r2, r2, r2
   21a68:	subcs	r0, r0, r1, lsl #26
   21a6c:	cmp	r0, r1, lsl #25
   21a70:	adc	r2, r2, r2
   21a74:	subcs	r0, r0, r1, lsl #25
   21a78:	cmp	r0, r1, lsl #24
   21a7c:	adc	r2, r2, r2
   21a80:	subcs	r0, r0, r1, lsl #24
   21a84:	cmp	r0, r1, lsl #23
   21a88:	adc	r2, r2, r2
   21a8c:	subcs	r0, r0, r1, lsl #23
   21a90:	cmp	r0, r1, lsl #22
   21a94:	adc	r2, r2, r2
   21a98:	subcs	r0, r0, r1, lsl #22
   21a9c:	cmp	r0, r1, lsl #21
   21aa0:	adc	r2, r2, r2
   21aa4:	subcs	r0, r0, r1, lsl #21
   21aa8:	cmp	r0, r1, lsl #20
   21aac:	adc	r2, r2, r2
   21ab0:	subcs	r0, r0, r1, lsl #20
   21ab4:	cmp	r0, r1, lsl #19
   21ab8:	adc	r2, r2, r2
   21abc:	subcs	r0, r0, r1, lsl #19
   21ac0:	cmp	r0, r1, lsl #18
   21ac4:	adc	r2, r2, r2
   21ac8:	subcs	r0, r0, r1, lsl #18
   21acc:	cmp	r0, r1, lsl #17
   21ad0:	adc	r2, r2, r2
   21ad4:	subcs	r0, r0, r1, lsl #17
   21ad8:	cmp	r0, r1, lsl #16
   21adc:	adc	r2, r2, r2
   21ae0:	subcs	r0, r0, r1, lsl #16
   21ae4:	cmp	r0, r1, lsl #15
   21ae8:	adc	r2, r2, r2
   21aec:	subcs	r0, r0, r1, lsl #15
   21af0:	cmp	r0, r1, lsl #14
   21af4:	adc	r2, r2, r2
   21af8:	subcs	r0, r0, r1, lsl #14
   21afc:	cmp	r0, r1, lsl #13
   21b00:	adc	r2, r2, r2
   21b04:	subcs	r0, r0, r1, lsl #13
   21b08:	cmp	r0, r1, lsl #12
   21b0c:	adc	r2, r2, r2
   21b10:	subcs	r0, r0, r1, lsl #12
   21b14:	cmp	r0, r1, lsl #11
   21b18:	adc	r2, r2, r2
   21b1c:	subcs	r0, r0, r1, lsl #11
   21b20:	cmp	r0, r1, lsl #10
   21b24:	adc	r2, r2, r2
   21b28:	subcs	r0, r0, r1, lsl #10
   21b2c:	cmp	r0, r1, lsl #9
   21b30:	adc	r2, r2, r2
   21b34:	subcs	r0, r0, r1, lsl #9
   21b38:	cmp	r0, r1, lsl #8
   21b3c:	adc	r2, r2, r2
   21b40:	subcs	r0, r0, r1, lsl #8
   21b44:	cmp	r0, r1, lsl #7
   21b48:	adc	r2, r2, r2
   21b4c:	subcs	r0, r0, r1, lsl #7
   21b50:	cmp	r0, r1, lsl #6
   21b54:	adc	r2, r2, r2
   21b58:	subcs	r0, r0, r1, lsl #6
   21b5c:	cmp	r0, r1, lsl #5
   21b60:	adc	r2, r2, r2
   21b64:	subcs	r0, r0, r1, lsl #5
   21b68:	cmp	r0, r1, lsl #4
   21b6c:	adc	r2, r2, r2
   21b70:	subcs	r0, r0, r1, lsl #4
   21b74:	cmp	r0, r1, lsl #3
   21b78:	adc	r2, r2, r2
   21b7c:	subcs	r0, r0, r1, lsl #3
   21b80:	cmp	r0, r1, lsl #2
   21b84:	adc	r2, r2, r2
   21b88:	subcs	r0, r0, r1, lsl #2
   21b8c:	cmp	r0, r1, lsl #1
   21b90:	adc	r2, r2, r2
   21b94:	subcs	r0, r0, r1, lsl #1
   21b98:	cmp	r0, r1
   21b9c:	adc	r2, r2, r2
   21ba0:	subcs	r0, r0, r1
   21ba4:	mov	r0, r2
   21ba8:	bx	lr
   21bac:	moveq	r0, #1
   21bb0:	movne	r0, #0
   21bb4:	bx	lr
   21bb8:	clz	r2, r1
   21bbc:	rsb	r2, r2, #31
   21bc0:	lsr	r0, r0, r2
   21bc4:	bx	lr
   21bc8:	cmp	r0, #0
   21bcc:	mvnne	r0, #0
   21bd0:	b	21fe8 <triple_free@@Base+0xb204>
   21bd4:	cmp	r1, #0
   21bd8:	beq	21bc8 <triple_free@@Base+0xade4>
   21bdc:	push	{r0, r1, lr}
   21be0:	bl	219e8 <triple_free@@Base+0xac04>
   21be4:	pop	{r1, r2, lr}
   21be8:	mul	r3, r2, r0
   21bec:	sub	r1, r1, r3
   21bf0:	bx	lr
   21bf4:	eor	r1, r1, #-2147483648	; 0x80000000
   21bf8:	b	21c00 <triple_free@@Base+0xae1c>
   21bfc:	eor	r3, r3, #-2147483648	; 0x80000000
   21c00:	push	{r4, r5, lr}
   21c04:	lsl	r4, r1, #1
   21c08:	lsl	r5, r3, #1
   21c0c:	teq	r4, r5
   21c10:	teqeq	r0, r2
   21c14:	orrsne	ip, r4, r0
   21c18:	orrsne	ip, r5, r2
   21c1c:	mvnsne	ip, r4, asr #21
   21c20:	mvnsne	ip, r5, asr #21
   21c24:	beq	21e10 <triple_free@@Base+0xb02c>
   21c28:	lsr	r4, r4, #21
   21c2c:	rsbs	r5, r4, r5, lsr #21
   21c30:	rsblt	r5, r5, #0
   21c34:	ble	21c54 <triple_free@@Base+0xae70>
   21c38:	add	r4, r4, r5
   21c3c:	eor	r2, r0, r2
   21c40:	eor	r3, r1, r3
   21c44:	eor	r0, r2, r0
   21c48:	eor	r1, r3, r1
   21c4c:	eor	r2, r0, r2
   21c50:	eor	r3, r1, r3
   21c54:	cmp	r5, #54	; 0x36
   21c58:	pophi	{r4, r5, pc}
   21c5c:	tst	r1, #-2147483648	; 0x80000000
   21c60:	lsl	r1, r1, #12
   21c64:	mov	ip, #1048576	; 0x100000
   21c68:	orr	r1, ip, r1, lsr #12
   21c6c:	beq	21c78 <triple_free@@Base+0xae94>
   21c70:	rsbs	r0, r0, #0
   21c74:	rsc	r1, r1, #0
   21c78:	tst	r3, #-2147483648	; 0x80000000
   21c7c:	lsl	r3, r3, #12
   21c80:	orr	r3, ip, r3, lsr #12
   21c84:	beq	21c90 <triple_free@@Base+0xaeac>
   21c88:	rsbs	r2, r2, #0
   21c8c:	rsc	r3, r3, #0
   21c90:	teq	r4, r5
   21c94:	beq	21df8 <triple_free@@Base+0xb014>
   21c98:	sub	r4, r4, #1
   21c9c:	rsbs	lr, r5, #32
   21ca0:	blt	21cbc <triple_free@@Base+0xaed8>
   21ca4:	lsl	ip, r2, lr
   21ca8:	adds	r0, r0, r2, lsr r5
   21cac:	adc	r1, r1, #0
   21cb0:	adds	r0, r0, r3, lsl lr
   21cb4:	adcs	r1, r1, r3, asr r5
   21cb8:	b	21cd8 <triple_free@@Base+0xaef4>
   21cbc:	sub	r5, r5, #32
   21cc0:	add	lr, lr, #32
   21cc4:	cmp	r2, #1
   21cc8:	lsl	ip, r3, lr
   21ccc:	orrcs	ip, ip, #2
   21cd0:	adds	r0, r0, r3, asr r5
   21cd4:	adcs	r1, r1, r3, asr #31
   21cd8:	and	r5, r1, #-2147483648	; 0x80000000
   21cdc:	bpl	21cec <triple_free@@Base+0xaf08>
   21ce0:	rsbs	ip, ip, #0
   21ce4:	rscs	r0, r0, #0
   21ce8:	rsc	r1, r1, #0
   21cec:	cmp	r1, #1048576	; 0x100000
   21cf0:	bcc	21d30 <triple_free@@Base+0xaf4c>
   21cf4:	cmp	r1, #2097152	; 0x200000
   21cf8:	bcc	21d18 <triple_free@@Base+0xaf34>
   21cfc:	lsrs	r1, r1, #1
   21d00:	rrxs	r0, r0
   21d04:	rrx	ip, ip
   21d08:	add	r4, r4, #1
   21d0c:	lsl	r2, r4, #21
   21d10:	cmn	r2, #4194304	; 0x400000
   21d14:	bcs	21e70 <triple_free@@Base+0xb08c>
   21d18:	cmp	ip, #-2147483648	; 0x80000000
   21d1c:	lsrseq	ip, r0, #1
   21d20:	adcs	r0, r0, #0
   21d24:	adc	r1, r1, r4, lsl #20
   21d28:	orr	r1, r1, r5
   21d2c:	pop	{r4, r5, pc}
   21d30:	lsls	ip, ip, #1
   21d34:	adcs	r0, r0, r0
   21d38:	adc	r1, r1, r1
   21d3c:	tst	r1, #1048576	; 0x100000
   21d40:	sub	r4, r4, #1
   21d44:	bne	21d18 <triple_free@@Base+0xaf34>
   21d48:	teq	r1, #0
   21d4c:	moveq	r1, r0
   21d50:	moveq	r0, #0
   21d54:	clz	r3, r1
   21d58:	addeq	r3, r3, #32
   21d5c:	sub	r3, r3, #11
   21d60:	subs	r2, r3, #32
   21d64:	bge	21d88 <triple_free@@Base+0xafa4>
   21d68:	adds	r2, r2, #12
   21d6c:	ble	21d84 <triple_free@@Base+0xafa0>
   21d70:	add	ip, r2, #20
   21d74:	rsb	r2, r2, #12
   21d78:	lsl	r0, r1, ip
   21d7c:	lsr	r1, r1, r2
   21d80:	b	21d98 <triple_free@@Base+0xafb4>
   21d84:	add	r2, r2, #20
   21d88:	rsble	ip, r2, #32
   21d8c:	lsl	r1, r1, r2
   21d90:	orrle	r1, r1, r0, lsr ip
   21d94:	lslle	r0, r0, r2
   21d98:	subs	r4, r4, r3
   21d9c:	addge	r1, r1, r4, lsl #20
   21da0:	orrge	r1, r1, r5
   21da4:	popge	{r4, r5, pc}
   21da8:	mvn	r4, r4
   21dac:	subs	r4, r4, #31
   21db0:	bge	21dec <triple_free@@Base+0xb008>
   21db4:	adds	r4, r4, #12
   21db8:	bgt	21dd4 <triple_free@@Base+0xaff0>
   21dbc:	add	r4, r4, #20
   21dc0:	rsb	r2, r4, #32
   21dc4:	lsr	r0, r0, r4
   21dc8:	orr	r0, r0, r1, lsl r2
   21dcc:	orr	r1, r5, r1, lsr r4
   21dd0:	pop	{r4, r5, pc}
   21dd4:	rsb	r4, r4, #12
   21dd8:	rsb	r2, r4, #32
   21ddc:	lsr	r0, r0, r2
   21de0:	orr	r0, r0, r1, lsl r4
   21de4:	mov	r1, r5
   21de8:	pop	{r4, r5, pc}
   21dec:	lsr	r0, r1, r4
   21df0:	mov	r1, r5
   21df4:	pop	{r4, r5, pc}
   21df8:	teq	r4, #0
   21dfc:	eor	r3, r3, #1048576	; 0x100000
   21e00:	eoreq	r1, r1, #1048576	; 0x100000
   21e04:	addeq	r4, r4, #1
   21e08:	subne	r5, r5, #1
   21e0c:	b	21c98 <triple_free@@Base+0xaeb4>
   21e10:	mvns	ip, r4, asr #21
   21e14:	mvnsne	ip, r5, asr #21
   21e18:	beq	21e80 <triple_free@@Base+0xb09c>
   21e1c:	teq	r4, r5
   21e20:	teqeq	r0, r2
   21e24:	beq	21e38 <triple_free@@Base+0xb054>
   21e28:	orrs	ip, r4, r0
   21e2c:	moveq	r1, r3
   21e30:	moveq	r0, r2
   21e34:	pop	{r4, r5, pc}
   21e38:	teq	r1, r3
   21e3c:	movne	r1, #0
   21e40:	movne	r0, #0
   21e44:	popne	{r4, r5, pc}
   21e48:	lsrs	ip, r4, #21
   21e4c:	bne	21e60 <triple_free@@Base+0xb07c>
   21e50:	lsls	r0, r0, #1
   21e54:	adcs	r1, r1, r1
   21e58:	orrcs	r1, r1, #-2147483648	; 0x80000000
   21e5c:	pop	{r4, r5, pc}
   21e60:	adds	r4, r4, #4194304	; 0x400000
   21e64:	addcc	r1, r1, #1048576	; 0x100000
   21e68:	popcc	{r4, r5, pc}
   21e6c:	and	r5, r1, #-2147483648	; 0x80000000
   21e70:	orr	r1, r5, #2130706432	; 0x7f000000
   21e74:	orr	r1, r1, #15728640	; 0xf00000
   21e78:	mov	r0, #0
   21e7c:	pop	{r4, r5, pc}
   21e80:	mvns	ip, r4, asr #21
   21e84:	movne	r1, r3
   21e88:	movne	r0, r2
   21e8c:	mvnseq	ip, r5, asr #21
   21e90:	movne	r3, r1
   21e94:	movne	r2, r0
   21e98:	orrs	r4, r0, r1, lsl #12
   21e9c:	orrseq	r5, r2, r3, lsl #12
   21ea0:	teqeq	r1, r3
   21ea4:	orrne	r1, r1, #524288	; 0x80000
   21ea8:	pop	{r4, r5, pc}
   21eac:	teq	r0, #0
   21eb0:	moveq	r1, #0
   21eb4:	bxeq	lr
   21eb8:	push	{r4, r5, lr}
   21ebc:	mov	r4, #1024	; 0x400
   21ec0:	add	r4, r4, #50	; 0x32
   21ec4:	mov	r5, #0
   21ec8:	mov	r1, #0
   21ecc:	b	21d48 <triple_free@@Base+0xaf64>
   21ed0:	teq	r0, #0
   21ed4:	moveq	r1, #0
   21ed8:	bxeq	lr
   21edc:	push	{r4, r5, lr}
   21ee0:	mov	r4, #1024	; 0x400
   21ee4:	add	r4, r4, #50	; 0x32
   21ee8:	ands	r5, r0, #-2147483648	; 0x80000000
   21eec:	rsbmi	r0, r0, #0
   21ef0:	mov	r1, #0
   21ef4:	b	21d48 <triple_free@@Base+0xaf64>
   21ef8:	lsls	r2, r0, #1
   21efc:	asr	r1, r2, #3
   21f00:	rrx	r1, r1
   21f04:	lsl	r0, r2, #28
   21f08:	andsne	r3, r2, #-16777216	; 0xff000000
   21f0c:	teqne	r3, #-16777216	; 0xff000000
   21f10:	eorne	r1, r1, #939524096	; 0x38000000
   21f14:	bxne	lr
   21f18:	teq	r2, #0
   21f1c:	teqne	r3, #-16777216	; 0xff000000
   21f20:	bxeq	lr
   21f24:	push	{r4, r5, lr}
   21f28:	mov	r4, #896	; 0x380
   21f2c:	and	r5, r1, #-2147483648	; 0x80000000
   21f30:	bic	r1, r1, #-2147483648	; 0x80000000
   21f34:	b	21d48 <triple_free@@Base+0xaf64>
   21f38:	orrs	r2, r0, r1
   21f3c:	bxeq	lr
   21f40:	push	{r4, r5, lr}
   21f44:	mov	r5, #0
   21f48:	b	21f68 <triple_free@@Base+0xb184>
   21f4c:	orrs	r2, r0, r1
   21f50:	bxeq	lr
   21f54:	push	{r4, r5, lr}
   21f58:	ands	r5, r1, #-2147483648	; 0x80000000
   21f5c:	bpl	21f68 <triple_free@@Base+0xb184>
   21f60:	rsbs	r0, r0, #0
   21f64:	rsc	r1, r1, #0
   21f68:	mov	r4, #1024	; 0x400
   21f6c:	add	r4, r4, #50	; 0x32
   21f70:	lsrs	ip, r1, #22
   21f74:	beq	21cec <triple_free@@Base+0xaf08>
   21f78:	mov	r2, #3
   21f7c:	lsrs	ip, ip, #3
   21f80:	addne	r2, r2, #3
   21f84:	lsrs	ip, ip, #3
   21f88:	addne	r2, r2, #3
   21f8c:	add	r2, r2, ip, lsr #3
   21f90:	rsb	r3, r2, #32
   21f94:	lsl	ip, r0, r3
   21f98:	lsr	r0, r0, r2
   21f9c:	orr	r0, r0, r1, lsl r3
   21fa0:	lsr	r1, r1, r2
   21fa4:	add	r4, r4, r2
   21fa8:	b	21cec <triple_free@@Base+0xaf08>
   21fac:	cmp	r3, #0
   21fb0:	cmpeq	r2, #0
   21fb4:	bne	21fcc <triple_free@@Base+0xb1e8>
   21fb8:	cmp	r1, #0
   21fbc:	cmpeq	r0, #0
   21fc0:	mvnne	r1, #0
   21fc4:	mvnne	r0, #0
   21fc8:	b	21fe8 <triple_free@@Base+0xb204>
   21fcc:	sub	sp, sp, #8
   21fd0:	push	{sp, lr}
   21fd4:	bl	2207c <triple_free@@Base+0xb298>
   21fd8:	ldr	lr, [sp, #4]
   21fdc:	add	sp, sp, #8
   21fe0:	pop	{r2, r3}
   21fe4:	bx	lr
   21fe8:	push	{r1, lr}
   21fec:	mov	r0, #8
   21ff0:	bl	11788 <raise@plt>
   21ff4:	pop	{r1, pc}
   21ff8:	vmov	d7, r0, r1
   21ffc:	vldr	d5, [pc, #44]	; 22030 <triple_free@@Base+0xb24c>
   22000:	vldr	d6, [pc, #48]	; 22038 <triple_free@@Base+0xb254>
   22004:	mov	r0, #0
   22008:	vmul.f64	d5, d7, d5
   2200c:	vcvt.u32.f64	s9, d5
   22010:	vcvt.f64.u32	d5, s9
   22014:	vmov	r1, s9
   22018:	vmls.f64	d7, d5, d6
   2201c:	vcvt.u32.f64	s14, d7
   22020:	vmov	r3, s14
   22024:	orr	r0, r0, r3
   22028:	bx	lr
   2202c:	nop	{0}
   22030:	andeq	r0, r0, r0
   22034:	ldclcc	0, cr0, [r0]
   22038:	andeq	r0, r0, r0
   2203c:	mvnsmi	r0, r0
   22040:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22044:	mov	r8, r2
   22048:	mov	r6, r0
   2204c:	mov	r7, r1
   22050:	mov	sl, r3
   22054:	ldr	r9, [sp, #32]
   22058:	bl	220b8 <triple_free@@Base+0xb2d4>
   2205c:	umull	r4, r5, r8, r0
   22060:	mul	r8, r8, r1
   22064:	mla	r2, r0, sl, r8
   22068:	add	r5, r2, r5
   2206c:	subs	r4, r6, r4
   22070:	sbc	r5, r7, r5
   22074:	strd	r4, [r9]
   22078:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2207c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   22080:	mov	r8, r2
   22084:	mov	r6, r0
   22088:	mov	r7, r1
   2208c:	mov	r5, r3
   22090:	ldr	r9, [sp, #32]
   22094:	bl	22544 <triple_free@@Base+0xb760>
   22098:	mul	r3, r0, r5
   2209c:	umull	r4, r5, r0, r8
   220a0:	mla	r8, r8, r1, r3
   220a4:	add	r5, r8, r5
   220a8:	subs	r4, r6, r4
   220ac:	sbc	r5, r7, r5
   220b0:	strd	r4, [r9]
   220b4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   220b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   220bc:	rsbs	r4, r0, #0
   220c0:	rsc	r5, r1, #0
   220c4:	cmp	r1, #0
   220c8:	mvn	r6, #0
   220cc:	sub	sp, sp, #12
   220d0:	movge	r4, r0
   220d4:	movge	r5, r1
   220d8:	movge	r6, #0
   220dc:	cmp	r3, #0
   220e0:	blt	22318 <triple_free@@Base+0xb534>
   220e4:	cmp	r3, #0
   220e8:	mov	sl, r4
   220ec:	mov	ip, r5
   220f0:	mov	r0, r2
   220f4:	mov	r1, r3
   220f8:	mov	r8, r2
   220fc:	mov	r7, r4
   22100:	mov	r9, r5
   22104:	bne	221fc <triple_free@@Base+0xb418>
   22108:	cmp	r2, r5
   2210c:	bls	22238 <triple_free@@Base+0xb454>
   22110:	clz	r3, r2
   22114:	cmp	r3, #0
   22118:	rsbne	r2, r3, #32
   2211c:	lslne	r8, r0, r3
   22120:	lsrne	r2, r4, r2
   22124:	lslne	r7, r4, r3
   22128:	orrne	r9, r2, r5, lsl r3
   2212c:	lsr	r4, r8, #16
   22130:	uxth	sl, r8
   22134:	mov	r1, r4
   22138:	mov	r0, r9
   2213c:	bl	219e8 <triple_free@@Base+0xac04>
   22140:	mov	r1, r4
   22144:	mov	fp, r0
   22148:	mov	r0, r9
   2214c:	bl	21bd4 <triple_free@@Base+0xadf0>
   22150:	mul	r0, sl, fp
   22154:	lsr	r2, r7, #16
   22158:	orr	r1, r2, r1, lsl #16
   2215c:	cmp	r0, r1
   22160:	bls	22184 <triple_free@@Base+0xb3a0>
   22164:	adds	r1, r1, r8
   22168:	sub	r3, fp, #1
   2216c:	bcs	22180 <triple_free@@Base+0xb39c>
   22170:	cmp	r0, r1
   22174:	subhi	fp, fp, #2
   22178:	addhi	r1, r1, r8
   2217c:	bhi	22184 <triple_free@@Base+0xb3a0>
   22180:	mov	fp, r3
   22184:	rsb	r9, r0, r1
   22188:	mov	r1, r4
   2218c:	uxth	r7, r7
   22190:	mov	r0, r9
   22194:	bl	219e8 <triple_free@@Base+0xac04>
   22198:	mov	r1, r4
   2219c:	mov	r5, r0
   221a0:	mov	r0, r9
   221a4:	bl	21bd4 <triple_free@@Base+0xadf0>
   221a8:	mul	sl, sl, r5
   221ac:	orr	r1, r7, r1, lsl #16
   221b0:	cmp	sl, r1
   221b4:	bls	221d4 <triple_free@@Base+0xb3f0>
   221b8:	adds	r8, r1, r8
   221bc:	sub	r3, r5, #1
   221c0:	bcs	221d0 <triple_free@@Base+0xb3ec>
   221c4:	cmp	sl, r8
   221c8:	subhi	r5, r5, #2
   221cc:	bhi	221d4 <triple_free@@Base+0xb3f0>
   221d0:	mov	r5, r3
   221d4:	orr	r3, r5, fp, lsl #16
   221d8:	mov	r4, #0
   221dc:	cmp	r6, #0
   221e0:	mov	r0, r3
   221e4:	mov	r1, r4
   221e8:	beq	221f4 <triple_free@@Base+0xb410>
   221ec:	rsbs	r0, r0, #0
   221f0:	rsc	r1, r1, #0
   221f4:	add	sp, sp, #12
   221f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   221fc:	cmp	r3, r5
   22200:	movhi	r4, #0
   22204:	movhi	r3, r4
   22208:	bhi	221dc <triple_free@@Base+0xb3f8>
   2220c:	clz	r5, r1
   22210:	cmp	r5, #0
   22214:	bne	22404 <triple_free@@Base+0xb620>
   22218:	cmp	r1, ip
   2221c:	cmpcs	r2, sl
   22220:	movhi	r4, #0
   22224:	movls	r4, #1
   22228:	movls	r3, #1
   2222c:	movls	r4, r5
   22230:	movhi	r3, r4
   22234:	b	221dc <triple_free@@Base+0xb3f8>
   22238:	cmp	r2, #0
   2223c:	bne	22250 <triple_free@@Base+0xb46c>
   22240:	mov	r1, r2
   22244:	mov	r0, #1
   22248:	bl	219e8 <triple_free@@Base+0xac04>
   2224c:	mov	r8, r0
   22250:	clz	r3, r8
   22254:	cmp	r3, #0
   22258:	bne	22328 <triple_free@@Base+0xb544>
   2225c:	rsb	r9, r8, r9
   22260:	lsr	r5, r8, #16
   22264:	uxth	sl, r8
   22268:	mov	r4, #1
   2226c:	mov	r1, r5
   22270:	mov	r0, r9
   22274:	bl	219e8 <triple_free@@Base+0xac04>
   22278:	mov	r1, r5
   2227c:	mov	fp, r0
   22280:	mov	r0, r9
   22284:	bl	21bd4 <triple_free@@Base+0xadf0>
   22288:	mul	r0, sl, fp
   2228c:	lsr	r2, r7, #16
   22290:	orr	r1, r2, r1, lsl #16
   22294:	cmp	r0, r1
   22298:	bls	222b8 <triple_free@@Base+0xb4d4>
   2229c:	adds	r1, r1, r8
   222a0:	sub	r3, fp, #1
   222a4:	bcs	22524 <triple_free@@Base+0xb740>
   222a8:	cmp	r0, r1
   222ac:	subhi	fp, fp, #2
   222b0:	addhi	r1, r1, r8
   222b4:	bls	22524 <triple_free@@Base+0xb740>
   222b8:	rsb	r2, r0, r1
   222bc:	mov	r1, r5
   222c0:	str	r2, [sp]
   222c4:	uxth	r7, r7
   222c8:	mov	r0, r2
   222cc:	bl	219e8 <triple_free@@Base+0xac04>
   222d0:	ldr	r2, [sp]
   222d4:	mov	r1, r5
   222d8:	mov	r9, r0
   222dc:	mov	r0, r2
   222e0:	bl	21bd4 <triple_free@@Base+0xadf0>
   222e4:	mul	sl, sl, r9
   222e8:	orr	r1, r7, r1, lsl #16
   222ec:	cmp	sl, r1
   222f0:	bls	22310 <triple_free@@Base+0xb52c>
   222f4:	adds	r8, r1, r8
   222f8:	sub	r3, r9, #1
   222fc:	bcs	2230c <triple_free@@Base+0xb528>
   22300:	cmp	sl, r8
   22304:	subhi	r9, r9, #2
   22308:	bhi	22310 <triple_free@@Base+0xb52c>
   2230c:	mov	r9, r3
   22310:	orr	r3, r9, fp, lsl #16
   22314:	b	221dc <triple_free@@Base+0xb3f8>
   22318:	mvn	r6, r6
   2231c:	rsbs	r2, r2, #0
   22320:	rsc	r3, r3, #0
   22324:	b	220e4 <triple_free@@Base+0xb300>
   22328:	lsl	r8, r8, r3
   2232c:	rsb	fp, r3, #32
   22330:	lsr	r4, r9, fp
   22334:	lsr	fp, r7, fp
   22338:	lsr	r5, r8, #16
   2233c:	orr	fp, fp, r9, lsl r3
   22340:	mov	r0, r4
   22344:	lsl	r7, r7, r3
   22348:	mov	r1, r5
   2234c:	uxth	sl, r8
   22350:	bl	219e8 <triple_free@@Base+0xac04>
   22354:	mov	r1, r5
   22358:	mov	r3, r0
   2235c:	mov	r0, r4
   22360:	str	r3, [sp]
   22364:	bl	21bd4 <triple_free@@Base+0xadf0>
   22368:	ldr	r3, [sp]
   2236c:	lsr	r2, fp, #16
   22370:	mul	r0, sl, r3
   22374:	orr	r1, r2, r1, lsl #16
   22378:	cmp	r0, r1
   2237c:	bls	2239c <triple_free@@Base+0xb5b8>
   22380:	adds	r1, r1, r8
   22384:	sub	r2, r3, #1
   22388:	bcs	2253c <triple_free@@Base+0xb758>
   2238c:	cmp	r0, r1
   22390:	subhi	r3, r3, #2
   22394:	addhi	r1, r1, r8
   22398:	bls	2253c <triple_free@@Base+0xb758>
   2239c:	rsb	r9, r0, r1
   223a0:	mov	r1, r5
   223a4:	str	r3, [sp]
   223a8:	uxth	fp, fp
   223ac:	mov	r0, r9
   223b0:	bl	219e8 <triple_free@@Base+0xac04>
   223b4:	mov	r1, r5
   223b8:	mov	r4, r0
   223bc:	mov	r0, r9
   223c0:	bl	21bd4 <triple_free@@Base+0xadf0>
   223c4:	mul	r9, sl, r4
   223c8:	ldr	r3, [sp]
   223cc:	orr	r1, fp, r1, lsl #16
   223d0:	cmp	r9, r1
   223d4:	bls	223f8 <triple_free@@Base+0xb614>
   223d8:	adds	r1, r1, r8
   223dc:	sub	r2, r4, #1
   223e0:	bcs	223f4 <triple_free@@Base+0xb610>
   223e4:	cmp	r9, r1
   223e8:	subhi	r4, r4, #2
   223ec:	addhi	r1, r1, r8
   223f0:	bhi	223f8 <triple_free@@Base+0xb614>
   223f4:	mov	r4, r2
   223f8:	rsb	r9, r9, r1
   223fc:	orr	r4, r4, r3, lsl #16
   22400:	b	2226c <triple_free@@Base+0xb488>
   22404:	rsb	sl, r5, #32
   22408:	lsl	r3, r2, r5
   2240c:	lsr	r0, r2, sl
   22410:	lsr	r2, ip, sl
   22414:	orr	r4, r0, r1, lsl r5
   22418:	lsr	sl, r7, sl
   2241c:	mov	r0, r2
   22420:	orr	sl, sl, ip, lsl r5
   22424:	lsr	r9, r4, #16
   22428:	str	r3, [sp, #4]
   2242c:	str	r2, [sp]
   22430:	uxth	fp, r4
   22434:	mov	r1, r9
   22438:	bl	219e8 <triple_free@@Base+0xac04>
   2243c:	ldr	r2, [sp]
   22440:	mov	r1, r9
   22444:	mov	r8, r0
   22448:	mov	r0, r2
   2244c:	bl	21bd4 <triple_free@@Base+0xadf0>
   22450:	mul	r0, fp, r8
   22454:	lsr	r2, sl, #16
   22458:	orr	r1, r2, r1, lsl #16
   2245c:	cmp	r0, r1
   22460:	bls	22480 <triple_free@@Base+0xb69c>
   22464:	adds	r1, r1, r4
   22468:	sub	r2, r8, #1
   2246c:	bcs	22534 <triple_free@@Base+0xb750>
   22470:	cmp	r0, r1
   22474:	subhi	r8, r8, #2
   22478:	addhi	r1, r1, r4
   2247c:	bls	22534 <triple_free@@Base+0xb750>
   22480:	rsb	ip, r0, r1
   22484:	mov	r1, r9
   22488:	str	ip, [sp]
   2248c:	mov	r0, ip
   22490:	bl	219e8 <triple_free@@Base+0xac04>
   22494:	ldr	ip, [sp]
   22498:	mov	r1, r9
   2249c:	mov	r2, r0
   224a0:	mov	r0, ip
   224a4:	str	r2, [sp]
   224a8:	bl	21bd4 <triple_free@@Base+0xadf0>
   224ac:	ldr	r2, [sp]
   224b0:	uxth	ip, sl
   224b4:	mul	fp, fp, r2
   224b8:	orr	ip, ip, r1, lsl #16
   224bc:	cmp	fp, ip
   224c0:	bls	224e0 <triple_free@@Base+0xb6fc>
   224c4:	adds	ip, ip, r4
   224c8:	sub	r1, r2, #1
   224cc:	bcs	2252c <triple_free@@Base+0xb748>
   224d0:	cmp	fp, ip
   224d4:	subhi	r2, r2, #2
   224d8:	addhi	ip, ip, r4
   224dc:	bls	2252c <triple_free@@Base+0xb748>
   224e0:	ldr	r0, [sp, #4]
   224e4:	orr	r1, r2, r8, lsl #16
   224e8:	rsb	fp, fp, ip
   224ec:	umull	r2, r3, r1, r0
   224f0:	cmp	fp, r3
   224f4:	bcc	22518 <triple_free@@Base+0xb734>
   224f8:	movne	r4, #0
   224fc:	moveq	r4, #1
   22500:	cmp	r2, r7, lsl r5
   22504:	movls	r4, #0
   22508:	andhi	r4, r4, #1
   2250c:	cmp	r4, #0
   22510:	moveq	r3, r1
   22514:	beq	221dc <triple_free@@Base+0xb3f8>
   22518:	sub	r3, r1, #1
   2251c:	mov	r4, #0
   22520:	b	221dc <triple_free@@Base+0xb3f8>
   22524:	mov	fp, r3
   22528:	b	222b8 <triple_free@@Base+0xb4d4>
   2252c:	mov	r2, r1
   22530:	b	224e0 <triple_free@@Base+0xb6fc>
   22534:	mov	r8, r2
   22538:	b	22480 <triple_free@@Base+0xb69c>
   2253c:	mov	r3, r2
   22540:	b	2239c <triple_free@@Base+0xb5b8>
   22544:	cmp	r3, #0
   22548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2254c:	mov	r6, r0
   22550:	sub	sp, sp, #12
   22554:	mov	r5, r1
   22558:	mov	r7, r0
   2255c:	mov	r4, r2
   22560:	mov	r8, r1
   22564:	bne	22644 <triple_free@@Base+0xb860>
   22568:	cmp	r2, r1
   2256c:	bls	22680 <triple_free@@Base+0xb89c>
   22570:	clz	r3, r2
   22574:	cmp	r3, #0
   22578:	rsbne	r8, r3, #32
   2257c:	lslne	r4, r2, r3
   22580:	lsrne	r8, r0, r8
   22584:	lslne	r7, r0, r3
   22588:	orrne	r8, r8, r1, lsl r3
   2258c:	lsr	r5, r4, #16
   22590:	uxth	sl, r4
   22594:	mov	r1, r5
   22598:	mov	r0, r8
   2259c:	bl	219e8 <triple_free@@Base+0xac04>
   225a0:	mov	r1, r5
   225a4:	mov	r9, r0
   225a8:	mov	r0, r8
   225ac:	bl	21bd4 <triple_free@@Base+0xadf0>
   225b0:	mul	r0, sl, r9
   225b4:	lsr	r3, r7, #16
   225b8:	orr	r1, r3, r1, lsl #16
   225bc:	cmp	r0, r1
   225c0:	bls	225e4 <triple_free@@Base+0xb800>
   225c4:	adds	r1, r1, r4
   225c8:	sub	r2, r9, #1
   225cc:	bcs	225e0 <triple_free@@Base+0xb7fc>
   225d0:	cmp	r0, r1
   225d4:	subhi	r9, r9, #2
   225d8:	addhi	r1, r1, r4
   225dc:	bhi	225e4 <triple_free@@Base+0xb800>
   225e0:	mov	r9, r2
   225e4:	rsb	r8, r0, r1
   225e8:	mov	r1, r5
   225ec:	uxth	r7, r7
   225f0:	mov	r0, r8
   225f4:	bl	219e8 <triple_free@@Base+0xac04>
   225f8:	mov	r1, r5
   225fc:	mov	r6, r0
   22600:	mov	r0, r8
   22604:	bl	21bd4 <triple_free@@Base+0xadf0>
   22608:	mul	sl, sl, r6
   2260c:	orr	r1, r7, r1, lsl #16
   22610:	cmp	sl, r1
   22614:	bls	22630 <triple_free@@Base+0xb84c>
   22618:	adds	r4, r1, r4
   2261c:	sub	r3, r6, #1
   22620:	bcs	2292c <triple_free@@Base+0xbb48>
   22624:	cmp	sl, r4
   22628:	subhi	r6, r6, #2
   2262c:	bls	2292c <triple_free@@Base+0xbb48>
   22630:	orr	r0, r6, r9, lsl #16
   22634:	mov	r6, #0
   22638:	mov	r1, r6
   2263c:	add	sp, sp, #12
   22640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22644:	cmp	r3, r1
   22648:	movhi	r6, #0
   2264c:	movhi	r0, r6
   22650:	bhi	22638 <triple_free@@Base+0xb854>
   22654:	clz	r7, r3
   22658:	cmp	r7, #0
   2265c:	bne	2275c <triple_free@@Base+0xb978>
   22660:	cmp	r3, r1
   22664:	cmpcs	r2, r6
   22668:	movhi	r6, #0
   2266c:	movls	r6, #1
   22670:	movls	r0, #1
   22674:	movls	r6, r7
   22678:	movhi	r0, r6
   2267c:	b	22638 <triple_free@@Base+0xb854>
   22680:	cmp	r2, #0
   22684:	bne	22698 <triple_free@@Base+0xb8b4>
   22688:	mov	r1, r2
   2268c:	mov	r0, #1
   22690:	bl	219e8 <triple_free@@Base+0xac04>
   22694:	mov	r4, r0
   22698:	clz	r3, r4
   2269c:	cmp	r3, #0
   226a0:	bne	22858 <triple_free@@Base+0xba74>
   226a4:	rsb	r5, r4, r5
   226a8:	lsr	r8, r4, #16
   226ac:	uxth	sl, r4
   226b0:	mov	r6, #1
   226b4:	mov	r1, r8
   226b8:	mov	r0, r5
   226bc:	bl	219e8 <triple_free@@Base+0xac04>
   226c0:	mov	r1, r8
   226c4:	mov	r9, r0
   226c8:	mov	r0, r5
   226cc:	bl	21bd4 <triple_free@@Base+0xadf0>
   226d0:	mul	r0, sl, r9
   226d4:	lsr	r3, r7, #16
   226d8:	orr	r1, r3, r1, lsl #16
   226dc:	cmp	r0, r1
   226e0:	bls	22700 <triple_free@@Base+0xb91c>
   226e4:	adds	r1, r1, r4
   226e8:	sub	r2, r9, #1
   226ec:	bcs	22934 <triple_free@@Base+0xbb50>
   226f0:	cmp	r0, r1
   226f4:	subhi	r9, r9, #2
   226f8:	addhi	r1, r1, r4
   226fc:	bls	22934 <triple_free@@Base+0xbb50>
   22700:	rsb	fp, r0, r1
   22704:	mov	r1, r8
   22708:	uxth	r7, r7
   2270c:	mov	r0, fp
   22710:	bl	219e8 <triple_free@@Base+0xac04>
   22714:	mov	r1, r8
   22718:	mov	r5, r0
   2271c:	mov	r0, fp
   22720:	bl	21bd4 <triple_free@@Base+0xadf0>
   22724:	mul	sl, sl, r5
   22728:	orr	r1, r7, r1, lsl #16
   2272c:	cmp	sl, r1
   22730:	bls	2274c <triple_free@@Base+0xb968>
   22734:	adds	r4, r1, r4
   22738:	sub	r3, r5, #1
   2273c:	bcs	2293c <triple_free@@Base+0xbb58>
   22740:	cmp	sl, r4
   22744:	subhi	r5, r5, #2
   22748:	bls	2293c <triple_free@@Base+0xbb58>
   2274c:	orr	r0, r5, r9, lsl #16
   22750:	mov	r1, r6
   22754:	add	sp, sp, #12
   22758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2275c:	rsb	r1, r7, #32
   22760:	lsl	r0, r2, r7
   22764:	lsr	r2, r2, r1
   22768:	lsr	fp, r5, r1
   2276c:	orr	r8, r2, r3, lsl r7
   22770:	lsr	r1, r6, r1
   22774:	str	r0, [sp, #4]
   22778:	orr	r5, r1, r5, lsl r7
   2277c:	lsr	r9, r8, #16
   22780:	mov	r0, fp
   22784:	uxth	sl, r8
   22788:	mov	r1, r9
   2278c:	bl	219e8 <triple_free@@Base+0xac04>
   22790:	mov	r1, r9
   22794:	mov	r4, r0
   22798:	mov	r0, fp
   2279c:	bl	21bd4 <triple_free@@Base+0xadf0>
   227a0:	mul	r0, sl, r4
   227a4:	lsr	ip, r5, #16
   227a8:	orr	r1, ip, r1, lsl #16
   227ac:	cmp	r0, r1
   227b0:	bls	227c4 <triple_free@@Base+0xb9e0>
   227b4:	adds	r1, r1, r8
   227b8:	sub	r2, r4, #1
   227bc:	bcc	22958 <triple_free@@Base+0xbb74>
   227c0:	mov	r4, r2
   227c4:	rsb	ip, r0, r1
   227c8:	mov	r1, r9
   227cc:	str	ip, [sp]
   227d0:	uxth	r5, r5
   227d4:	mov	r0, ip
   227d8:	bl	219e8 <triple_free@@Base+0xac04>
   227dc:	ldr	ip, [sp]
   227e0:	mov	r1, r9
   227e4:	mov	fp, r0
   227e8:	mov	r0, ip
   227ec:	bl	21bd4 <triple_free@@Base+0xadf0>
   227f0:	mul	sl, sl, fp
   227f4:	orr	r1, r5, r1, lsl #16
   227f8:	cmp	sl, r1
   227fc:	bls	22810 <triple_free@@Base+0xba2c>
   22800:	adds	r1, r1, r8
   22804:	sub	r2, fp, #1
   22808:	bcc	22944 <triple_free@@Base+0xbb60>
   2280c:	mov	fp, r2
   22810:	ldr	r3, [sp, #4]
   22814:	orr	r0, fp, r4, lsl #16
   22818:	rsb	sl, sl, r1
   2281c:	umull	r4, r5, r0, r3
   22820:	cmp	sl, r5
   22824:	bcc	22844 <triple_free@@Base+0xba60>
   22828:	movne	r3, #0
   2282c:	moveq	r3, #1
   22830:	cmp	r4, r6, lsl r7
   22834:	movls	r6, #0
   22838:	andhi	r6, r3, #1
   2283c:	cmp	r6, #0
   22840:	beq	22638 <triple_free@@Base+0xb854>
   22844:	mov	r6, #0
   22848:	sub	r0, r0, #1
   2284c:	mov	r1, r6
   22850:	add	sp, sp, #12
   22854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22858:	lsl	r4, r4, r3
   2285c:	rsb	r9, r3, #32
   22860:	lsr	r2, r5, r9
   22864:	lsr	r9, r6, r9
   22868:	lsr	r8, r4, #16
   2286c:	orr	r9, r9, r5, lsl r3
   22870:	mov	r0, r2
   22874:	lsl	r7, r6, r3
   22878:	mov	r1, r8
   2287c:	str	r2, [sp]
   22880:	bl	219e8 <triple_free@@Base+0xac04>
   22884:	ldr	r2, [sp]
   22888:	mov	r1, r8
   2288c:	uxth	sl, r4
   22890:	mov	fp, r0
   22894:	mov	r0, r2
   22898:	bl	21bd4 <triple_free@@Base+0xadf0>
   2289c:	mul	r0, sl, fp
   228a0:	lsr	r3, r9, #16
   228a4:	orr	r1, r3, r1, lsl #16
   228a8:	cmp	r0, r1
   228ac:	bls	228cc <triple_free@@Base+0xbae8>
   228b0:	adds	r1, r1, r4
   228b4:	sub	r3, fp, #1
   228b8:	bcs	2296c <triple_free@@Base+0xbb88>
   228bc:	cmp	r0, r1
   228c0:	subhi	fp, fp, #2
   228c4:	addhi	r1, r1, r4
   228c8:	bls	2296c <triple_free@@Base+0xbb88>
   228cc:	rsb	r5, r0, r1
   228d0:	mov	r1, r8
   228d4:	uxth	r9, r9
   228d8:	mov	r0, r5
   228dc:	bl	219e8 <triple_free@@Base+0xac04>
   228e0:	mov	r1, r8
   228e4:	mov	r6, r0
   228e8:	mov	r0, r5
   228ec:	bl	21bd4 <triple_free@@Base+0xadf0>
   228f0:	mul	r5, sl, r6
   228f4:	orr	r1, r9, r1, lsl #16
   228f8:	cmp	r5, r1
   228fc:	bls	22920 <triple_free@@Base+0xbb3c>
   22900:	adds	r1, r1, r4
   22904:	sub	r3, r6, #1
   22908:	bcs	2291c <triple_free@@Base+0xbb38>
   2290c:	cmp	r5, r1
   22910:	subhi	r6, r6, #2
   22914:	addhi	r1, r1, r4
   22918:	bhi	22920 <triple_free@@Base+0xbb3c>
   2291c:	mov	r6, r3
   22920:	rsb	r5, r5, r1
   22924:	orr	r6, r6, fp, lsl #16
   22928:	b	226b4 <triple_free@@Base+0xb8d0>
   2292c:	mov	r6, r3
   22930:	b	22630 <triple_free@@Base+0xb84c>
   22934:	mov	r9, r2
   22938:	b	22700 <triple_free@@Base+0xb91c>
   2293c:	mov	r5, r3
   22940:	b	2274c <triple_free@@Base+0xb968>
   22944:	cmp	sl, r1
   22948:	subhi	fp, fp, #2
   2294c:	addhi	r1, r1, r8
   22950:	bhi	22810 <triple_free@@Base+0xba2c>
   22954:	b	2280c <triple_free@@Base+0xba28>
   22958:	cmp	r0, r1
   2295c:	subhi	r4, r4, #2
   22960:	addhi	r1, r1, r8
   22964:	bhi	227c4 <triple_free@@Base+0xb9e0>
   22968:	b	227c0 <triple_free@@Base+0xb9dc>
   2296c:	mov	fp, r3
   22970:	b	228cc <triple_free@@Base+0xbae8>
   22974:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   22978:	mov	r7, r0
   2297c:	ldr	r6, [pc, #76]	; 229d0 <triple_free@@Base+0xbbec>
   22980:	mov	r8, r1
   22984:	ldr	r5, [pc, #72]	; 229d4 <triple_free@@Base+0xbbf0>
   22988:	mov	r9, r2
   2298c:	add	r6, pc, r6
   22990:	bl	11738 <fdopen@plt-0x20>
   22994:	add	r5, pc, r5
   22998:	rsb	r6, r5, r6
   2299c:	asrs	r6, r6, #2
   229a0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   229a4:	sub	r5, r5, #4
   229a8:	mov	r4, #0
   229ac:	add	r4, r4, #1
   229b0:	ldr	r3, [r5, #4]!
   229b4:	mov	r0, r7
   229b8:	mov	r1, r8
   229bc:	mov	r2, r9
   229c0:	blx	r3
   229c4:	cmp	r4, r6
   229c8:	bne	229ac <triple_free@@Base+0xbbc8>
   229cc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   229d0:	andeq	r2, r1, ip, lsl r4
   229d4:	andeq	r2, r1, r0, lsl r4
   229d8:	bx	lr
   229dc:	ldr	r3, [pc, #28]	; 22a00 <triple_free@@Base+0xbc1c>
   229e0:	mov	r1, #0
   229e4:	ldr	r2, [pc, #24]	; 22a04 <triple_free@@Base+0xbc20>
   229e8:	add	r3, pc, r3
   229ec:	ldr	r3, [r3, r2]
   229f0:	cmp	r3, #0
   229f4:	ldrne	r2, [r3]
   229f8:	moveq	r2, r3
   229fc:	b	11a40 <__cxa_atexit@plt>
   22a00:	andeq	r2, r1, r0, lsl r6
   22a04:	andeq	r0, r0, r0, asr #3

Disassembly of section .fini:

00022a08 <.fini>:
   22a08:	push	{r3, lr}
   22a0c:	pop	{r3, pc}
