<stg><name>udivrem<256u></name>


<trans_list>

<trans id="557" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="13" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="13" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="13" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="23" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="38" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="42" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="45" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="50" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:2 %this_assign_51_1_016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_assign_51_1_016"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:4 %empty_101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:5 %na_divisor_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6 %na_divisor_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
:7 %na_divisor_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %p_read_6 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %p_read_7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %p_read_8 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %p_read_9 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %p_read_10 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:16 %na_numerator_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="na_numerator_word_num_bits"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %this_assign_51_1_016_load = load i64 %this_assign_51_1_016

]]></Node>
<StgValue><ssdm name="this_assign_51_1_016_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %p_load16 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %p_load = load i64 %empty_101

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %na_divisor_word_num_bits_1_0_load = load i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
branch0:6 %na_divisor_word_num_bits_2_0_load = load i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
branch0:7 %na_divisor_word_num_bits_3_0_load = load i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %this_assign_51_1_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_016_load, i64 0, i64 %this_assign_51_1_016_load, i64 %this_assign_51_1_016_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="this_assign_51_1_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load16, i64 %p_load16, i64 0, i64 %p_load16, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load, i64 %p_load, i64 %p_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:11 %na_divisor_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_0_load, i64 0, i64 %na_divisor_word_num_bits_1_0_load, i64 %na_divisor_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:12 %na_divisor_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_0_load, i64 %na_divisor_word_num_bits_2_0_load, i64 0, i64 %na_divisor_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:13 %na_divisor_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:14 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:15 %empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:16 %store_ln29 = store i64 %na_divisor_word_num_bits_3_1, i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:17 %store_ln29 = store i64 %na_divisor_word_num_bits_2_1, i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:18 %store_ln29 = store i64 %na_divisor_word_num_bits_1_1, i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:19 %store_ln29 = store i64 %tmp_5, i64 %empty_101

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:20 %store_ln29 = store i64 %tmp_s, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:21 %store_ln29 = store i64 %this_assign_51_1_s, i64 %this_assign_51_1_016

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:22 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %br_ln29 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %idx150 = phi i2 %add_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="idx150"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %add_ln29_9 = add i2 %idx150, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %zext_ln29 = zext i2 %idx150

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %store_ln29 = store i64 0, i2 %this_numerator_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %icmp_ln29_9 = icmp_eq  i2 %idx150, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:6 %empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:7 %br_ln29 = br i1 %icmp_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:0 %un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="un"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:1 %this_numerator_word_num_bits_addr_38 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_38"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:2 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %na_num_numerator_words = phi i3 %add_ln498, void, i3 4, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="na_num_numerator_words"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln498 = icmp_eq  i3 %na_num_numerator_words, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln498 = br i1 %icmp_ln498, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="3">
<![CDATA[
:1 %trunc_ln498 = trunc i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln498"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln498 = add i3 %na_num_numerator_words, i3 7

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %add_ln498_3 = add i2 %trunc_ln498, i2 3

]]></Node>
<StgValue><ssdm name="add_ln498_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:4 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_10, i64 %p_read19, i64 %p_read_9, i64 %p_read_8, i2 %add_ln498_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %icmp_ln498_3 = icmp_eq  i64 %tmp_6, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln498 = br i1 %icmp_ln498_3, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_num_divisor_words = phi i64 %add_ln502, void, i64 4, void %.critedge

]]></Node>
<StgValue><ssdm name="na_num_divisor_words"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="64">
<![CDATA[
:4 %trunc_ln502 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %add_ln505 = add i2 %trunc_ln502, i2 3

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:6 %x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i64 %p_read_4, i2 %add_ln505

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %icmp_ln502_3 = icmp_eq  i64 %x_assign, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_3

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln502 = br i1 %and_ln502, void %.critedge55, void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="3">
<![CDATA[
.critedge55:0 %trunc_ln493 = trunc i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln493"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:1 %trunc_ln493_3 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="64">
<![CDATA[
.critedge55:2 %trunc_ln493_4 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_4"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:3 %add_ln493 = add i32 %trunc_ln493_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.critedge55:4 %tmp = ctlz i64 @llvm.ctlz.i64, i64 %x_assign, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:5 %na_shift = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="na_shift"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:6 %icmp_ln506 = icmp_ne  i32 %na_shift, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge55:7 %br_ln506 = br i1 %icmp_ln506, void, void

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:0 %store_ln520 = store i64 %p_read_10, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %this_numerator_word_num_bits_addr_39 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_39"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2 %store_ln520 = store i64 %p_read19, i2 %this_numerator_word_num_bits_addr_39

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:0 %sh_prom_i = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom_i"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub25_i = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub25_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
:2 %sh_prom26_i = zext i32 %sub25_i

]]></Node>
<StgValue><ssdm name="sh_prom26_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln508 = br void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %this_numerator_word_num_bits_addr_40 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_40"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:4 %store_ln520 = store i64 %p_read_9, i2 %this_numerator_word_num_bits_addr_40

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_numerator_word_num_bits_addr_41 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_41"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:6 %store_ln520 = store i64 %p_read_8, i2 %this_numerator_word_num_bits_addr_41

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_divisor_word_num_bits_3_2 = phi i64 %na_divisor_word_num_bits_3_1, void, i64 %na_divisor_word_num_bits_3_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %na_divisor_word_num_bits_2_2 = phi i64 %na_divisor_word_num_bits_2_1, void, i64 %na_divisor_word_num_bits_2_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %na_divisor_word_num_bits_1_2 = phi i64 %na_divisor_word_num_bits_1_1, void, i64 %na_divisor_word_num_bits_1_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %empty_105 = phi i64 %tmp_5, void, i64 %tmp_8, void %.split7356

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %empty_106 = phi i64 %tmp_s, void, i64 %tmp_7, void %.split7356

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %this_assign_51_1_014 = phi i64 %this_assign_51_1_s, void, i64 %this_assign_51_1_1, void %.split7356

]]></Node>
<StgValue><ssdm name="this_assign_51_1_014"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %i = phi i2 3, void, i2 %add_ln508, void %.split7356

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %icmp_ln508 = icmp_eq  i2 %i, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln508 = br i1 %icmp_ln508, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split7:1 %switch_ln509 = switch i2 %i, void %branch19363, i2 1, void %.split7356, i2 2, void %branch18361

]]></Node>
<StgValue><ssdm name="switch_ln509"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch18361:0 %br_ln509 = br void %.split7356

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch19363:0 %br_ln509 = br void %.split7356

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split7356:0 %phi_ln509 = phi i64 %p_read_5, void %branch18361, i64 %p_read_4, void %branch19363, i64 %p_read_6, void %.split7

]]></Node>
<StgValue><ssdm name="phi_ln509"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7356:1 %add_ln508 = add i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:2 %shl_ln509 = shl i64 %phi_ln509, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln509"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:3 %phi_ln509_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_5, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i2 %i

]]></Node>
<StgValue><ssdm name="phi_ln509_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:4 %lshr_ln509 = lshr i64 %phi_ln509_1, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln509"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:5 %or_ln509 = or i64 %lshr_ln509, i64 %shl_ln509

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:6 %this_assign_51_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_014, i64 %or_ln509, i64 %this_assign_51_1_014, i64 %this_assign_51_1_014, i2 %i

]]></Node>
<StgValue><ssdm name="this_assign_51_1_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:7 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_106, i64 %empty_106, i64 %or_ln509, i64 %empty_106, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:8 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %empty_105, i64 %empty_105, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:9 %na_divisor_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_1_2, i64 %na_divisor_word_num_bits_1_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:10 %na_divisor_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_2, i64 %na_divisor_word_num_bits_2_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_2_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:11 %na_divisor_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %na_divisor_word_num_bits_3_2, i64 %na_divisor_word_num_bits_3_2, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.split7356:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %shl_ln510 = shl i64 %p_read_7, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %lshr_ln512 = lshr i64 %p_read_8, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln512"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2 %store_ln512 = store i64 %lshr_ln512, i2 %this_numerator_word_num_bits_addr_38

]]></Node>
<StgValue><ssdm name="store_ln512"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln513 = br void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %empty_108 = phi i64 %p_read_8, void, i64 %phi_ln514, void %.split5300

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i_19 = phi i2 3, void, i2 %add_ln513, void %.split5300

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln513 = icmp_eq  i2 %i_19, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln513 = br i1 %icmp_ln513, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:0 %add_ln513 = add i2 %i_19, i2 3

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="2">
<![CDATA[
.split5:1 %trunc_ln513_cast = zext i2 %i_19

]]></Node>
<StgValue><ssdm name="trunc_ln513_cast"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:2 %specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:3 %shl_ln514 = shl i64 %empty_108, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln514"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split5:4 %switch_ln514 = switch i2 %i_19, void %branch10305, i2 1, void %.split5300, i2 2, void %branch9303

]]></Node>
<StgValue><ssdm name="switch_ln514"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch9303:0 %br_ln514 = br void %.split5300

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="!1"/>
<literal name="i_19" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch10305:0 %br_ln514 = br void %.split5300

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split5300:0 %phi_ln514 = phi i64 %p_read19, void %branch9303, i64 %p_read_9, void %branch10305, i64 %p_read_10, void %.split5

]]></Node>
<StgValue><ssdm name="phi_ln514"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5300:1 %lshr_ln514 = lshr i64 %phi_ln514, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln514"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5300:2 %or_ln514 = or i64 %lshr_ln514, i64 %shl_ln514

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5300:3 %this_numerator_word_num_bits_addr_43 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %trunc_ln513_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_43"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.split5300:4 %store_ln514 = store i64 %or_ln514, i2 %this_numerator_word_num_bits_addr_43

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split5300:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %shl_ln515 = shl i64 %p_read_10, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:1 %store_ln515 = store i64 %shl_ln515, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln516 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %na_divisor_word_num_bits_3_4 = phi i64 %na_divisor_word_num_bits_3_2, void, i64 %p_read_4, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %na_divisor_word_num_bits_2_4 = phi i64 %na_divisor_word_num_bits_2_2, void, i64 %p_read_5, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:2 %na_divisor_word_num_bits_1_4 = phi i64 %na_divisor_word_num_bits_1_2, void, i64 %p_read_6, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:3 %d = phi i64 %shl_ln510, void, i64 %p_read_7, void

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:4 %empty_110 = phi i64 %empty_105, void, i64 %p_read_4, void

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:5 %empty_111 = phi i64 %empty_106, void, i64 %p_read_5, void

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:6 %high_assign = phi i64 %this_assign_51_1_014, void, i64 %p_read_6, void

]]></Node>
<StgValue><ssdm name="high_assign"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:7 %d0 = trunc i64 %d

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8 %zext_ln525 = zext i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %this_numerator_word_num_bits_addr_42 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_42"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12 %add_ln525 = add i2 %trunc_ln493, i2 3

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:13 %zext_ln525_3 = zext i2 %add_ln525

]]></Node>
<StgValue><ssdm name="zext_ln525_3"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %this_numerator_word_num_bits_addr_44 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_44"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_17"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ifconv:16 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d, i64 %high_assign, i64 %empty_111, i64 %empty_110, i2 %add_ln505

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="219" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:11 %icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_17"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:17 %icmp_ln525_3 = icmp_ult  i64 %this_numerator_word_num_bits_load_17, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln525_3"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:18 %na_num_numerator_words_3 = add i3 %na_num_numerator_words, i3 1

]]></Node>
<StgValue><ssdm name="na_num_numerator_words_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_3

]]></Node>
<StgValue><ssdm name="and_ln525"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:20 %select_ln525 = select i1 %and_ln525, i3 %na_num_numerator_words, i3 %na_num_numerator_words_3

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:21 %zext_ln659 = zext i3 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:22 %trunc_ln659 = trunc i3 %select_ln525

]]></Node>
<StgValue><ssdm name="trunc_ln659"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln493_3

]]></Node>
<StgValue><ssdm name="icmp_ln659"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %br_ln659 = br i1 %icmp_ln659, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %switch_ln662 = switch i32 %trunc_ln493_3, void %.preheader.preheader, i32 1, void %._crit_edge10, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="switch_ln662"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:0 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge10:1 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10:2 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %q_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %q_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %q_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %q_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %agg_result_16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_16_0"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %agg_result_15_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_15_0"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %agg_result_14_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_14_0"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %agg_result_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %x = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %x_3 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:14 %zext_ln295 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:15 %lshr_ln373 = lshr i64 %x, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:16 %shl_ln373_3 = shl i64 %x_3, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln373_3"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:17 %xor_ln373 = xor i32 %na_shift, i32 63

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:18 %zext_ln373 = zext i32 %xor_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:19 %shl_ln373 = shl i64 %shl_ln373_3, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="shl_ln373"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:20 %low = or i64 %shl_ln373, i64 %lshr_ln373

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:21 %high = lshr i64 %x_3, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %this_numerator_word_num_bits_addr_45 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_45"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_18"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:10 %this_numerator_word_num_bits_addr_46 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_46"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_19"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:12 %this_numerator_word_num_bits_addr_47 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_47"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_19"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_20"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:22 %br_ln29 = br void %branch4227

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:0 %write_flag14_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag14_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag14_0"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:1 %write_flag17_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag17_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag17_0"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:2 %write_flag20_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag20_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag20_0"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:3 %write_flag23_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag23_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag23_0"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch4227:4 %phi_ln29_5 = phi i2 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_11, void %branch4227

]]></Node>
<StgValue><ssdm name="phi_ln29_5"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4227:5 %add_ln29_11 = add i2 %phi_ln29_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
branch4227:6 %agg_result_16_0_load = load i64 %agg_result_16_0

]]></Node>
<StgValue><ssdm name="agg_result_16_0_load"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64">
<![CDATA[
branch4227:7 %agg_result_15_0_load = load i64 %agg_result_15_0

]]></Node>
<StgValue><ssdm name="agg_result_15_0_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64">
<![CDATA[
branch4227:8 %agg_result_14_0_load = load i64 %agg_result_14_0

]]></Node>
<StgValue><ssdm name="agg_result_14_0_load"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64">
<![CDATA[
branch4227:9 %agg_result_1_0_load = load i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="agg_result_1_0_load"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch4227:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:11 %agg_result_16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_16_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:12 %write_flag23_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 1, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag23_1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:13 %agg_result_15_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_15_0_load, i64 %agg_result_15_0_load, i64 0, i64 %agg_result_15_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_15_1"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:14 %write_flag20_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag20_0, i1 %write_flag20_0, i1 1, i1 %write_flag20_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag20_1"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:15 %agg_result_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_14_0_load, i64 0, i64 %agg_result_14_0_load, i64 %agg_result_14_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_14_1"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:16 %write_flag17_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag17_0, i1 1, i1 %write_flag17_0, i1 %write_flag17_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag17_1"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:17 %agg_result_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_1_1"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:18 %write_flag14_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag14_0, i1 %write_flag14_0, i1 %write_flag14_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag14_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4227:19 %icmp_ln29_11 = icmp_eq  i2 %phi_ln29_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch4227:20 %empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:21 %store_ln29 = store i64 %agg_result_1_1, i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:22 %store_ln29 = store i64 %agg_result_14_1, i64 %agg_result_14_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:23 %store_ln29 = store i64 %agg_result_15_1, i64 %agg_result_15_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:24 %store_ln29 = store i64 %agg_result_16_1, i64 %agg_result_16_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4227:25 %br_ln29 = br i1 %icmp_ln29_11, void %branch4227, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:0 %agg_result_1_2 = phi i64 %select_ln39, void %.split3, i64 %agg_result_1_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_1_2"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:1 %agg_result_14_2 = phi i64 %select_ln39_2, void %.split3, i64 %agg_result_14_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_14_2"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:2 %i_22 = phi i2 %i_23, void %.split3, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3 %i_23 = add i2 %i_22, i2 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:5 %icmp_ln38 = icmp_eq  i2 %i_22, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:6 %empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:7 %br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="2">
<![CDATA[
.split3:0 %trunc_ln117_3 = trunc i2 %i_22

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:1 %select_ln39 = select i1 %trunc_ln117_3, i64 %agg_result_1_2, i64 %low

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:2 %select_ln39_2 = select i1 %trunc_ln117_3, i64 %high, i64 %agg_result_14_2

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.split3:3 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="308" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge10:4 %zext_ln609_3 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_3"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="311" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:5 %trunc_ln21 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge10:6 %zext_ln611 = zext i40 %trunc_ln21

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge10:7 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge10:9 %zext_ln611_6 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_6"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge10:10 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge10:12 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge10:13 %mul_ln612_3 = mul i62 %zext_ln611_6, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_3"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:14 %tmp_10 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_3, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:15 %zext_ln612_15 = zext i22 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln612_15"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:16 %add_ln612 = add i22 %shl_ln, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:17 %zext_ln612_7 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_7"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge10:18 %v1 = sub i23 %zext_ln612_7, i23 %zext_ln612_15

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge10:8 %zext_ln611_5 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_5"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge10:19 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10:20 %zext_ln612_16 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_16"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:24 %mul_ln614 = mul i64 %zext_ln611_5, i64 %zext_ln612_16

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="330" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:25 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:26 %mul_ln614_3 = mul i64 %sub_ln614, i64 %zext_ln612_16

]]></Node>
<StgValue><ssdm name="mul_ln614_3"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:27 %trunc_ln22 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_3, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge10:21 %tmp_11 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge10:22 %sext_ln614 = sext i36 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge10:23 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge10:28 %zext_ln614_5 = zext i17 %trunc_ln22

]]></Node>
<StgValue><ssdm name="zext_ln614_5"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge10:29 %v2 = add i46 %zext_ln614_5, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge10:30 %zext_ln614_6 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_6"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge10:31 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:32 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge10:33 %zext_ln617 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:34 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:39 %mul_ln618 = mul i64 %zext_ln614_6, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge10:46 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:35 %trunc_ln23 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge10:36 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge10:37 %and_ln618 = and i45 %trunc_ln23, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:38 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:40 %e = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge10:41 %zext_ln397 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge10:42 %zext_ln397_16 = zext i64 %e

]]></Node>
<StgValue><ssdm name="zext_ln397_16"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge10:43 %x_36 = mul i110 %zext_ln397_16, i110 %zext_ln397

]]></Node>
<StgValue><ssdm name="x_36"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:44 %trunc_ln24 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_36, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:45 %zext_ln619 = zext i45 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge10:47 %shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:48 %v3 = add i64 %shl_ln3, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:49 %zext_ln397_12 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_12"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:50 %zext_ln397_13 = zext i64 %d

]]></Node>
<StgValue><ssdm name="zext_ln397_13"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge10:51 %x_38 = mul i128 %zext_ln397_12, i128 %zext_ln397_13

]]></Node>
<StgValue><ssdm name="x_38"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:52 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i_20 = phi i2 %i_21, void %.split.i, i2 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_7, void %.split.i, i1 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_21 = add i2 %i_20, i2 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i_20, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_38, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_38

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_12, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_3 = select i1 %trunc_ln117, i64 0, i64 %d

]]></Node>
<StgValue><ssdm name="select_ln175_3"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_3, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_7 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:0 %sub_ln621 = sub i64 %v3, i64 %d

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
reciprocal_2by1.exit:2 %add_ln543 = add i2 %trunc_ln659, i2 3

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:3 %zext_ln543 = zext i2 %add_ln543

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit:4 %this_numerator_word_num_bits_addr_48 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_48"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit:6 %store_ln544 = store i64 0, i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:11 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="390" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit:7 %add_ln546 = add i3 %select_ln525, i3 6

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:8 %sext_ln397 = sext i3 %add_ln546

]]></Node>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="32">
<![CDATA[
reciprocal_2by1.exit:9 %zext_ln397_35 = zext i32 %sext_ln397

]]></Node>
<StgValue><ssdm name="zext_ln397_35"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit:10 %zext_ln397_14 = zext i64 %v4

]]></Node>
<StgValue><ssdm name="zext_ln397_14"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit:13 %br_ln547 = br void

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %high_assign_5 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_59, void

]]></Node>
<StgValue><ssdm name="high_assign_5"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx154 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void

]]></Node>
<StgValue><ssdm name="idx154"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="34" op_0_bw="32">
<![CDATA[
:5 %sext_ln546 = sext i32 %idx154

]]></Node>
<StgValue><ssdm name="sext_ln546"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6 %add_ln546_3 = add i34 %sext_ln546, i34 %zext_ln397_35

]]></Node>
<StgValue><ssdm name="add_ln546_3"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="34">
<![CDATA[
:7 %zext_ln546 = zext i34 %add_ln546_3

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="128" op_0_bw="64">
<![CDATA[
:14 %zext_ln397_15 = zext i64 %high_assign_5

]]></Node>
<StgValue><ssdm name="zext_ln397_15"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:15 %mul_ln397 = mul i128 %zext_ln397_15, i128 %zext_ln397_14

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="128">
<![CDATA[
:16 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %q_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:38 %store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:39 %icmp_ln550 = icmp_eq  i34 %add_ln546_3, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %q_26 = add i64 %reuse_select, i64 %q

]]></Node>
<StgValue><ssdm name="q_26"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln176 = icmp_ult  i64 %q_26, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="1">
<![CDATA[
:20 %zext_ln177_3 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln177_4 = add i64 %high_assign_5, i64 %zext_ln177_3

]]></Node>
<StgValue><ssdm name="add_ln177_4"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %add_ln177_3 = add i64 %add_ln177_4, i64 %q_7

]]></Node>
<StgValue><ssdm name="add_ln177_3"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %q_27 = add i64 %add_ln177_3, i64 1

]]></Node>
<StgValue><ssdm name="q_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="420" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul_ln663 = mul i64 %q_27, i64 %d

]]></Node>
<StgValue><ssdm name="mul_ln663"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %r = sub i64 %reuse_select, i64 %mul_ln663

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="422" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln550 = add i32 %idx154, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln546"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %icmp_ln665 = icmp_ugt  i64 %r, i64 %q_26

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %r_55 = add i64 %r, i64 %d

]]></Node>
<StgValue><ssdm name="r_55"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_3, i64 %q_27

]]></Node>
<StgValue><ssdm name="select_ln665"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %r_56 = select i1 %icmp_ln665, i64 %r_55, i64 %r

]]></Node>
<StgValue><ssdm name="r_56"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %icmp_ln671 = icmp_ult  i64 %r_56, i64 %d

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31 %xor_ln671 = xor i1 %icmp_ln671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln671"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32 %add_ln673 = add i64 %select_ln665, i64 1

]]></Node>
<StgValue><ssdm name="add_ln673"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33 %r_57 = sub i64 %r_56, i64 %d

]]></Node>
<StgValue><ssdm name="r_57"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665

]]></Node>
<StgValue><ssdm name="select_ln671"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %r_59 = select i1 %xor_ln671, i64 %r_57, i64 %r_56

]]></Node>
<StgValue><ssdm name="r_59"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
:36 %store_ln299 = store i64 %select_ln671, i2 %it

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:37 %store_ln671 = store i64 %select_ln671, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40 %empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="439" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_2 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_2"/></StgValue>
</operation>

<operation id="440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:1 %this_numerator_word_num_bits_addr_50 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_50"/></StgValue>
</operation>

<operation id="441" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_22"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="442" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_2 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_2"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_22"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:3 %this_numerator_word_num_bits_addr_51 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_51"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_23"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:5 %this_numerator_word_num_bits_addr_52 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_52"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_24"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:7 %zext_ln666 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:8 %lshr_ln666 = lshr i64 %r_59, i64 %zext_ln666

]]></Node>
<StgValue><ssdm name="lshr_ln666"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="450" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_23"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_24"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:9 %br_ln666 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:0 %agg_result_0_0 = phi i64 %un_load_2, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_0_ret, void %branch25, i64 %q_word_num_bits_0_ret, void %branch24, i64 %q_word_num_bits_0_ret, void %branch23, i64 %q_word_num_bits_0_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %un_load, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_0"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:1 %agg_result_016_0 = phi i64 %this_numerator_word_num_bits_load_22, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_1_ret, void %branch25, i64 %q_word_num_bits_1_ret, void %branch24, i64 %q_word_num_bits_1_ret, void %branch23, i64 %q_word_num_bits_1_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_18, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_016_0"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:2 %agg_result_02_0 = phi i64 %this_numerator_word_num_bits_load_23, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_2_ret, void %branch25, i64 %q_word_num_bits_2_ret, void %branch24, i64 %q_word_num_bits_2_ret, void %branch23, i64 %q_word_num_bits_2_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_19, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_02_0"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:3 %agg_result_03_0 = phi i64 %this_numerator_word_num_bits_load_24, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_3_ret, void %branch25, i64 %q_word_num_bits_3_ret, void %branch24, i64 %q_word_num_bits_3_ret, void %branch23, i64 %q_word_num_bits_3_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_20, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_03_0"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:4 %agg_result_1_4 = phi i64 %lshr_ln666, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_0_2, void %branch25, i64 %r_word_num_bits_7_0_2, void %branch24, i64 %r_word_num_bits_7_0_2, void %branch23, i64 %lshr_ln687, void %._crit_edge.loopexit, i64 %p_read_10, void %_ifconv, i64 %agg_result_1_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_1_4"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:5 %agg_result_14_4 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_1_2, void %branch25, i64 %r_word_num_bits_7_1_2, void %branch24, i64 %lshr_ln687, void %branch23, i64 %r_word_num_bits_7_1_2, void %._crit_edge.loopexit, i64 %p_read19, void %_ifconv, i64 %agg_result_14_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_14_4"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:6 %phi_ln690 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_2_2, void %branch25, i64 %lshr_ln687, void %branch24, i64 %r_word_num_bits_7_2_2, void %branch23, i64 %r_word_num_bits_7_2_2, void %._crit_edge.loopexit, i64 %p_read_9, void %_ifconv, i64 %agg_result_15_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:7 %phi_ln690_2 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %lshr_ln687, void %branch25, i64 %r_word_num_bits_7_3_2, void %branch24, i64 %r_word_num_bits_7_3_2, void %branch23, i64 %r_word_num_bits_7_3_2, void %._crit_edge.loopexit, i64 %p_read_8, void %_ifconv, i64 %agg_result_16_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690_2"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:8 %mrv = insertvalue i512 <undef>, i64 %agg_result_0_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:9 %mrv_1 = insertvalue i512 %mrv, i64 %agg_result_016_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:10 %mrv_2 = insertvalue i512 %mrv_1, i64 %agg_result_02_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:11 %mrv_3 = insertvalue i512 %mrv_2, i64 %agg_result_03_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:12 %mrv_4 = insertvalue i512 %mrv_3, i64 %agg_result_1_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:13 %mrv_5 = insertvalue i512 %mrv_4, i64 %agg_result_14_4

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:14 %mrv_6 = insertvalue i512 %mrv_5, i64 %phi_ln690

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:15 %mrv_7 = insertvalue i512 %mrv_6, i64 %phi_ln690_2

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="512">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:16 %ret_ln690 = ret i512 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="470" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %phi_ln29_4 = phi i2 %add_ln29_10, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_4"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln29_10 = add i2 %phi_ln29_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
.preheader:2 %q_word_num_bits_3_0_load = load i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64">
<![CDATA[
.preheader:3 %q_word_num_bits_2_0_load = load i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
.preheader:4 %q_word_num_bits_1_0_load = load i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64">
<![CDATA[
.preheader:5 %q_word_num_bits_0_0_load = load i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:7 %q_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:8 %q_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_2_0_load, i64 %q_word_num_bits_2_0_load, i64 0, i64 %q_word_num_bits_2_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:9 %q_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_1_0_load, i64 0, i64 %q_word_num_bits_1_0_load, i64 %q_word_num_bits_1_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:10 %q_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11 %icmp_ln29_10 = icmp_eq  i2 %phi_ln29_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:12 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:13 %store_ln29 = store i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:14 %store_ln29 = store i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:15 %store_ln29 = store i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:16 %store_ln29 = store i64 %q_word_num_bits_3_1, i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17 %br_ln29 = br i1 %icmp_ln29_10, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:0 %r_word_num_bits_7_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_0"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:1 %r_word_num_bits_7_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_0"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:2 %r_word_num_bits_7_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_0"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:3 %r_word_num_bits_7_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_0"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="493" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:5 %q_word_num_bits_0_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_ret"/></StgValue>
</operation>

<operation id="495" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:6 %q_word_num_bits_1_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_ret"/></StgValue>
</operation>

<operation id="496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:7 %q_word_num_bits_2_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_ret"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:8 %q_word_num_bits_3_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_ret"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:9 %br_ln29 = br void %branch14

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="499" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch14:0 %phi_ln29_6 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit, i2 %add_ln29_12, void %branch14

]]></Node>
<StgValue><ssdm name="phi_ln29_6"/></StgValue>
</operation>

<operation id="500" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:1 %add_ln29_12 = add i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
branch14:2 %r_word_num_bits_7_3_0_load = load i64 %r_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_0_load"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
branch14:3 %r_word_num_bits_7_2_0_load = load i64 %r_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_0_load"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64">
<![CDATA[
branch14:4 %r_word_num_bits_7_1_0_load = load i64 %r_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_0_load"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
branch14:5 %r_word_num_bits_7_0_0_load = load i64 %r_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_0_load"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch14:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:7 %r_word_num_bits_7_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 0, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_1"/></StgValue>
</operation>

<operation id="507" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:8 %r_word_num_bits_7_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_0_load, i64 %r_word_num_bits_7_2_0_load, i64 0, i64 %r_word_num_bits_7_2_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_1"/></StgValue>
</operation>

<operation id="508" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:9 %r_word_num_bits_7_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_0_load, i64 0, i64 %r_word_num_bits_7_1_0_load, i64 %r_word_num_bits_7_1_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_1"/></StgValue>
</operation>

<operation id="509" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:10 %r_word_num_bits_7_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_1"/></StgValue>
</operation>

<operation id="510" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:11 %icmp_ln29_12 = icmp_eq  i2 %phi_ln29_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="511" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch14:12 %empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="512" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:13 %store_ln29 = store i64 %r_word_num_bits_7_0_1, i64 %r_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="513" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:14 %store_ln29 = store i64 %r_word_num_bits_7_1_1, i64 %r_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="514" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:15 %store_ln29 = store i64 %r_word_num_bits_7_2_1, i64 %r_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="515" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:16 %store_ln29 = store i64 %r_word_num_bits_7_3_1, i64 %r_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="516" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14:17 %br_ln29 = br i1 %icmp_ln29_12, void %branch14, void %_ZN4intx4uintILj256EEC2Ev.exit87

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="517" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:0 %sh_prom38 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom38"/></StgValue>
</operation>

<operation id="518" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:1 %sub43 = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:2 %sh_prom44 = zext i32 %sub43

]]></Node>
<StgValue><ssdm name="sh_prom44"/></StgValue>
</operation>

<operation id="520" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:3 %br_ln685 = br void

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="521" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %r_word_num_bits_7_0_2 = phi i64 %r_word_num_bits_7_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_0_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_2"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %r_word_num_bits_7_1_2 = phi i64 %r_word_num_bits_7_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_1_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_2"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %r_word_num_bits_7_2_2 = phi i64 %r_word_num_bits_7_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_2_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_2"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %r_word_num_bits_7_3_2 = phi i64 %r_word_num_bits_7_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_3_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_2"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %i_24 = phi i32 0, void %_ZN4intx4uintILj256EEC2Ev.exit87, i32 %add_ln685, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln685 = add i32 %i_24, i32 1

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln685 = icmp_eq  i32 %i_24, i32 %add_ln493

]]></Node>
<StgValue><ssdm name="icmp_ln685"/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:0 %i_64_cast = zext i32 %i_24

]]></Node>
<StgValue><ssdm name="i_64_cast"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:2 %this_numerator_word_num_bits_addr_54 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_64_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_54"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_26"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:4 %zext_ln686 = zext i32 %add_ln685

]]></Node>
<StgValue><ssdm name="zext_ln686"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:6 %this_numerator_word_num_bits_addr_55 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_55"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_27"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="32">
<![CDATA[
.split_ifconv:11 %trunc_ln686 = trunc i32 %i_24

]]></Node>
<StgValue><ssdm name="trunc_ln686"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="537" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln685"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_26"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:5 %lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_26, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln686"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_27"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:8 %shl_ln686 = shl i64 %this_numerator_word_num_bits_load_27, i64 %sh_prom44

]]></Node>
<StgValue><ssdm name="shl_ln686"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:9 %or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686

]]></Node>
<StgValue><ssdm name="or_ln686"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:10 %select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_26

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:12 %r_word_num_bits_7_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %select_ln506, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_3"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:13 %r_word_num_bits_7_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_2, i64 %r_word_num_bits_7_2_2, i64 %select_ln506, i64 %r_word_num_bits_7_2_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_3"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:14 %r_word_num_bits_7_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_2, i64 %select_ln506, i64 %r_word_num_bits_7_1_2, i64 %r_word_num_bits_7_1_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_3"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:15 %r_word_num_bits_7_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %select_ln506, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_3"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="549" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %this_numerator_word_num_bits_addr_53 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_53"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_25"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="551" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_25"/></StgValue>
</operation>

<operation id="552" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_25, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln687"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %switch_ln687 = switch i2 %trunc_ln502, void %branch25, i2 1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, i2 2, void %branch23, i2 3, void %branch24

]]></Node>
<StgValue><ssdm name="switch_ln687"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch24:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch23:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch25:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
