nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2373.250038743019, gates: 768, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//adder.lib; read_verilog /tmp/06GAKZSF4M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/06GAKZSF4M.v
Parsing Verilog input from `/tmp/06GAKZSF4M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 08947884b3
CPU: user 0.06s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 768, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2X1', 252), ('INVX1', 128), ('AOI21X1', 96), ('OAI21X1', 95), ('NAND2X1', 63), ('NOR2X1', 34), ('NOR3X1', 32), ('OR2X2', 32), ('NAND3X1', 31), ('XOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  1025  nodes
created networkx graph with  1025  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.09867238998413086
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5697147846221924
loadDataAndPreprocess done. time esclaped:  0.5698037147521973
originalArea= 2373.2501000000066
initial AstranArea= 2373.2501000000066
dealing with pattern# ADDER_G0_454_455 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_454_455 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2024.2793972492218, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G0_454_455.lib; read_verilog /tmp/36PSU6QDYW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G0_454_455.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/36PSU6QDYW.v
Parsing Verilog input from `/tmp/36PSU6QDYW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 286acb6317
CPU: user 0.06s system 0.00s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G0_454_455', 128), ('AOI21X1', 96), ('OAI21X1', 96), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.176650047302246
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.7524449825286865
loadDataAndPreprocess done. time esclaped:  3.75252628326416
current AstranArea= 2024.2793999999917
>>> choose the cluster ADDER_G0_454_455!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G1_1_439.lib; read_verilog /tmp/5LP77EJX6E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5LP77EJX6E.v
Parsing Verilog input from `/tmp/5LP77EJX6E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 19c71fdedc
CPU: user 0.07s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.674207448959351
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.876511573791504
loadDataAndPreprocess done. time esclaped:  5.876587390899658
current AstranArea= 1987.4249999999913
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_74_75 with 62 clusters ( size = 2 )
.......................................................................................................................................................................................................................... HHHHHHHHHHHHHH**HHHHHH*H>>> : Synthesis pattern# ADDER_G2_74_75 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2825.801999568939, gates: 947, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G2_74_75.lib; read_verilog /tmp/778DMBDUZM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G2_74_75.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/778DMBDUZM.v
Parsing Verilog input from `/tmp/778DMBDUZM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec2805022c
CPU: user 0.12s system 0.01s, MEM: 24.01 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 947, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 250), ('OAI21X1', 188), ('ADDER_G0_454_455', 128), ('ADDER_G1_1_439', 126), ('NOR2X1', 64), ('ADDER_G2_74_75', 63), ('NOR3X1', 62), ('NAND3X1', 62), ('NAND2X1', 2), ('AOI21X1', 1), ('OR2X2', 1)]
creating networkx graph with  1204  nodes
created networkx graph with  1204  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.62560772895813
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.09416842460632
loadDataAndPreprocess done. time esclaped:  51.094250440597534
current AstranArea= 2825.8020000000006
>>> area increased after remapping!

dealing with pattern# ADDER_G2_69_70_420 with 61 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G2_69_70_420 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1819.5067211389542, gates: 386, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G2_69_70_420.lib; read_verilog /tmp/FCXLD3R8HT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G2_69_70_420.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FCXLD3R8HT.v
Parsing Verilog input from `/tmp/FCXLD3R8HT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e45ecbf5fa
CPU: user 0.04s system 0.00s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 386, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 129), ('ADDER_G0_454_455', 128), ('ADDER_G2_69_70_420', 127), ('AOI21X1', 2)]
creating networkx graph with  643  nodes
created networkx graph with  643  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.71423101425171
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.744593381881714
loadDataAndPreprocess done. time esclaped:  51.74469995498657
current AstranArea= 1819.506699999988
>>> choose the cluster ADDER_G2_69_70_420!

dealing with pattern# ADDER_G3_0_385 with 126 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G3_0_385 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1643.5192241668701, gates: 261, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G3_0_385.lib; read_verilog /tmp/7HLGIWL4DO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/adder//ADDER_G3_0_385.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7HLGIWL4DO.v
Parsing Verilog input from `/tmp/7HLGIWL4DO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4edba0b7fd
CPU: user 0.02s system 0.01s, MEM: 18.27 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 261, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G2_69_70_420', 127), ('ADDER_G3_0_385', 125), ('INVX1', 4), ('ADDER_G0_454_455', 3), ('AOI21X1', 2)]
creating networkx graph with  518  nodes
created networkx graph with  518  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.42444062232971
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  52.426514863967896
loadDataAndPreprocess done. time esclaped:  52.426573753356934
current AstranArea= 1643.519199999994
>>> choose the cluster ADDER_G3_0_385!

saveArea= 729.7309000000125  /  30.748166828266875 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18243.098580121994, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//arbiter.lib; read_verilog /tmp/7S4WEFHN43.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7S4WEFHN43.v
Parsing Verilog input from `/tmp/7S4WEFHN43.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d69c4ac026
CPU: user 0.73s system 0.03s, MEM: 77.30 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2754), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 218), ('NOR3X1', 197), ('NOR2X1', 190), ('AND2X2', 3)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3749823570251465
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.841616868972778
loadDataAndPreprocess done. time esclaped:  6.841710567474365
originalArea= 18243.09890000138
initial AstranArea= 18243.09890000138
dealing with pattern# ARBITER_G0_3_755_6683 with 2693 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_3_755_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G0_3_755_6683.lib; read_verilog /tmp/R7YL3BKPNN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G0_3_755_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R7YL3BKPNN.v
Parsing Verilog input from `/tmp/R7YL3BKPNN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ada49c6867
CPU: user 0.73s system 0.04s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G0_3_755_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.872142553329468
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.615440845489502
loadDataAndPreprocess done. time esclaped:  27.615528345108032
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_3_6683 with 2693 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_3_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G0_3_6683.lib; read_verilog /tmp/Z57DG0IU6Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G0_3_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z57DG0IU6Y.v
Parsing Verilog input from `/tmp/Z57DG0IU6Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1484095e07
CPU: user 0.73s system 0.04s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.02834129333496
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.09885311126709
loadDataAndPreprocess done. time esclaped:  36.098963022232056
current AstranArea= 18242.88580000138
>>> choose the cluster ARBITER_G0_3_6683!

dealing with pattern# ARBITER_G1_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_7_9.lib; read_verilog /tmp/R38WW057BV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R38WW057BV.v
Parsing Verilog input from `/tmp/R38WW057BV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 70cf83d5ab
CPU: user 0.74s system 0.04s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.32215881347656
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  57.12173652648926
loadDataAndPreprocess done. time esclaped:  57.12182116508484
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_10_11_409_410 with 1320 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH*HHH>>> : Synthesis pattern# ARBITER_G1_10_11_409_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_11_409_410.lib; read_verilog /tmp/LPLEFOK2GM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_11_409_410.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LPLEFOK2GM.v
Parsing Verilog input from `/tmp/LPLEFOK2GM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0aad863011
CPU: user 0.77s system 0.03s, MEM: 77.41 MB total, 70.99 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  186.09503746032715
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  190.0651774406433
loadDataAndPreprocess done. time esclaped:  190.06528854370117
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_10_11_410 with 1320 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................ HHHHHHHH*HHH>>> : Synthesis pattern# ARBITER_G1_10_11_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18280.11910903454, gates: 6862, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_11_410.lib; read_verilog /tmp/J5BDEC18GR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_11_410.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J5BDEC18GR.v
Parsing Verilog input from `/tmp/J5BDEC18GR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d9b2e119b1
CPU: user 0.73s system 0.04s, MEM: 76.96 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6862, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2813), ('OAI21X1', 2706), ('INVX1', 641), ('PI', 256), ('NOR3X1', 162), ('NAND2X1', 156), ('NAND3X1', 147), ('NOR2X1', 130), ('ARBITER_G1_10_11_410', 107)]
creating networkx graph with  7118  nodes
created networkx graph with  7118  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  252.30173134803772
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  256.6950993537903
loadDataAndPreprocess done. time esclaped:  256.6951880455017
current AstranArea= 18280.11940000139
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_10_1104 with 1320 clusters ( size = 2 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH>>> : Synthesis pattern# ARBITER_G1_10_1104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_1104.lib; read_verilog /tmp/3XNRC0O65M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_10_1104.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3XNRC0O65M.v
Parsing Verilog input from `/tmp/3XNRC0O65M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8f5f2d3527
CPU: user 0.72s system 0.03s, MEM: 77.37 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  309.3019518852234
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  313.3113934993744
loadDataAndPreprocess done. time esclaped:  313.31146693229675
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_769 with 398 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_0_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_0_769.lib; read_verilog /tmp/F5LG9D3IQ8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G1_0_769.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F5LG9D3IQ8.v
Parsing Verilog input from `/tmp/F5LG9D3IQ8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 695be6fc98
CPU: user 0.72s system 0.04s, MEM: 77.34 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  316.8680410385132
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  321.4787127971649
loadDataAndPreprocess done. time esclaped:  321.47877740859985
current AstranArea= 18240.156200001387
>>> choose the cluster ARBITER_G1_0_769!

dealing with pattern# ARBITER_G2_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_7_9 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_10_11_409_410 with 1320 clusters ( size = 4 )
dealing with pattern# ARBITER_G2_10_11_410 with 1320 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_10_1104 with 1320 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_769 with 393 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_424 with 261 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# ARBITER_G2_0_424 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18155.759405851364, gates: 6819, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G2_0_424.lib; read_verilog /tmp/4V0MHH9JA2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G2_0_424.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4V0MHH9JA2.v
Parsing Verilog input from `/tmp/4V0MHH9JA2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 90a2285570
CPU: user 0.70s system 0.04s, MEM: 76.45 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6819, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 512), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 211), ('NOR2X1', 190), ('ARBITER_G2_0_424', 136), ('NOR3X1', 63), ('ARBITER_G1_0_769', 5), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7075  nodes
created networkx graph with  7075  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  409.920982837677
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  414.24773025512695
loadDataAndPreprocess done. time esclaped:  414.2478005886078
current AstranArea= 18155.759700001385
>>> choose the cluster ARBITER_G2_0_424!

dealing with pattern# ARBITER_G3_0_171_6738 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_5_6559 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_1015 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_12_13_411_412 with 1320 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_12_13_412 with 1320 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_12_1102 with 1320 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_768 with 391 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_1_2_1021 with 255 clusters ( size = 4 )
............................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHH*HHHHHHHHH>>> : Synthesis pattern# ARBITER_G3_0_1_2_1021 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18361.34846484661, gates: 6639, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_0_1_2_1021.lib; read_verilog /tmp/ILY46RI6PV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_0_1_2_1021.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ILY46RI6PV.v
Parsing Verilog input from `/tmp/ILY46RI6PV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 47a6c42473
CPU: user 1.05s system 0.05s, MEM: 75.73 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6639, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2816), ('OAI21X1', 2560), ('INVX1', 458), ('ARBITER_G3_0_1_2_1021', 256), ('PI', 256), ('NOR3X1', 144), ('NOR2X1', 132), ('NAND2X1', 129), ('ARBITER_G0_3_6683', 128), ('ARBITER_G1_0_769', 6), ('ARBITER_G2_0_424', 5), ('NAND3X1', 4), ('OR2X2', 1)]
creating networkx graph with  6895  nodes
created networkx graph with  6895  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  515.9881200790405
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  517.1873893737793
loadDataAndPreprocess done. time esclaped:  517.1874499320984
current AstranArea= 18361.348800001382
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_1_2_1021_1022 with 255 clusters ( size = 4 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# ARBITER_G3_1_2_1021_1022 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18326.522981762886, gates: 6618, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_1_2_1021_1022.lib; read_verilog /tmp/KB12QAH16O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_1_2_1021_1022.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KB12QAH16O.v
Parsing Verilog input from `/tmp/KB12QAH16O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3dfa58817c
CPU: user 0.69s system 0.04s, MEM: 75.48 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6618, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2688), ('AOI21X1', 2613), ('INVX1', 511), ('ARBITER_G3_1_2_1021_1022', 331), ('NAND2X1', 308), ('PI', 256), ('ARBITER_G2_0_424', 138), ('NOR3X1', 19), ('ARBITER_G1_0_769', 7), ('OR2X2', 1), ('NOR2X1', 1), ('NAND3X1', 1)]
creating networkx graph with  6874  nodes
created networkx graph with  6874  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  688.8513321876526
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  690.9270844459534
loadDataAndPreprocess done. time esclaped:  690.9271576404572
current AstranArea= 18326.523300001423
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_1_2_1021 with 255 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHH>>> : Synthesis pattern# ARBITER_G3_1_2_1021 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18309.118964076042, gates: 6695, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_1_2_1021.lib; read_verilog /tmp/6BSI95YK0E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_1_2_1021.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6BSI95YK0E.v
Parsing Verilog input from `/tmp/6BSI95YK0E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3267186f01
CPU: user 0.73s system 0.03s, MEM: 76.09 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6695, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2816), ('OAI21X1', 2560), ('INVX1', 514), ('ARBITER_G3_1_2_1021', 256), ('PI', 256), ('NOR3X1', 144), ('NOR2X1', 132), ('NAND2X1', 129), ('ARBITER_G0_3_6683', 128), ('ARBITER_G1_0_769', 6), ('ARBITER_G2_0_424', 5), ('NAND3X1', 4), ('OR2X2', 1)]
creating networkx graph with  6951  nodes
created networkx graph with  6951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  745.7984874248505
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  748.3518099784851
loadDataAndPreprocess done. time esclaped:  748.3518657684326
current AstranArea= 18309.119200001387
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_2_768_769 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_2_768_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_2_768_769.lib; read_verilog /tmp/6GE6W6AMW9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G3_2_768_769.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6GE6W6AMW9.v
Parsing Verilog input from `/tmp/6GE6W6AMW9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7ba82c079c
CPU: user 0.81s system 0.06s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 93% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  753.4843745231628
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  757.6747834682465
loadDataAndPreprocess done. time esclaped:  757.6748666763306
current AstranArea= 17959.68810000134
>>> choose the cluster ARBITER_G3_2_768_769!

dealing with pattern# ARBITER_G4_2_6519 with 1406 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_10_395 with 1342 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_10_395 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18317.555527091026, gates: 6820, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_10_395.lib; read_verilog /tmp/0KT8N0TGFK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_10_395.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0KT8N0TGFK.v
Parsing Verilog input from `/tmp/0KT8N0TGFK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec266466d1
CPU: user 1.07s system 0.05s, MEM: 76.69 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6820, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2725), ('AOI21X1', 2621), ('INVX1', 447), ('NAND2X1', 326), ('ARBITER_G4_10_395', 261), ('PI', 256), ('ARBITER_G3_2_768_769', 138), ('NAND3X1', 74), ('AND2X2', 68), ('NOR3X1', 67), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4)]
creating networkx graph with  7076  nodes
created networkx graph with  7076  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  775.0508062839508
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  783.8834307193756
loadDataAndPreprocess done. time esclaped:  783.8835217952728
current AstranArea= 18317.555800001388
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_4 with 509 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_2_3_4 with 377 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_3_4 with 377 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_3_4_1021 with 337 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_4_1021 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_948 with 320 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_0_948 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17974.57103395462, gates: 6712, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948.lib; read_verilog /tmp/XGB0TPFRH1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XGB0TPFRH1.v
Parsing Verilog input from `/tmp/XGB0TPFRH1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e2d06feb34
CPU: user 0.71s system 0.03s, MEM: 75.77 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2663), ('INVX1', 404), ('NAND2X1', 256), ('PI', 256), ('ARBITER_G3_2_768_769', 253), ('NAND3X1', 133), ('ARBITER_G4_0_948', 130), ('NOR2X1', 68), ('AND2X2', 61), ('ARBITER_G0_3_6683', 25), ('NOR3X1', 15), ('ARBITER_G2_0_424', 7), ('ARBITER_G1_0_769', 6), ('OR2X2', 3)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  788.5001430511475
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  789.286078453064
loadDataAndPreprocess done. time esclaped:  789.2861397266388
current AstranArea= 17974.571300001364
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_1_4 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_1_4.lib; read_verilog /tmp/IIQX7KRF5P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IIQX7KRF5P.v
Parsing Verilog input from `/tmp/IIQX7KRF5P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2c36bf2eee
CPU: user 0.71s system 0.04s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  793.22052526474
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  796.2090218067169
loadDataAndPreprocess done. time esclaped:  796.2090792655945
current AstranArea= 17959.68810000134
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_3_6652 with 193 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_1_3_4 with 189 clusters ( size = 4 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHH****H>>> : Synthesis pattern# ARBITER_G4_0_1_3_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18270.401200652122, gates: 6691, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_1_3_4.lib; read_verilog /tmp/21BLDGR6CP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_1_3_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/21BLDGR6CP.v
Parsing Verilog input from `/tmp/21BLDGR6CP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 34c1e63dab
CPU: user 0.74s system 0.03s, MEM: 75.86 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6691, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2816), ('AOI21X1', 2688), ('INVX1', 512), ('PI', 256), ('NAND3X1', 141), ('ARBITER_G3_2_768_769', 138), ('NAND2X1', 131), ('NOR2X1', 128), ('ARBITER_G4_0_1_3_4', 128), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('AND2X2', 1)]
creating networkx graph with  6947  nodes
created networkx graph with  6947  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  895.8664314746857
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  898.183012008667
loadDataAndPreprocess done. time esclaped:  898.1830809116364
current AstranArea= 18270.40150000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_948_949 with 189 clusters ( size = 3 )
.............................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHH****HHHHHHH*H>>> : Synthesis pattern# ARBITER_G4_0_948_949 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18073.793229460716, gates: 6691, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948_949.lib; read_verilog /tmp/XUP97UOXN6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948_949.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XUP97UOXN6.v
Parsing Verilog input from `/tmp/XUP97UOXN6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dcdb4f9aea
CPU: user 0.69s system 0.04s, MEM: 75.86 MB total, 68.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6691, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2816), ('AOI21X1', 2688), ('INVX1', 512), ('PI', 256), ('NAND3X1', 141), ('ARBITER_G3_2_768_769', 138), ('NAND2X1', 131), ('NOR2X1', 128), ('ARBITER_G4_0_948_949', 128), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('AND2X2', 1)]
creating networkx graph with  6947  nodes
created networkx graph with  6947  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  954.0548646450043
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  956.2687051296234
loadDataAndPreprocess done. time esclaped:  956.2687723636627
current AstranArea= 18073.79350000135
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_3_4 with 189 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHH*H>>> : Synthesis pattern# ARBITER_G4_3_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18008.25721871853, gates: 6691, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_3_4.lib; read_verilog /tmp/DLV9Z4T2DK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_3_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DLV9Z4T2DK.v
Parsing Verilog input from `/tmp/DLV9Z4T2DK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 685787ea3a
CPU: user 0.63s system 0.04s, MEM: 75.84 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6691, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2816), ('AOI21X1', 2688), ('INVX1', 512), ('PI', 256), ('NAND3X1', 141), ('ARBITER_G3_2_768_769', 138), ('NAND2X1', 131), ('NOR2X1', 128), ('ARBITER_G4_3_4', 128), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('AND2X2', 1)]
creating networkx graph with  6947  nodes
created networkx graph with  6947  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  996.6437544822693
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  998.7764503955841
loadDataAndPreprocess done. time esclaped:  998.7765235900879
current AstranArea= 18008.257500001346
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_2_392_6519 with 186 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_6429 with 186 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_948_949_3164 with 169 clusters ( size = 4 )
............................................................................................................................................................................................................................................................ HHHHHHHHHHHHHHHH*HHHH>>> : Synthesis pattern# ARBITER_G4_0_948_949_3164 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18367.4198410511, gates: 6621, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948_949_3164.lib; read_verilog /tmp/8UQUEWEV9E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_0_948_949_3164.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8UQUEWEV9E.v
Parsing Verilog input from `/tmp/8UQUEWEV9E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9b1e6a44a6
CPU: user 0.72s system 0.04s, MEM: 75.68 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6621, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 512), ('ARBITER_G4_0_948_949_3164', 382), ('PI', 256), ('NAND2X1', 186), ('NAND3X1', 92), ('NOR2X1', 54), ('NOR3X1', 9), ('ARBITER_G3_2_768_769', 8), ('ARBITER_G0_3_6683', 1), ('ARBITER_G2_0_424', 1), ('ARBITER_G1_0_769', 1)]
creating networkx graph with  6877  nodes
created networkx graph with  6877  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1100.0631108283997
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1102.4611115455627
loadDataAndPreprocess done. time esclaped:  1102.46120595932
current AstranArea= 18367.420200001383
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_1_4_1021 with 169 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_3_4_1021 with 169 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHHHHHHH**HHHHHHH>>> : Synthesis pattern# ARBITER_G4_3_4_1021 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18120.840409994125, gates: 6598, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_3_4_1021.lib; read_verilog /tmp/XE5M450XZJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_3_4_1021.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XE5M450XZJ.v
Parsing Verilog input from `/tmp/XE5M450XZJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fce400464f
CPU: user 0.71s system 0.04s, MEM: 75.43 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6598, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2688), ('AOI21X1', 2574), ('INVX1', 512), ('ARBITER_G4_3_4_1021', 370), ('NAND2X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 164), ('NOR3X1', 17), ('NAND3X1', 4), ('ARBITER_G2_0_424', 1)]
creating networkx graph with  6854  nodes
created networkx graph with  6854  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1168.3690843582153
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1169.8714516162872
loadDataAndPreprocess done. time esclaped:  1169.8715569972992
current AstranArea= 18120.840600001313
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_4_1021 with 169 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_4_1021 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17799.444200515747, gates: 6755, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_4_1021.lib; read_verilog /tmp/J3K5OEBONQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/arbiter//ARBITER_G4_4_1021.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J3K5OEBONQ.v
Parsing Verilog input from `/tmp/J3K5OEBONQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e892bd7406
CPU: user 0.71s system 0.03s, MEM: 75.97 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6755, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2687), ('OAI21X1', 2665), ('NAND2X1', 449), ('INVX1', 447), ('PI', 256), ('ARBITER_G4_4_1021', 232), ('NAND3X1', 189), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('OR2X2', 1)]
creating networkx graph with  7011  nodes
created networkx graph with  7011  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1174.8184597492218
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1177.1807508468628
loadDataAndPreprocess done. time esclaped:  1177.1808636188507
current AstranArea= 17799.444500001402
>>> choose the cluster ARBITER_G4_4_1021!

saveArea= 443.6543999999776  /  2.4319026193512774 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5426.515814304352, gates: 2283, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//bar.lib; read_verilog /tmp/1S3GK59NP9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1S3GK59NP9.v
Parsing Verilog input from `/tmp/1S3GK59NP9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0a5334c0f1
CPU: user 0.20s system 0.02s, MEM: 35.27 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 612), ('OAI21X1', 536), ('AOI21X1', 392), ('NAND3X1', 307), ('INVX1', 164), ('NOR3X1', 155), ('PI', 135), ('NOR2X1', 112), ('AND2X2', 5)]
creating networkx graph with  2418  nodes
created networkx graph with  2418  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.6095685958862305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.401623964309692
loadDataAndPreprocess done. time esclaped:  4.401711463928223
originalArea= 5426.515900000057
initial AstranArea= 5426.515900000057
dealing with pattern# BAR_G0_14_15 with 442 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_14_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5777.30386698246, gates: 2231, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_14_15.lib; read_verilog /tmp/447Y2DMN1O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_14_15.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/447Y2DMN1O.v
Parsing Verilog input from `/tmp/447Y2DMN1O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c94061fc92
CPU: user 0.21s system 0.01s, MEM: 35.59 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2231, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 422), ('BAR_G0_14_15', 365), ('AOI21X1', 353), ('OAI21X1', 275), ('NAND3X1', 272), ('NOR3X1', 173), ('INVX1', 165), ('PI', 135), ('AND2X2', 96), ('NOR2X1', 62), ('OR2X2', 48)]
creating networkx graph with  2366  nodes
created networkx graph with  2366  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.065639019012451
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.43601107597351
loadDataAndPreprocess done. time esclaped:  12.436788082122803
current AstranArea= 5777.3039000000235
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_339_341 with 377 clusters ( size = 3 )
...................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH*>>> : Synthesis pattern# BAR_G0_3_339_341 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5751.93580365181, gates: 2189, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_339_341.lib; read_verilog /tmp/OYHJKDON83.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_339_341.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OYHJKDON83.v
Parsing Verilog input from `/tmp/OYHJKDON83.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 116864ab9d
CPU: user 0.31s system 0.01s, MEM: 35.36 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2189, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 497), ('BAR_G0_3_339_341', 377), ('NAND3X1', 364), ('OAI21X1', 326), ('AOI21X1', 221), ('INVX1', 161), ('PI', 135), ('NOR3X1', 120), ('NOR2X1', 65), ('AND2X2', 34), ('OR2X2', 24)]
creating networkx graph with  2324  nodes
created networkx graph with  2324  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  90.66998934745789
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  91.92000484466553
loadDataAndPreprocess done. time esclaped:  91.92009544372559
current AstranArea= 5751.935799999999
>>> area increased after remapping!

dealing with pattern# BAR_G0_15_20 with 335 clusters ( size = 2 )
...............................................................................................................................................................................................................................................................................>>> : Synthesis pattern# BAR_G0_15_20 unsuccessfully!

dealing with pattern# BAR_G0_3_339 with 326 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_3_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_339.lib; read_verilog /tmp/BSNXBC5MMF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BSNXBC5MMF.v
Parsing Verilog input from `/tmp/BSNXBC5MMF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6de7d5b147
CPU: user 0.20s system 0.01s, MEM: 34.48 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_3_339', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  100.41028118133545
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  102.32269096374512
loadDataAndPreprocess done. time esclaped:  102.32277536392212
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_26_31 with 299 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_26_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6718.9151438474655, gates: 2621, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_26_31.lib; read_verilog /tmp/SGYDEM4Q02.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_26_31.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SGYDEM4Q02.v
Parsing Verilog input from `/tmp/SGYDEM4Q02.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0400ff3f84
CPU: user 0.25s system 0.02s, MEM: 38.45 MB total, 32.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2621, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 517), ('NAND2X1', 473), ('AOI21X1', 454), ('BAR_G0_26_31', 295), ('INVX1', 230), ('AND2X2', 208), ('NAND3X1', 145), ('PI', 135), ('NOR3X1', 116), ('NOR2X1', 111), ('OR2X2', 72)]
creating networkx graph with  2756  nodes
created networkx graph with  2756  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.70112252235413
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  106.26908898353577
loadDataAndPreprocess done. time esclaped:  106.26918029785156
current AstranArea= 6718.915200000061
>>> area increased after remapping!

dealing with pattern# BAR_G0_9_337 with 202 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_9_337 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5493.276222586632, gates: 2264, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_9_337.lib; read_verilog /tmp/2OGEXWIV31.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_9_337.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2OGEXWIV31.v
Parsing Verilog input from `/tmp/2OGEXWIV31.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fced37b8de
CPU: user 0.21s system 0.01s, MEM: 35.25 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2264, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 570), ('OAI21X1', 405), ('NAND3X1', 392), ('AOI21X1', 370), ('BAR_G0_9_337', 158), ('PI', 135), ('INVX1', 123), ('NOR3X1', 108), ('NOR2X1', 64), ('OR2X2', 53), ('AND2X2', 21)]
creating networkx graph with  2399  nodes
created networkx graph with  2399  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  108.24027729034424
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  110.52044105529785
loadDataAndPreprocess done. time esclaped:  110.52055978775024
current AstranArea= 5493.276300000065
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1735 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1735 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5449.214615106583, gates: 2289, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1735.lib; read_verilog /tmp/595BB3OUHQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1735.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/595BB3OUHQ.v
Parsing Verilog input from `/tmp/595BB3OUHQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8105de8c0f
CPU: user 0.21s system 0.01s, MEM: 35.44 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2289, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 614), ('OAI21X1', 536), ('AOI21X1', 395), ('NAND3X1', 295), ('INVX1', 164), ('NOR3X1', 158), ('PI', 135), ('NOR2X1', 112), ('BAR_G0_0_1735', 8), ('AND2X2', 7)]
creating networkx graph with  2424  nodes
created networkx graph with  2424  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.7821249961853
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  114.5589120388031
loadDataAndPreprocess done. time esclaped:  114.55900120735168
current AstranArea= 5449.214700000057
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1494_2115 with 152 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_0_1494_2115 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6510.29256606102, gates: 2471, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1494_2115.lib; read_verilog /tmp/N11FC0BJZD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1494_2115.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N11FC0BJZD.v
Parsing Verilog input from `/tmp/N11FC0BJZD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cbe2b6933c
CPU: user 0.25s system 0.01s, MEM: 37.36 MB total, 31.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2471, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 505), ('AOI21X1', 448), ('NAND2X1', 429), ('BAR_G0_0_1494_2115', 267), ('INVX1', 193), ('AND2X2', 193), ('PI', 135), ('NOR3X1', 131), ('NAND3X1', 123), ('NOR2X1', 122), ('OR2X2', 60)]
creating networkx graph with  2606  nodes
created networkx graph with  2606  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  116.13344693183899
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  118.61962485313416
loadDataAndPreprocess done. time esclaped:  118.61971044540405
current AstranArea= 6510.292600000051
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_124_166 with 142 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH>>> : Synthesis pattern# BAR_G0_0_124_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6238.091356515884, gates: 2203, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_124_166.lib; read_verilog /tmp/WA69VQV5ZZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_124_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WA69VQV5ZZ.v
Parsing Verilog input from `/tmp/WA69VQV5ZZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4cf3d328cb
CPU: user 0.20s system 0.02s, MEM: 35.48 MB total, 29.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2203, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR3X1', 428), ('OAI21X1', 401), ('BAR_G0_0_124_166', 346), ('NAND2X1', 312), ('AOI21X1', 206), ('INVX1', 146), ('PI', 135), ('NOR2X1', 110), ('AND2X2', 93), ('OR2X2', 86), ('NAND3X1', 75)]
creating networkx graph with  2338  nodes
created networkx graph with  2338  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  203.09859442710876
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  204.9088659286499
loadDataAndPreprocess done. time esclaped:  204.9089605808258
current AstranArea= 6238.091500000131
>>> area increased after remapping!

dealing with pattern# BAR_G0_12_13_14_15 with 131 clusters ( size = 4 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH>>> : Synthesis pattern# BAR_G0_12_13_14_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6327.705028057098, gates: 2224, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_12_13_14_15.lib; read_verilog /tmp/WKAM4ST1KQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_12_13_14_15.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WKAM4ST1KQ.v
Parsing Verilog input from `/tmp/WKAM4ST1KQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a7180273e3
CPU: user 0.26s system 0.03s, MEM: 35.28 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2224, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 528), ('NAND2X1', 518), ('BAR_G0_12_13_14_15', 333), ('AOI21X1', 316), ('INVX1', 226), ('PI', 135), ('NAND3X1', 109), ('AND2X2', 77), ('OR2X2', 50), ('NOR2X1', 36), ('NOR3X1', 31)]
creating networkx graph with  2359  nodes
created networkx graph with  2359  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  356.9303092956543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  359.1740691661835
loadDataAndPreprocess done. time esclaped:  359.1741523742676
current AstranArea= 6327.705099999994
>>> area increased after remapping!

dealing with pattern# BAR_G0_13_14_15 with 131 clusters ( size = 3 )
....................................................................................................................................................................................................................................................................................................................................... HHHHH*HHHHHHHH>>> : Synthesis pattern# BAR_G0_13_14_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5957.837868332863, gates: 2184, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_13_14_15.lib; read_verilog /tmp/M08I2T7LK9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_13_14_15.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M08I2T7LK9.v
Parsing Verilog input from `/tmp/M08I2T7LK9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 05b74a8cab
CPU: user 0.20s system 0.01s, MEM: 35.05 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2184, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 524), ('NAND2X1', 495), ('BAR_G0_13_14_15', 358), ('AOI21X1', 237), ('INVX1', 210), ('NAND3X1', 141), ('AND2X2', 138), ('PI', 135), ('OR2X2', 34), ('NOR3X1', 32), ('NOR2X1', 15)]
creating networkx graph with  2319  nodes
created networkx graph with  2319  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  467.4683496952057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  469.64232206344604
loadDataAndPreprocess done. time esclaped:  469.64237880706787
current AstranArea= 5957.838000000079
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_4_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6012.274919629097, gates: 2472, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_4_339.lib; read_verilog /tmp/L4UZ0LIMLY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_4_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L4UZ0LIMLY.v
Parsing Verilog input from `/tmp/L4UZ0LIMLY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b1bdf6a9aa
CPU: user 0.22s system 0.03s, MEM: 36.96 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 576), ('AOI21X1', 451), ('NAND3X1', 422), ('OAI21X1', 399), ('INVX1', 185), ('PI', 135), ('NOR3X1', 120), ('BAR_G0_3_4_339', 118), ('NOR2X1', 85), ('OR2X2', 63), ('AND2X2', 53)]
creating networkx graph with  2607  nodes
created networkx graph with  2607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  471.20706152915955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  476.554447889328
loadDataAndPreprocess done. time esclaped:  476.5545344352722
current AstranArea= 6012.275000000042
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339_341 with 124 clusters ( size = 4 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_3_4_339_341 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5921.302598834038, gates: 2303, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_4_339_341.lib; read_verilog /tmp/IEYJUZTU99.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_4_339_341.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IEYJUZTU99.v
Parsing Verilog input from `/tmp/IEYJUZTU99.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 26be03bf26
CPU: user 0.21s system 0.02s, MEM: 35.79 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2303, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 525), ('OAI21X1', 443), ('NAND3X1', 326), ('AOI21X1', 320), ('INVX1', 184), ('BAR_G0_3_4_339_341', 163), ('NOR3X1', 151), ('PI', 135), ('NOR2X1', 73), ('AND2X2', 72), ('OR2X2', 46)]
creating networkx graph with  2438  nodes
created networkx graph with  2438  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  635.3127934932709
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  637.8171029090881
loadDataAndPreprocess done. time esclaped:  637.8171558380127
current AstranArea= 5921.302700000035
>>> area increased after remapping!

dealing with pattern# BAR_G0_288_289 with 120 clusters ( size = 2 )
........................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_288_289 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G0_0_1742 with 120 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1742 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5633.453227162361, gates: 2249, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1742.lib; read_verilog /tmp/D9VSEEWCZ8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1742.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D9VSEEWCZ8.v
Parsing Verilog input from `/tmp/D9VSEEWCZ8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7a5c72cae5
CPU: user 0.21s system 0.01s, MEM: 35.13 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 616), ('OAI21X1', 407), ('NAND2X1', 376), ('NOR3X1', 307), ('PI', 135), ('NOR2X1', 133), ('BAR_G0_0_1742', 129), ('INVX1', 109), ('AND2X2', 91), ('NAND3X1', 67), ('OR2X2', 14)]
creating networkx graph with  2384  nodes
created networkx graph with  2384  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  801.3054962158203
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  803.624030828476
loadDataAndPreprocess done. time esclaped:  803.624095916748
current AstranArea= 5633.453300000055
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758 with 115 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5866.5564057827, gates: 2449, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1758.lib; read_verilog /tmp/47BA6NZV8L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1758.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/47BA6NZV8L.v
Parsing Verilog input from `/tmp/47BA6NZV8L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3bac23710f
CPU: user 0.22s system 0.02s, MEM: 36.66 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 590), ('OAI21X1', 482), ('AOI21X1', 419), ('NAND3X1', 401), ('INVX1', 180), ('NOR3X1', 143), ('PI', 135), ('NOR2X1', 92), ('AND2X2', 55), ('OR2X2', 51), ('BAR_G0_0_1758', 36)]
creating networkx graph with  2584  nodes
created networkx graph with  2584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  805.2166726589203
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  809.8795204162598
loadDataAndPreprocess done. time esclaped:  809.8796033859253
current AstranArea= 5866.556500000075
>>> area increased after remapping!

dealing with pattern# BAR_G0_41_42 with 112 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_41_42 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5530.129177331924, gates: 2011, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_41_42.lib; read_verilog /tmp/K74B249S5C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_41_42.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K74B249S5C.v
Parsing Verilog input from `/tmp/K74B249S5C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1faecd8af2
CPU: user 0.18s system 0.02s, MEM: 33.50 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2011, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 375), ('NOR3X1', 373), ('AOI21X1', 300), ('NAND2X1', 276), ('BAR_G0_41_42', 236), ('AND2X2', 166), ('OR2X2', 143), ('PI', 135), ('INVX1', 116), ('NOR2X1', 26)]
creating networkx graph with  2146  nodes
created networkx graph with  2146  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  889.3773608207703
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  890.1755633354187
loadDataAndPreprocess done. time esclaped:  890.1756217479706
current AstranArea= 5530.1291999999985
>>> area increased after remapping!

dealing with pattern# BAR_G0_20_21 with 109 clusters ( size = 2 )
......................................................................................................................................................>>> : Synthesis pattern# BAR_G0_20_21 unsuccessfully!

dealing with pattern# BAR_G0_0_1341_2057 with 107 clusters ( size = 3 )
............................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH*HHHHHHHHH>>> : Synthesis pattern# BAR_G0_0_1341_2057 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5910.95817232132, gates: 2223, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1341_2057.lib; read_verilog /tmp/UYQUI7N59H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1341_2057.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UYQUI7N59H.v
Parsing Verilog input from `/tmp/UYQUI7N59H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ac99504c4a
CPU: user 0.21s system 0.01s, MEM: 35.41 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2223, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 356), ('NAND2X1', 351), ('OAI21X1', 343), ('BAR_G0_0_1341_2057', 282), ('NAND3X1', 259), ('NOR3X1', 152), ('INVX1', 147), ('AND2X2', 137), ('PI', 135), ('NOR2X1', 110), ('OR2X2', 86)]
creating networkx graph with  2358  nodes
created networkx graph with  2358  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  965.4195132255554
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  967.7754197120667
loadDataAndPreprocess done. time esclaped:  967.7755002975464
current AstranArea= 5910.958200000038
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6050.115006804466, gates: 2515, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_166.lib; read_verilog /tmp/OMRZ1KRVZA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OMRZ1KRVZA.v
Parsing Verilog input from `/tmp/OMRZ1KRVZA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3a6d4ce0c7
CPU: user 0.23s system 0.02s, MEM: 37.23 MB total, 31.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2515, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 597), ('NAND2X1', 568), ('NAND3X1', 490), ('AOI21X1', 251), ('INVX1', 195), ('PI', 135), ('BAR_G0_0_166', 126), ('AND2X2', 100), ('OR2X2', 77), ('NOR2X1', 56), ('NOR3X1', 55)]
creating networkx graph with  2650  nodes
created networkx graph with  2650  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  969.6858162879944
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  972.282452583313
loadDataAndPreprocess done. time esclaped:  972.2825329303741
current AstranArea= 6050.115100000059
>>> area increased after remapping!

dealing with pattern# BAR_G0_331_332 with 97 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH>>> : Synthesis pattern# BAR_G0_331_332 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G0_0_1099 with 97 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# BAR_G0_0_1099 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5511.903325200081, gates: 2292, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1099.lib; read_verilog /tmp/IXKOWGE9K2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1099.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IXKOWGE9K2.v
Parsing Verilog input from `/tmp/IXKOWGE9K2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 59dbe6b458
CPU: user 0.17s system 0.02s, MEM: 35.45 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2292, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 618), ('OAI21X1', 538), ('AOI21X1', 366), ('NAND3X1', 340), ('INVX1', 157), ('PI', 135), ('NOR3X1', 79), ('NOR2X1', 73), ('BAR_G0_0_1099', 69), ('OR2X2', 34), ('AND2X2', 18)]
creating networkx graph with  2427  nodes
created networkx graph with  2427  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1162.5654273033142
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1164.755824804306
loadDataAndPreprocess done. time esclaped:  1164.7558615207672
current AstranArea= 5511.903400000045
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_2023_2028 with 94 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_0_2023_2028 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5759.90109193325, gates: 2076, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_2023_2028.lib; read_verilog /tmp/ITUIZUNSRN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_2023_2028.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ITUIZUNSRN.v
Parsing Verilog input from `/tmp/ITUIZUNSRN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3b37ca2f5f
CPU: user 0.24s system 0.01s, MEM: 34.33 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2076, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 399), ('OAI21X1', 338), ('BAR_G0_0_2023_2028', 333), ('NAND2X1', 251), ('NOR3X1', 227), ('INVX1', 136), ('PI', 135), ('AND2X2', 126), ('NOR2X1', 111), ('OR2X2', 85), ('NAND3X1', 70)]
creating networkx graph with  2211  nodes
created networkx graph with  2211  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1223.2850739955902
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1225.1611862182617
loadDataAndPreprocess done. time esclaped:  1225.1612520217896
current AstranArea= 5759.901100000033
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742_1743 with 93 clusters ( size = 3 )
dealing with pattern# BAR_G0_0_2023_2025_2028 with 82 clusters ( size = 4 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_0_2023_2025_2028 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6638.253483295441, gates: 2302, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_2023_2025_2028.lib; read_verilog /tmp/NPEM5L9U4L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_2023_2025_2028.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NPEM5L9U4L.v
Parsing Verilog input from `/tmp/NPEM5L9U4L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0431352694
CPU: user 0.22s system 0.01s, MEM: 36.02 MB total, 29.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 450), ('OAI21X1', 446), ('BAR_G0_0_2023_2025_2028', 366), ('NAND2X1', 296), ('INVX1', 252), ('AND2X2', 161), ('PI', 135), ('NOR3X1', 112), ('OR2X2', 103), ('NOR2X1', 103), ('NAND3X1', 13)]
creating networkx graph with  2437  nodes
created networkx graph with  2437  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1375.4179039001465
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1377.4017140865326
loadDataAndPreprocess done. time esclaped:  1377.401771068573
current AstranArea= 6638.253600000074
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_30_31 with 80 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6767.510460853577, gates: 2584, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_30_31.lib; read_verilog /tmp/4E5F6X7BBE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_30_31.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4E5F6X7BBE.v
Parsing Verilog input from `/tmp/4E5F6X7BBE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bb7810f8a4
CPU: user 0.25s system 0.01s, MEM: 38.16 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2584, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 510), ('NAND2X1', 463), ('AOI21X1', 435), ('BAR_G0_3_30_31', 263), ('AND2X2', 232), ('INVX1', 201), ('NAND3X1', 171), ('PI', 135), ('NOR3X1', 106), ('OR2X2', 102), ('NOR2X1', 101)]
creating networkx graph with  2719  nodes
created networkx graph with  2719  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1378.8269891738892
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1381.3060991764069
loadDataAndPreprocess done. time esclaped:  1381.3061559200287
current AstranArea= 6767.510500000025
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_26_30_31 with 79 clusters ( size = 4 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH>>> : Synthesis pattern# BAR_G0_3_26_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6712.531818270683, gates: 2387, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_26_30_31.lib; read_verilog /tmp/EZKEH53LT7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_3_26_30_31.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EZKEH53LT7.v
Parsing Verilog input from `/tmp/EZKEH53LT7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1147990b9e
CPU: user 0.21s system 0.02s, MEM: 36.50 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2387, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 503), ('OAI21X1', 480), ('BAR_G0_3_26_30_31', 335), ('AOI21X1', 295), ('INVX1', 270), ('AND2X2', 203), ('NAND3X1', 186), ('PI', 135), ('OR2X2', 58), ('NOR3X1', 30), ('NOR2X1', 27)]
creating networkx graph with  2522  nodes
created networkx graph with  2522  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1509.7122085094452
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1512.0676505565643
loadDataAndPreprocess done. time esclaped:  1512.0677094459534
current AstranArea= 6712.531900000015
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_329_1866 with 74 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G0_0_329_1866 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6293.856611609459, gates: 2353, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_329_1866.lib; read_verilog /tmp/QEKXKJ11JH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_329_1866.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QEKXKJ11JH.v
Parsing Verilog input from `/tmp/QEKXKJ11JH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1c3ad16402
CPU: user 0.23s system 0.01s, MEM: 36.14 MB total, 29.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2353, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 589), ('NAND2X1', 486), ('AOI21X1', 377), ('BAR_G0_0_329_1866', 186), ('INVX1', 185), ('NAND3X1', 180), ('PI', 135), ('NOR2X1', 116), ('AND2X2', 94), ('NOR3X1', 76), ('OR2X2', 64)]
creating networkx graph with  2488  nodes
created networkx graph with  2488  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1723.7566177845001
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1726.3139436244965
loadDataAndPreprocess done. time esclaped:  1726.3140575885773
current AstranArea= 6293.856700000058
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166_167 with 74 clusters ( size = 3 )
dealing with pattern# BAR_G0_0_167 with 74 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_167 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5466.648221373558, gates: 2259, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_167.lib; read_verilog /tmp/WA0UG1KDRD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_167.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WA0UG1KDRD.v
Parsing Verilog input from `/tmp/WA0UG1KDRD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b192d725f8
CPU: user 0.19s system 0.02s, MEM: 35.17 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 554), ('OAI21X1', 539), ('NAND3X1', 361), ('AOI21X1', 273), ('INVX1', 147), ('PI', 135), ('BAR_G0_0_167', 131), ('NOR3X1', 119), ('NOR2X1', 67), ('AND2X2', 48), ('OR2X2', 20)]
creating networkx graph with  2394  nodes
created networkx graph with  2394  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1728.6626770496368
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1731.045667886734
loadDataAndPreprocess done. time esclaped:  1731.0457530021667
current AstranArea= 5466.648300000062
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758_1759 with 71 clusters ( size = 3 )
............................................................................................................................................................................................................................................... HHHHHHHH>>> : Synthesis pattern# BAR_G0_0_1758_1759 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5910.4345643520355, gates: 2303, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1758_1759.lib; read_verilog /tmp/3T5UUVIN8M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_0_1758_1759.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3T5UUVIN8M.v
Parsing Verilog input from `/tmp/3T5UUVIN8M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1892c42680
CPU: user 0.22s system 0.00s, MEM: 35.93 MB total, 29.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2303, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 447), ('AOI21X1', 400), ('NAND3X1', 314), ('OAI21X1', 295), ('BAR_G0_0_1758_1759', 242), ('INVX1', 197), ('NOR3X1', 166), ('PI', 135), ('AND2X2', 112), ('NOR2X1', 85), ('OR2X2', 45)]
creating networkx graph with  2438  nodes
created networkx graph with  2438  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1799.111281633377
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1801.4305174350739
loadDataAndPreprocess done. time esclaped:  1801.4306235313416
current AstranArea= 5910.43460000003
>>> area increased after remapping!

dealing with pattern# BAR_G0_82_83 with 71 clusters ( size = 2 )
dealing with pattern# BAR_G0_12_13_14 with 69 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_12_13_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4845.120800852776, gates: 1526, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_12_13_14.lib; read_verilog /tmp/HQYHAD8HA6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G0_12_13_14.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HQYHAD8HA6.v
Parsing Verilog input from `/tmp/HQYHAD8HA6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8677fc834e
CPU: user 0.13s system 0.02s, MEM: 29.31 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1526, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 672), ('NAND2X1', 253), ('AOI21X1', 223), ('PI', 135), ('NOR3X1', 100), ('OAI21X1', 96), ('NAND3X1', 68), ('OR2X2', 52), ('NOR2X1', 31), ('INVX1', 20), ('AND2X2', 11)]
creating networkx graph with  1661  nodes
created networkx graph with  1661  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1802.6731021404266
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1803.1017878055573
loadDataAndPreprocess done. time esclaped:  1803.101870059967
current AstranArea= 4845.120699999907
>>> choose the cluster BAR_G0_12_13_14!

dealing with pattern# BAR_G1_39_526 with 173 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_139_141 with 112 clusters ( size = 3 )
dealing with pattern# BAR_G1_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G1_138_752 with 61 clusters ( size = 2 )
..................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH*HH>>> : Synthesis pattern# BAR_G1_138_752 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4549.548102974892, gates: 1276, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G1_138_752.lib; read_verilog /tmp/6ANM104DN0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G1_138_752.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6ANM104DN0.v
Parsing Verilog input from `/tmp/6ANM104DN0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 862622eeb9
CPU: user 0.11s system 0.02s, MEM: 27.53 MB total, 21.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1276, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 723), ('AOI21X1', 161), ('PI', 135), ('BAR_G1_138_752', 88), ('NAND2X1', 76), ('OAI21X1', 76), ('NAND3X1', 71), ('AND2X2', 63), ('INVX1', 15), ('NOR2X1', 2), ('OR2X2', 1)]
creating networkx graph with  1411  nodes
created networkx graph with  1411  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1869.9171447753906
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1870.183322429657
loadDataAndPreprocess done. time esclaped:  1870.1834070682526
current AstranArea= 4549.547999999964
>>> choose the cluster BAR_G1_138_752!

dealing with pattern# BAR_G2_36_39 with 81 clusters ( size = 2 )
dealing with pattern# BAR_G2_133_609 with 74 clusters ( size = 4 )
dealing with pattern# BAR_G2_36_41 with 72 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G2_36_41 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4659.028695702553, gates: 1316, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G2_36_41.lib; read_verilog /tmp/NRBWF0490F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G2_36_41.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NRBWF0490F.v
Parsing Verilog input from `/tmp/NRBWF0490F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 76a3a38502
CPU: user 0.13s system 0.02s, MEM: 27.86 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1316, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 710), ('AOI21X1', 152), ('PI', 135), ('NAND2X1', 107), ('OAI21X1', 86), ('BAR_G1_138_752', 79), ('NAND3X1', 64), ('AND2X2', 53), ('BAR_G2_36_41', 38), ('INVX1', 24), ('NOR2X1', 2), ('NOR3X1', 1)]
creating networkx graph with  1451  nodes
created networkx graph with  1451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1980.2691910266876
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1980.5531225204468
loadDataAndPreprocess done. time esclaped:  1980.55321931839
current AstranArea= 4659.028599999953
>>> area increased after remapping!

dealing with pattern# BAR_G2_34_41 with 64 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G2_34_41 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4549.164203166962, gates: 1275, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G2_34_41.lib; read_verilog /tmp/BNN41EHO4C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G2_34_41.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BNN41EHO4C.v
Parsing Verilog input from `/tmp/BNN41EHO4C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d7da1864d
CPU: user 0.13s system 0.01s, MEM: 27.53 MB total, 21.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1275, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 723), ('AOI21X1', 161), ('PI', 135), ('BAR_G1_138_752', 87), ('NAND2X1', 76), ('OAI21X1', 76), ('NAND3X1', 71), ('AND2X2', 63), ('INVX1', 14), ('NOR2X1', 2), ('OR2X2', 1), ('BAR_G2_34_41', 1)]
creating networkx graph with  1410  nodes
created networkx graph with  1410  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2084.6586260795593
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2084.9059224128723
loadDataAndPreprocess done. time esclaped:  2084.905999660492
current AstranArea= 4549.164099999964
>>> choose the cluster BAR_G2_34_41!

dealing with pattern# BAR_G3_36_39 with 81 clusters ( size = 2 )
dealing with pattern# BAR_G3_133_609 with 74 clusters ( size = 4 )
dealing with pattern# BAR_G3_36_41 with 72 clusters ( size = 3 )
dealing with pattern# BAR_G3_34_41 with 63 clusters ( size = 3 )
dealing with pattern# BAR_G3_34_36_41 with 62 clusters ( size = 4 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G3_34_36_41 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4593.835904121399, gates: 1285, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_34_36_41.lib; read_verilog /tmp/UIPHY5PRPG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_34_36_41.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UIPHY5PRPG.v
Parsing Verilog input from `/tmp/UIPHY5PRPG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2e3ac0f46
CPU: user 0.12s system 0.02s, MEM: 27.68 MB total, 21.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1285, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 720), ('AOI21X1', 162), ('PI', 135), ('NAND2X1', 91), ('BAR_G1_138_752', 85), ('OAI21X1', 72), ('NAND3X1', 71), ('AND2X2', 59), ('INVX1', 11), ('BAR_G3_34_36_41', 11), ('NOR2X1', 2), ('NOR3X1', 1)]
creating networkx graph with  1420  nodes
created networkx graph with  1420  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2265.3901591300964
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2265.655208349228
loadDataAndPreprocess done. time esclaped:  2265.655289173126
current AstranArea= 4593.835799999955
>>> area increased after remapping!

dealing with pattern# BAR_G3_35_42 with 61 clusters ( size = 2 )
dealing with pattern# BAR_G3_34_35_42 with 60 clusters ( size = 3 )
dealing with pattern# BAR_G3_36_134_135 with 60 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH>>> : Synthesis pattern# BAR_G3_36_134_135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4714.554601430893, gates: 1301, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_36_134_135.lib; read_verilog /tmp/NAT9P8I7HY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_36_134_135.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NAT9P8I7HY.v
Parsing Verilog input from `/tmp/NAT9P8I7HY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ff309ab242
CPU: user 0.13s system 0.01s, MEM: 27.84 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1301, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 730), ('PI', 135), ('NAND2X1', 102), ('AOI21X1', 101), ('BAR_G1_138_752', 86), ('OAI21X1', 84), ('NAND3X1', 74), ('BAR_G3_36_134_135', 65), ('INVX1', 44), ('NOR2X1', 7), ('OR2X2', 4), ('BAR_G2_34_41', 3), ('AND2X2', 1)]
creating networkx graph with  1436  nodes
created networkx graph with  1436  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2366.8831708431244
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2367.1275560855865
loadDataAndPreprocess done. time esclaped:  2367.127649784088
current AstranArea= 4714.554499999943
>>> area increased after remapping!

dealing with pattern# BAR_G3_134_135 with 60 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_134_135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4921.454812645912, gates: 1534, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_134_135.lib; read_verilog /tmp/LTRLQN6998.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_134_135.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LTRLQN6998.v
Parsing Verilog input from `/tmp/LTRLQN6998.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 960b7e4e79
CPU: user 0.15s system 0.01s, MEM: 29.48 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1534, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 728), ('OAI21X1', 207), ('INVX1', 199), ('PI', 135), ('NAND2X1', 130), ('BAR_G3_134_135', 91), ('NAND3X1', 65), ('AOI21X1', 52), ('BAR_G1_138_752', 43), ('NOR2X1', 13), ('BAR_G2_34_41', 3), ('OR2X2', 3)]
creating networkx graph with  1669  nodes
created networkx graph with  1669  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2368.7742359638214
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2369.095593690872
loadDataAndPreprocess done. time esclaped:  2369.095690011978
current AstranArea= 4921.45469999993
>>> area increased after remapping!

dealing with pattern# BAR_G3_34_261 with 54 clusters ( size = 2 )
dealing with pattern# BAR_G3_29_850 with 51 clusters ( size = 4 )
dealing with pattern# BAR_G3_34_453 with 32 clusters ( size = 2 )
dealing with pattern# BAR_G3_339_1029 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G3_202_227 with 18 clusters ( size = 4 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHH>>> : Synthesis pattern# BAR_G3_202_227 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G3_37_454 with 14 clusters ( size = 4 )
........................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH>>> : Synthesis pattern# BAR_G3_37_454 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4539.74389398098, gates: 1223, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_37_454.lib; read_verilog /tmp/46YJSS8KOJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G3_37_454.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/46YJSS8KOJ.v
Parsing Verilog input from `/tmp/46YJSS8KOJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cd91691797
CPU: user 0.13s system 0.00s, MEM: 27.15 MB total, 20.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1223, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 674), ('AOI21X1', 156), ('PI', 135), ('BAR_G1_138_752', 84), ('OAI21X1', 65), ('AND2X2', 64), ('NAND3X1', 60), ('BAR_G3_37_454', 59), ('NAND2X1', 49), ('INVX1', 8), ('NOR2X1', 2), ('BAR_G2_34_41', 1), ('OR2X2', 1)]
creating networkx graph with  1358  nodes
created networkx graph with  1358  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2681.9897170066833
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2682.2177052497864
loadDataAndPreprocess done. time esclaped:  2682.217780351639
current AstranArea= 4539.74379999997
>>> choose the cluster BAR_G3_37_454!

dealing with pattern# BAR_G4_36_39 with 86 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_41 with 73 clusters ( size = 3 )
dealing with pattern# BAR_G4_44_587 with 70 clusters ( size = 4 )
dealing with pattern# BAR_G4_34_36_41 with 63 clusters ( size = 4 )
dealing with pattern# BAR_G4_34_41 with 63 clusters ( size = 3 )
dealing with pattern# BAR_G4_35_42 with 61 clusters ( size = 2 )
dealing with pattern# BAR_G4_52_53 with 61 clusters ( size = 2 )
dealing with pattern# BAR_G4_34_35_42 with 60 clusters ( size = 3 )
dealing with pattern# BAR_G4_36_136_137 with 60 clusters ( size = 3 )
dealing with pattern# BAR_G4_29_843 with 45 clusters ( size = 4 )
dealing with pattern# BAR_G4_34_176 with 41 clusters ( size = 2 )
dealing with pattern# BAR_G4_183_1141 with 22 clusters ( size = 2 )
dealing with pattern# BAR_G4_38_39 with 17 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_38_39 with 15 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G4_36_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4764.473997950554, gates: 1312, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_36_38_39.lib; read_verilog /tmp/NLX6EQ6K9I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_36_38_39.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NLX6EQ6K9I.v
Parsing Verilog input from `/tmp/NLX6EQ6K9I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 784236aa9e
CPU: user 0.13s system 0.01s, MEM: 27.87 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 647), ('NAND2X1', 145), ('PI', 135), ('AOI21X1', 116), ('BAR_G1_138_752', 97), ('BAR_G3_37_454', 81), ('OAI21X1', 77), ('BAR_G4_36_38_39', 61), ('INVX1', 38), ('NAND3X1', 34), ('NOR2X1', 9), ('AND2X2', 6), ('BAR_G2_34_41', 1)]
creating networkx graph with  1447  nodes
created networkx graph with  1447  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2685.6470477581024
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2685.8935992717743
loadDataAndPreprocess done. time esclaped:  2685.893686056137
current AstranArea= 4764.473899999957
>>> area increased after remapping!

dealing with pattern# BAR_G4_183_208_911 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G4_183_208_911 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4539.74389398098, gates: 1223, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_183_208_911.lib; read_verilog /tmp/SUHZWQ1PBI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_183_208_911.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SUHZWQ1PBI.v
Parsing Verilog input from `/tmp/SUHZWQ1PBI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 695c4f74fd
CPU: user 0.11s system 0.02s, MEM: 27.16 MB total, 20.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1223, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 674), ('AOI21X1', 156), ('PI', 135), ('BAR_G1_138_752', 84), ('OAI21X1', 65), ('AND2X2', 64), ('NAND3X1', 60), ('BAR_G3_37_454', 59), ('NAND2X1', 49), ('INVX1', 8), ('NOR2X1', 2), ('BAR_G2_34_41', 1), ('OR2X2', 1)]
creating networkx graph with  1358  nodes
created networkx graph with  1358  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2687.169307947159
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2687.395695924759
loadDataAndPreprocess done. time esclaped:  2687.3957817554474
current AstranArea= 4539.74379999997
>>> area increased after remapping!

dealing with pattern# BAR_G4_362_1161 with 6 clusters ( size = 4 )
dealing with pattern# BAR_G4_362_395 with 6 clusters ( size = 4 )
dealing with pattern# BAR_G4_183_944_945 with 5 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHH>>> : Synthesis pattern# BAR_G4_183_944_945 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4537.441293478012, gates: 1219, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_183_944_945.lib; read_verilog /tmp/1EM0PAOX03.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/bar//BAR_G4_183_944_945.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1EM0PAOX03.v
Parsing Verilog input from `/tmp/1EM0PAOX03.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 499c3c2db2
CPU: user 0.12s system 0.01s, MEM: 27.14 MB total, 20.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1219, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 674), ('AOI21X1', 156), ('PI', 135), ('BAR_G1_138_752', 84), ('OAI21X1', 66), ('AND2X2', 61), ('BAR_G3_37_454', 58), ('NAND3X1', 56), ('NAND2X1', 48), ('INVX1', 8), ('BAR_G4_183_944_945', 5), ('NOR2X1', 2), ('BAR_G2_34_41', 1)]
creating networkx graph with  1354  nodes
created networkx graph with  1354  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2797.2578403949738
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2797.478291273117
loadDataAndPreprocess done. time esclaped:  2797.4783923625946
current AstranArea= 4537.44119999997
>>> choose the cluster BAR_G4_183_944_945!

saveArea= 889.0747000000865  /  16.383895604177205 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 94
[i] area: 1232.3817783594131, gates: 532, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//cavlc.lib; read_verilog /tmp/DWPST6AE2K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DWPST6AE2K.v
Parsing Verilog input from `/tmp/DWPST6AE2K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: be1e1256ae
CPU: user 0.04s system 0.01s, MEM: 20.14 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 532, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 139), ('NAND3X1', 128), ('OAI21X1', 96), ('AOI21X1', 73), ('INVX1', 52), ('NOR3X1', 17), ('NOR2X1', 16), ('PI', 10), ('AND2X2', 4), ('OR2X2', 4), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  542  nodes
created networkx graph with  542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.08970141410827637
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8249928951263428
loadDataAndPreprocess done. time esclaped:  0.8250641822814941
originalArea= 1232.3818000000028
initial AstranArea= 1232.3818000000028
dealing with pattern# CAVLC_G0_0_24 with 130 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_0_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 92
[i] area: 1227.2218798398972, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G0_0_24.lib; read_verilog /tmp/2IZX4YXD5L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G0_0_24.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2IZX4YXD5L.v
Parsing Verilog input from `/tmp/2IZX4YXD5L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b96cb0e1f
CPU: user 0.04s system 0.00s, MEM: 20.11 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 140), ('NAND3X1', 116), ('OAI21X1', 95), ('AOI21X1', 74), ('INVX1', 43), ('NOR3X1', 17), ('NOR2X1', 16), ('CAVLC_G0_0_24', 11), ('PI', 10), ('AND2X2', 5), ('OR2X2', 3), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.42224216461182
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.83705472946167
loadDataAndPreprocess done. time esclaped:  95.83711099624634
current AstranArea= 1227.2219000000025
>>> choose the cluster CAVLC_G0_0_24!

dealing with pattern# CAVLC_G1_0_24 with 105 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_63 with 98 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 95
[i] area: 1224.9216836690903, gates: 519, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G1_0_63.lib; read_verilog /tmp/8JVQKXTCWR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G1_0_63.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8JVQKXTCWR.v
Parsing Verilog input from `/tmp/8JVQKXTCWR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 789a1875cf
CPU: user 0.05s system 0.00s, MEM: 20.10 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 133), ('AOI21X1', 87), ('NAND3X1', 86), ('OAI21X1', 80), ('INVX1', 40), ('NOR3X1', 34), ('CAVLC_G1_0_63', 22), ('NOR2X1', 19), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  529  nodes
created networkx graph with  529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  194.03934812545776
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  194.70148754119873
loadDataAndPreprocess done. time esclaped:  194.70155000686646
current AstranArea= 1224.9217000000015
>>> choose the cluster CAVLC_G1_0_63!

dealing with pattern# CAVLC_G2_0_56 with 100 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_97 with 68 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_3_358 with 50 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_3_358 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 97
[i] area: 1189.564992427826, gates: 479, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G2_3_358.lib; read_verilog /tmp/RSMAHYI9NR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G2_3_358.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RSMAHYI9NR.v
Parsing Verilog input from `/tmp/RSMAHYI9NR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 86afa0f4dd
CPU: user 0.03s system 0.01s, MEM: 19.79 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 479, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 117), ('OAI21X1', 78), ('AOI21X1', 70), ('NAND3X1', 58), ('CAVLC_G2_3_358', 49), ('INVX1', 37), ('NOR3X1', 22), ('CAVLC_G1_0_63', 15), ('NOR2X1', 15), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  489  nodes
created networkx graph with  489  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  294.0879361629486
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  294.4285182952881
loadDataAndPreprocess done. time esclaped:  294.4285795688629
current AstranArea= 1189.5650000000005
>>> choose the cluster CAVLC_G2_3_358!

dealing with pattern# CAVLC_G3_0_10 with 93 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_261 with 53 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_6_373 with 42 clusters ( size = 2 )
...............................................................................................................................................................................................................................................................................>>> : Synthesis pattern# CAVLC_G3_6_373 unsuccessfully!

dealing with pattern# CAVLC_G3_0_234 with 41 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_234 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 120
[i] area: 1174.3386929035187, gates: 463, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G3_0_234.lib; read_verilog /tmp/PB3WI6E1J4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G3_0_234.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PB3WI6E1J4.v
Parsing Verilog input from `/tmp/PB3WI6E1J4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9d4cc3c360
CPU: user 0.04s system 0.00s, MEM: 19.74 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 463, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 88), ('OAI21X1', 81), ('NAND3X1', 70), ('AOI21X1', 59), ('CAVLC_G2_3_358', 48), ('INVX1', 34), ('CAVLC_G3_0_234', 26), ('CAVLC_G1_0_63', 17), ('NOR3X1', 14), ('NOR2X1', 13), ('PI', 10), ('CAVLC_G0_0_24', 8), ('XNOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  473  nodes
created networkx graph with  473  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  424.05264949798584
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  424.346572637558
loadDataAndPreprocess done. time esclaped:  424.3466339111328
current AstranArea= 1174.338700000001
>>> choose the cluster CAVLC_G3_0_234!

dealing with pattern# CAVLC_G4_0_46 with 74 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_22 with 64 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_168 with 45 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_417 with 30 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G4_0_417 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 102
[i] area: 1175.8742928504944, gates: 464, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G4_0_417.lib; read_verilog /tmp/Y30ZDBJAJH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G4_0_417.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y30ZDBJAJH.v
Parsing Verilog input from `/tmp/Y30ZDBJAJH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 481dd9c60f
CPU: user 0.04s system 0.00s, MEM: 19.75 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 464, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 89), ('OAI21X1', 80), ('NAND3X1', 71), ('AOI21X1', 59), ('CAVLC_G2_3_358', 48), ('INVX1', 35), ('CAVLC_G3_0_234', 25), ('CAVLC_G1_0_63', 16), ('NOR3X1', 15), ('NOR2X1', 13), ('PI', 10), ('CAVLC_G0_0_24', 7), ('XNOR2X1', 4), ('CAVLC_G4_0_417', 1), ('AND2X2', 1)]
creating networkx graph with  474  nodes
created networkx graph with  474  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  528.4437367916107
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  528.7255911827087
loadDataAndPreprocess done. time esclaped:  528.7256829738617
current AstranArea= 1175.8743000000009
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_0_70 with 26 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G4_0_70 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 100
[i] area: 1170.200392961502, gates: 460, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G4_0_70.lib; read_verilog /tmp/CV06PT8AA7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/cavlc//CAVLC_G4_0_70.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CV06PT8AA7.v
Parsing Verilog input from `/tmp/CV06PT8AA7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 77b63527dd
CPU: user 0.04s system 0.01s, MEM: 19.60 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 460, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 89), ('OAI21X1', 83), ('NAND3X1', 70), ('AOI21X1', 57), ('CAVLC_G2_3_358', 48), ('INVX1', 33), ('CAVLC_G3_0_234', 27), ('CAVLC_G1_0_63', 14), ('NOR2X1', 13), ('NOR3X1', 13), ('PI', 10), ('CAVLC_G0_0_24', 8), ('XNOR2X1', 4), ('CAVLC_G4_0_70', 1)]
creating networkx graph with  470  nodes
created networkx graph with  470  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  629.9335739612579
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  630.2087750434875
loadDataAndPreprocess done. time esclaped:  630.2088692188263
current AstranArea= 1170.2004000000004
>>> choose the cluster CAVLC_G4_0_70!

saveArea= 62.18140000000244  /  5.045627905248382 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.46579587459564, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//ctrl.lib; read_verilog /tmp/7SEPMN7I05.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7SEPMN7I05.v
Parsing Verilog input from `/tmp/7SEPMN7I05.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 487ecbadc5
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 18), ('NAND3X1', 14), ('NOR3X1', 10), ('OAI21X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.016762495040893555
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.4710559844970703
loadDataAndPreprocess done. time esclaped:  0.47115325927734375
originalArea= 237.4657999999999
initial AstranArea= 237.4657999999999
dealing with pattern# CTRL_G0_1_49 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_49 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.23439621925354, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_49.lib; read_verilog /tmp/K5JMNOJG6K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_49.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K5JMNOJG6K.v
Parsing Verilog input from `/tmp/K5JMNOJG6K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3607e2ec58
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 17), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_49', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5984294414520264
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.6713764667510986
loadDataAndPreprocess done. time esclaped:  1.6714649200439453
current AstranArea= 238.23439999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_4_29 with 18 clusters ( size = 2 )
...............................................................................................................................................................................................................................................................................>>> : Synthesis pattern# CTRL_G0_4_29 unsuccessfully!

dealing with pattern# CTRL_G0_1_21 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.95139622688293, gates: 107, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_21.lib; read_verilog /tmp/1VQNTDIHJR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_21.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1VQNTDIHJR.v
Parsing Verilog input from `/tmp/1VQNTDIHJR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f093c64876
CPU: user 0.01s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 68% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 108, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('INVX1', 19), ('AOI21X1', 19), ('NAND3X1', 17), ('OAI21X1', 10), ('PI', 7), ('NOR3X1', 6), ('NOR2X1', 6), ('CTRL_G0_1_21', 5), ('AND2X2', 2), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  115  nodes
created networkx graph with  115  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.322374105453491
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.402829885482788
loadDataAndPreprocess done. time esclaped:  9.402943134307861
current AstranArea= 243.9513999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_21_22 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_21_22 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.78089821338654, gates: 97, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_21_22.lib; read_verilog /tmp/PXQH2GZ3IW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G0_1_21_22.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PXQH2GZ3IW.v
Parsing Verilog input from `/tmp/PXQH2GZ3IW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 75a3f26ec3
CPU: user 0.00s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 98, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 21), ('AOI21X1', 16), ('NAND3X1', 15), ('NAND2X1', 14), ('CTRL_G0_1_21_22', 10), ('OAI21X1', 7), ('NOR2X1', 7), ('PI', 7), ('NOR3X1', 6), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  105  nodes
created networkx graph with  105  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.750869750976562
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.822719812393188
loadDataAndPreprocess done. time esclaped:  10.822821378707886
current AstranArea= 234.78090000000003
>>> choose the cluster CTRL_G0_1_21_22!

dealing with pattern# CTRL_G1_1_55 with 20 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_3 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_13_55 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G1_1_13_55 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.25019812583923, gates: 97, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_13_55.lib; read_verilog /tmp/PK3U12QF4O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_13_55.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PK3U12QF4O.v
Parsing Verilog input from `/tmp/PK3U12QF4O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 36004dc00d
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 98, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 21), ('AOI21X1', 16), ('NAND3X1', 16), ('NAND2X1', 13), ('CTRL_G0_1_21_22', 10), ('OAI21X1', 7), ('NOR2X1', 7), ('PI', 7), ('NOR3X1', 6), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  105  nodes
created networkx graph with  105  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.964596033096313
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.448739290237427
loadDataAndPreprocess done. time esclaped:  12.448827981948853
current AstranArea= 235.25020000000004
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_84 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_84 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.55439829826355, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_84.lib; read_verilog /tmp/47N85XAL53.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_84.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/47N85XAL53.v
Parsing Verilog input from `/tmp/47N85XAL53.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 76049cf4e5
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 20), ('NAND2X1', 18), ('NAND3X1', 15), ('AOI21X1', 11), ('CTRL_G0_1_21_22', 9), ('OAI21X1', 7), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G1_1_84', 3), ('const_1', 1), ('XOR2X1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.439393520355225
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.505651712417603
loadDataAndPreprocess done. time esclaped:  13.505743503570557
current AstranArea= 237.55439999999996
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_59 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_59 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.14159858226776, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_59.lib; read_verilog /tmp/68O8NPTIF3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G1_1_59.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/68O8NPTIF3.v
Parsing Verilog input from `/tmp/68O8NPTIF3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4cdd3bef9c
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 20), ('NAND2X1', 15), ('NAND3X1', 15), ('AOI21X1', 13), ('CTRL_G0_1_21_22', 10), ('OAI21X1', 7), ('NOR3X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G1_1_59', 3), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.552472352981567
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.625069379806519
loadDataAndPreprocess done. time esclaped:  14.625155448913574
current AstranArea= 234.1416
>>> choose the cluster CTRL_G1_1_59!

dealing with pattern# CTRL_G2_2_46 with 22 clusters ( size = 2 )
dealing with pattern# CTRL_G2_2_43 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G2_2_12_46 with 10 clusters ( size = 3 )
dealing with pattern# CTRL_G2_3_83 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G2_7_93_94 with 8 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G2_7_93_94 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 231.92439925670624, gates: 89, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G2_7_93_94.lib; read_verilog /tmp/TVG7BHY5OW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G2_7_93_94.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TVG7BHY5OW.v
Parsing Verilog input from `/tmp/TVG7BHY5OW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 94e2a1326d
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 90, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 15), ('INVX1', 12), ('AOI21X1', 11), ('CTRL_G0_1_21_22', 10), ('NAND3X1', 10), ('NOR3X1', 8), ('OAI21X1', 7), ('PI', 7), ('CTRL_G2_7_93_94', 5), ('NOR2X1', 4), ('CTRL_G1_1_59', 4), ('XOR2X1', 2), ('const_1', 1), ('AND2X2', 1)]
creating networkx graph with  97  nodes
created networkx graph with  97  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.814570903778076
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.85633635520935
loadDataAndPreprocess done. time esclaped:  15.856449127197266
current AstranArea= 231.92439999999996
>>> choose the cluster CTRL_G2_7_93_94!

dealing with pattern# CTRL_G3_1_54 with 11 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_14 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G3_13_55 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G3_10_11 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_22_23 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_3 with 6 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# CTRL_G3_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.2708991765976, gates: 89, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G3_1_3.lib; read_verilog /tmp/JZDTIQ8YFG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G3_1_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JZDTIQ8YFG.v
Parsing Verilog input from `/tmp/JZDTIQ8YFG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23b313347c
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 90, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 13), ('AOI21X1', 13), ('INVX1', 12), ('NOR3X1', 10), ('CTRL_G0_1_21_22', 10), ('NAND3X1', 8), ('PI', 7), ('OAI21X1', 5), ('NOR2X1', 5), ('CTRL_G2_7_93_94', 5), ('CTRL_G1_1_59', 4), ('XOR2X1', 2), ('AND2X2', 2), ('const_1', 1)]
creating networkx graph with  97  nodes
created networkx graph with  97  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  91.50074791908264
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  91.8119215965271
loadDataAndPreprocess done. time esclaped:  91.81201243400574
current AstranArea= 234.27089999999998
>>> area increased after remapping!

dealing with pattern# CTRL_G3_10_40_76 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G3_10_40_76 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 231.75359845161438, gates: 88, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G3_10_40_76.lib; read_verilog /tmp/PEBIFRL4ME.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G3_10_40_76.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PEBIFRL4ME.v
Parsing Verilog input from `/tmp/PEBIFRL4ME.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7bdb17c1f1
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 89, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 15), ('INVX1', 11), ('AOI21X1', 10), ('NAND3X1', 10), ('OAI21X1', 9), ('NOR3X1', 8), ('CTRL_G0_1_21_22', 8), ('PI', 7), ('CTRL_G2_7_93_94', 5), ('NOR2X1', 3), ('CTRL_G1_1_59', 3), ('CTRL_G3_10_40_76', 2), ('XOR2X1', 2), ('const_1', 1), ('OR2X2', 1), ('AND2X2', 1)]
creating networkx graph with  96  nodes
created networkx graph with  96  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  93.14159774780273
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  93.17857527732849
loadDataAndPreprocess done. time esclaped:  93.1786949634552
current AstranArea= 231.75359999999995
>>> choose the cluster CTRL_G3_10_40_76!

dealing with pattern# CTRL_G4_1_53 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_14 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_10_87 with 7 clusters ( size = 3 )
dealing with pattern# CTRL_G4_13_54 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_3 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G4_10_11 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_22_23 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G4_10_39_75 with 5 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_16_22_23 with 4 clusters ( size = 4 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# CTRL_G4_1_16_22_23 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 231.75359845161438, gates: 88, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G4_1_16_22_23.lib; read_verilog /tmp/C4BY2NI7UB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G4_1_16_22_23.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C4BY2NI7UB.v
Parsing Verilog input from `/tmp/C4BY2NI7UB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 03d68b2d4f
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 89, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 15), ('INVX1', 11), ('AOI21X1', 10), ('NAND3X1', 10), ('OAI21X1', 9), ('NOR3X1', 8), ('CTRL_G0_1_21_22', 8), ('PI', 7), ('CTRL_G2_7_93_94', 5), ('NOR2X1', 3), ('CTRL_G1_1_59', 3), ('CTRL_G3_10_40_76', 2), ('XOR2X1', 2), ('const_1', 1), ('OR2X2', 1), ('AND2X2', 1)]
creating networkx graph with  96  nodes
created networkx graph with  96  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  246.44936800003052
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  246.507976770401
loadDataAndPreprocess done. time esclaped:  246.50807976722717
current AstranArea= 231.75359999999995
>>> area increased after remapping!

dealing with pattern# CTRL_G4_10_18_65 with 4 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_57 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_12_57 with 3 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_12_57 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 230.51609826087952, gates: 87, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G4_1_12_57.lib; read_verilog /tmp/33XNYKHLQD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/ctrl//CTRL_G4_1_12_57.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/33XNYKHLQD.v
Parsing Verilog input from `/tmp/33XNYKHLQD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93182eda86
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 88, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 14), ('INVX1', 10), ('OAI21X1', 10), ('NOR3X1', 10), ('NAND3X1', 10), ('AOI21X1', 9), ('CTRL_G0_1_21_22', 7), ('PI', 7), ('CTRL_G2_7_93_94', 4), ('NOR2X1', 3), ('CTRL_G1_1_59', 3), ('CTRL_G3_10_40_76', 2), ('OR2X2', 2), ('XOR2X1', 2), ('const_1', 1), ('CTRL_G4_1_12_57', 1)]
creating networkx graph with  95  nodes
created networkx graph with  95  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  248.15018248558044
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  248.22149205207825
loadDataAndPreprocess done. time esclaped:  248.221599817276
current AstranArea= 230.51609999999997
>>> choose the cluster CTRL_G4_1_12_57!

saveArea= 6.949699999999922  /  2.9266109056545933 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//dec.lib; read_verilog /tmp/IMKD286N9X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IMKD286N9X.v
Parsing Verilog input from `/tmp/IMKD286N9X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1eb9a175e1
CPU: user 0.05s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.3553178310394287
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6697859764099121
loadDataAndPreprocess done. time esclaped:  0.6698739528656006
originalArea= 715.2131999999983
initial AstranArea= 715.2131999999983
dealing with pattern# DEC_G0_3_7 with 320 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_3_7.lib; read_verilog /tmp/B5PWUK4350.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B5PWUK4350.v
Parsing Verilog input from `/tmp/B5PWUK4350.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0144215b5d
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.8522019386291504
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.422675848007202
loadDataAndPreprocess done. time esclaped:  3.422783851623535
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_11_12 with 191 clusters ( size = 2 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHH*H*>>> : Synthesis pattern# DEC_G0_11_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 853.3214857578278, gates: 320, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_11_12.lib; read_verilog /tmp/2ULM60IVQZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_11_12.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2ULM60IVQZ.v
Parsing Verilog input from `/tmp/2ULM60IVQZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c4dc903f4
CPU: user 0.03s system 0.01s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 320, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 181), ('NOR2X1', 87), ('DEC_G0_11_12', 24), ('INVX1', 12), ('NAND3X1', 10), ('PI', 8), ('NAND2X1', 4), ('NOR3X1', 2)]
creating networkx graph with  328  nodes
created networkx graph with  328  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  38.915902853012085
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.049190282821655
loadDataAndPreprocess done. time esclaped:  39.049275636672974
current AstranArea= 853.3214999999975
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_102_103 with 159 clusters ( size = 3 )
...................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*HH>>> : Synthesis pattern# DEC_G0_0_102_103 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 848.2868854999542, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_102_103.lib; read_verilog /tmp/F638TTGIQM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_102_103.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F638TTGIQM.v
Parsing Verilog input from `/tmp/F638TTGIQM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ee0bdaf407
CPU: user 0.05s system 0.00s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 141), ('NOR2X1', 127), ('DEC_G0_0_102_103', 20), ('INVX1', 14), ('NAND3X1', 10), ('PI', 8), ('NOR3X1', 6), ('NAND2X1', 6)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  97.90703463554382
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  98.35543823242188
loadDataAndPreprocess done. time esclaped:  98.35554075241089
current AstranArea= 848.2868999999985
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_7 with 159 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_3_7.lib; read_verilog /tmp/XQEJCWQGD1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XQEJCWQGD1.v
Parsing Verilog input from `/tmp/XQEJCWQGD1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9eedc30c7c
CPU: user 0.03s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  98.97375130653381
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  99.15942788124084
loadDataAndPreprocess done. time esclaped:  99.15951442718506
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_6_7 with 100 clusters ( size = 4 )
dealing with pattern# DEC_G0_3_6_7 with 100 clusters ( size = 3 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHH*H>>> : Synthesis pattern# DEC_G0_3_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 884.209080696106, gates: 320, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_3_6_7.lib; read_verilog /tmp/C12WPGUM3U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_3_6_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C12WPGUM3U.v
Parsing Verilog input from `/tmp/C12WPGUM3U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9b8bd69007
CPU: user 0.03s system 0.01s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 320, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 213), ('NOR2X1', 51), ('DEC_G0_3_6_7', 16), ('NOR3X1', 14), ('NAND3X1', 10), ('INVX1', 8), ('PI', 8), ('NAND2X1', 6), ('OR2X2', 2)]
creating networkx graph with  328  nodes
created networkx graph with  328  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  156.4243245124817
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  156.72533082962036
loadDataAndPreprocess done. time esclaped:  156.7254023551941
current AstranArea= 884.2090999999974
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_64_102_103 with 32 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# DEC_G0_0_64_102_103 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 881.8625798225403, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_64_102_103.lib; read_verilog /tmp/90G9A3KXAT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_64_102_103.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/90G9A3KXAT.v
Parsing Verilog input from `/tmp/90G9A3KXAT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7f7da0994c
CPU: user 0.04s system 0.00s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('DEC_G0_0_64_102_103', 16), ('INVX1', 12), ('NAND3X1', 12), ('NOR3X1', 10), ('PI', 8), ('NAND2X1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  237.45231556892395
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  237.53707814216614
loadDataAndPreprocess done. time esclaped:  237.53713154792786
current AstranArea= 881.8625999999971
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_2_3 with 23 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH>>> : Synthesis pattern# DEC_G0_1_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 748.07057762146, gates: 298, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_2_3.lib; read_verilog /tmp/OE8J42Q0PJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_2_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OE8J42Q0PJ.v
Parsing Verilog input from `/tmp/OE8J42Q0PJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 19039b8a42
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 298, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('DEC_G0_1_2_3', 16), ('NAND3X1', 12), ('PI', 8), ('INVX1', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  414.19927978515625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  414.3382589817047
loadDataAndPreprocess done. time esclaped:  414.33836936950684
current AstranArea= 748.070599999998
>>> area increased after remapping!

dealing with pattern# DEC_G0_2_3 with 20 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH*H>>> : Synthesis pattern# DEC_G0_2_3 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DEC_G0_0_1_101_102 with 15 clusters ( size = 4 )
dealing with pattern# DEC_G0_1_101_102 with 15 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH*H>>> : Synthesis pattern# DEC_G0_1_101_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 729.1261811256409, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_101_102.lib; read_verilog /tmp/6SHC74LS9E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_101_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6SHC74LS9E.v
Parsing Verilog input from `/tmp/6SHC74LS9E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a0c2d150af
CPU: user 0.04s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('DEC_G0_1_101_102', 16), ('NAND3X1', 12), ('INVX1', 8), ('PI', 8), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  616.1640257835388
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  616.3004832267761
loadDataAndPreprocess done. time esclaped:  616.3005917072296
current AstranArea= 729.1261999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_10_11 with 12 clusters ( size = 2 )
dealing with pattern# DEC_G0_0_1_2_3 with 11 clusters ( size = 4 )
dealing with pattern# DEC_G0_1_2 with 11 clusters ( size = 2 )
dealing with pattern# DEC_G0_0_101_102 with 10 clusters ( size = 3 )
dealing with pattern# DEC_G0_0_2_3 with 10 clusters ( size = 3 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH*HHHHHHHH>>> : Synthesis pattern# DEC_G0_0_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 749.9477772712708, gates: 300, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_2_3.lib; read_verilog /tmp/SROQWVLF1F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_2_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SROQWVLF1F.v
Parsing Verilog input from `/tmp/SROQWVLF1F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 548e0cd98d
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 300, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('DEC_G0_0_2_3', 16), ('NAND3X1', 16), ('INVX1', 8), ('PI', 8), ('AND2X2', 2)]
creating networkx graph with  308  nodes
created networkx graph with  308  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  788.457103729248
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  788.571759223938
loadDataAndPreprocess done. time esclaped:  788.5718133449554
current AstranArea= 749.947799999998
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_102 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 720.8447771072388, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_102.lib; read_verilog /tmp/TGEJG6SLP8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TGEJG6SLP8.v
Parsing Verilog input from `/tmp/TGEJG6SLP8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6393327686
CPU: user 0.02s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 16), ('NAND2X1', 12), ('INVX1', 8), ('OR2X2', 8), ('PI', 8), ('NOR3X1', 6)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  789.1184115409851
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  789.6198017597198
loadDataAndPreprocess done. time esclaped:  789.6198692321777
current AstranArea= 720.8447999999981
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 857.3695833683014, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_3.lib; read_verilog /tmp/3JHBOJF4Y9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_0_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3JHBOJF4Y9.v
Parsing Verilog input from `/tmp/3JHBOJF4Y9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 59b809f51b
CPU: user 0.03s system 0.01s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('NOR3X1', 26), ('NAND3X1', 10), ('DEC_G0_0_3', 8), ('PI', 8), ('NAND2X1', 6), ('INVX1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  790.1583502292633
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  790.6440052986145
loadDataAndPreprocess done. time esclaped:  790.6440603733063
current AstranArea= 857.3695999999973
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_100_101_102 with 8 clusters ( size = 4 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH*H**>>> : Synthesis pattern# DEC_G0_1_100_101_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 737.3181748390198, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_100_101_102.lib; read_verilog /tmp/QC2PF4J1PO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_100_101_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QC2PF4J1PO.v
Parsing Verilog input from `/tmp/QC2PF4J1PO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 88aab0a56d
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('DEC_G0_1_100_101_102', 16), ('NAND3X1', 12), ('INVX1', 8), ('PI', 8), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  928.9254450798035
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  929.0174868106842
loadDataAndPreprocess done. time esclaped:  929.0175364017487
current AstranArea= 737.318199999998
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_64_65_66 with 8 clusters ( size = 4 )
dealing with pattern# DEC_G0_1_64_65 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G0_1_101 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_101 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_101.lib; read_verilog /tmp/V8TAN49JAJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G0_1_101.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V8TAN49JAJ.v
Parsing Verilog input from `/tmp/V8TAN49JAJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dcfa9e4afa
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  929.6149837970734
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  929.8092558383942
loadDataAndPreprocess done. time esclaped:  929.8093099594116
current AstranArea= 705.7425999999982
>>> choose the cluster DEC_G0_1_101!

dealing with pattern# DEC_G1_3_7 with 447 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_3_7 with 415 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_1_3_7 with 96 clusters ( size = 4 )
dealing with pattern# DEC_G1_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_2_3 with 16 clusters ( size = 4 )
dealing with pattern# DEC_G1_2_3 with 16 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_94_95 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G1_34_35 with 8 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G1_0_1_3.lib; read_verilog /tmp/NKK92W57VE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/dec//DEC_G1_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NKK92W57VE.v
Parsing Verilog input from `/tmp/NKK92W57VE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 776e2a35bf
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  931.651134967804
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  931.8436574935913
loadDataAndPreprocess done. time esclaped:  931.843727350235
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G1_6_164_165 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G1_10_11 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G1_5_6 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_6_164_165 with 3 clusters ( size = 4 )
dealing with pattern# DEC_G1_0_1_94_95 with 2 clusters ( size = 4 )
dealing with pattern# DEC_G1_0_198_199 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_163_164 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G2_3_7 with 447 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_3_7 with 415 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_1_3_7 with 96 clusters ( size = 4 )
dealing with pattern# DEC_G2_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_2_3 with 16 clusters ( size = 4 )
dealing with pattern# DEC_G2_2_3 with 16 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_94_95 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G2_34_35 with 8 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G2_6_164_165 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G2_10_11 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G2_5_6 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_6_164_165 with 3 clusters ( size = 4 )
dealing with pattern# DEC_G2_0_1_94_95 with 2 clusters ( size = 4 )
dealing with pattern# DEC_G2_0_198_199 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_163_164 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G3_3_7 with 447 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_3_7 with 415 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_1_3_7 with 96 clusters ( size = 4 )
dealing with pattern# DEC_G3_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_2_3 with 16 clusters ( size = 4 )
dealing with pattern# DEC_G3_2_3 with 16 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_94_95 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G3_34_35 with 8 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G3_6_164_165 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G3_10_11 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G3_5_6 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_6_164_165 with 3 clusters ( size = 4 )
dealing with pattern# DEC_G3_0_1_94_95 with 2 clusters ( size = 4 )
dealing with pattern# DEC_G3_0_198_199 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_163_164 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_3_7 with 447 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_3_7 with 415 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_1_3_7 with 96 clusters ( size = 4 )
dealing with pattern# DEC_G4_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_2_3 with 16 clusters ( size = 4 )
dealing with pattern# DEC_G4_2_3 with 16 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_94_95 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G4_34_35 with 8 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G4_6_164_165 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G4_10_11 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G4_5_6 with 4 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_6_164_165 with 3 clusters ( size = 4 )
dealing with pattern# DEC_G4_0_1_94_95 with 2 clusters ( size = 4 )
dealing with pattern# DEC_G4_0_198_199 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_163_164 with 2 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_164 with 2 clusters ( size = 2 )
saveArea= 9.470600000000104  /  1.3241645987518305 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 109675.87715125084, gates: 42220, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//div.lib; read_verilog /tmp/9BZRU1SZIJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//div.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9BZRU1SZIJ.v
Parsing Verilog input from `/tmp/9BZRU1SZIJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc13c01a92
CPU: user 4.19s system 0.24s, MEM: 354.43 MB total, 346.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12029), ('XNOR2X1', 7303), ('INVX1', 7241), ('AOI21X1', 5458), ('OAI21X1', 5216), ('NAND3X1', 2071), ('NOR2X1', 1619), ('AND2X2', 694), ('NOR3X1', 285), ('XOR2X1', 160), ('OR2X2', 144), ('PI', 128)]
creating networkx graph with  42348  nodes
created networkx graph with  42348  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.487241268157959
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  79.41296362876892
loadDataAndPreprocess done. time esclaped:  79.41303873062134
originalArea= 109675.87930000092
initial AstranArea= 109675.87930000092
dealing with pattern# DIV_G0_202_203_21066 with 12480 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH*H*H*HHH>>> : Synthesis pattern# DIV_G0_202_203_21066 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 93009.991304636, gates: 31016, depth: 1551
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G0_202_203_21066.lib; read_verilog /tmp/2E2PV4GMTZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G0_202_203_21066.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2E2PV4GMTZ.v
Parsing Verilog input from `/tmp/2E2PV4GMTZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 335117d24c
CPU: user 3.14s system 0.15s, MEM: 272.34 MB total, 265.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 31016, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12107), ('XNOR2X1', 5279), ('DIV_G0_202_203_21066', 3071), ('XOR2X1', 2535), ('NAND3X1', 2028), ('AOI21X1', 1481), ('INVX1', 1475), ('OAI21X1', 1204), ('AND2X2', 1099), ('OR2X2', 392), ('NOR2X1', 224), ('PI', 128), ('NOR3X1', 121)]
creating networkx graph with  31144  nodes
created networkx graph with  31144  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  349.818918466568
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  393.1089973449707
loadDataAndPreprocess done. time esclaped:  393.1090943813324
current AstranArea= 93009.99350000045
>>> choose the cluster DIV_G0_202_203_21066!

dealing with pattern# DIV_G1_163_169 with 10959 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_163_169 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89573.49372434616, gates: 28144, depth: 1547
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G1_163_169.lib; read_verilog /tmp/18SRZ9C1L7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G1_163_169.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/18SRZ9C1L7.v
Parsing Verilog input from `/tmp/18SRZ9C1L7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1a54d5ddae
CPU: user 2.86s system 0.13s, MEM: 252.91 MB total, 245.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28144, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7445), ('XNOR2X1', 5415), ('DIV_G1_163_169', 3848), ('DIV_G0_202_203_21066', 2769), ('XOR2X1', 2445), ('NAND3X1', 1967), ('INVX1', 1719), ('AOI21X1', 1458), ('OAI21X1', 521), ('AND2X2', 216), ('NOR3X1', 129), ('PI', 128), ('OR2X2', 113), ('NOR2X1', 99)]
creating networkx graph with  28272  nodes
created networkx graph with  28272  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  605.7993590831757
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  631.9289319515228
loadDataAndPreprocess done. time esclaped:  631.9290823936462
current AstranArea= 89573.49569999782
>>> choose the cluster DIV_G1_163_169!

dealing with pattern# DIV_G2_228_258 with 4983 clusters ( size = 3 )
dealing with pattern# DIV_G2_0_13843 with 4092 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_0_13843 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89472.78426110744, gates: 28228, depth: 1547
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G2_0_13843.lib; read_verilog /tmp/0QJCEOCM34.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G2_0_13843.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0QJCEOCM34.v
Parsing Verilog input from `/tmp/0QJCEOCM34.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d9eddc3159
CPU: user 2.60s system 0.12s, MEM: 253.51 MB total, 246.43 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28228, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7500), ('XNOR2X1', 5419), ('DIV_G1_163_169', 3757), ('DIV_G0_202_203_21066', 2771), ('XOR2X1', 2398), ('NAND3X1', 1942), ('INVX1', 1721), ('AOI21X1', 1489), ('OAI21X1', 577), ('DIV_G2_0_13843', 265), ('AND2X2', 185), ('PI', 128), ('NOR3X1', 123), ('NOR2X1', 79), ('OR2X2', 2)]
creating networkx graph with  28356  nodes
created networkx graph with  28356  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  714.5156002044678
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  744.9775710105896
loadDataAndPreprocess done. time esclaped:  744.9776530265808
current AstranArea= 89472.78619999794
>>> choose the cluster DIV_G2_0_13843!

dealing with pattern# DIV_G3_234_263 with 4931 clusters ( size = 3 )
dealing with pattern# DIV_G3_0_27493 with 4158 clusters ( size = 2 )
dealing with pattern# DIV_G3_2_13061_13062 with 3486 clusters ( size = 4 )
>>> : Synthesis pattern# DIV_G3_2_13061_13062 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89462.13046658039, gates: 28213, depth: 1547
mapping runtime: 2

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G3_2_13061_13062.lib; read_verilog /tmp/0ITL28MDKR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G3_2_13061_13062.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0ITL28MDKR.v
Parsing Verilog input from `/tmp/0ITL28MDKR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4c0e22370a
CPU: user 2.92s system 0.18s, MEM: 253.44 MB total, 246.59 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28213, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7505), ('XNOR2X1', 5347), ('DIV_G1_163_169', 3805), ('DIV_G0_202_203_21066', 2747), ('XOR2X1', 2469), ('NAND3X1', 1942), ('INVX1', 1700), ('AOI21X1', 1483), ('OAI21X1', 527), ('DIV_G2_0_13843', 274), ('AND2X2', 189), ('PI', 128), ('NOR3X1', 122), ('NOR2X1', 76), ('DIV_G3_2_13061_13062', 25), ('OR2X2', 2)]
creating networkx graph with  28341  nodes
created networkx graph with  28341  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  825.578946352005
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  862.3386816978455
loadDataAndPreprocess done. time esclaped:  862.3387756347656
current AstranArea= 89462.13239999817
>>> choose the cluster DIV_G3_2_13061_13062!

dealing with pattern# DIV_G4_236_268 with 4963 clusters ( size = 3 )
dealing with pattern# DIV_G4_0_27478 with 4097 clusters ( size = 2 )
dealing with pattern# DIV_G4_1_13894_13895 with 3481 clusters ( size = 4 )
dealing with pattern# DIV_G4_397_398 with 3386 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*>>> : Synthesis pattern# DIV_G4_397_398 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87892.18674647808, gates: 26508, depth: 1521
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G4_397_398.lib; read_verilog /tmp/Y0DGTV8UYI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/div//DIV_G4_397_398.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y0DGTV8UYI.v
Parsing Verilog input from `/tmp/Y0DGTV8UYI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 99b36871f4
CPU: user 2.79s system 0.12s, MEM: 243.75 MB total, 236.58 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26508, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7219), ('XNOR2X1', 4066), ('DIV_G1_163_169', 3594), ('DIV_G0_202_203_21066', 2793), ('XOR2X1', 2150), ('NAND3X1', 1901), ('DIV_G4_397_398', 1721), ('INVX1', 1626), ('OAI21X1', 482), ('AND2X2', 234), ('AOI21X1', 205), ('DIV_G2_0_13843', 195), ('NOR2X1', 134), ('NOR3X1', 128), ('PI', 128), ('DIV_G3_2_13061_13062', 53), ('OR2X2', 7)]
creating networkx graph with  26636  nodes
created networkx graph with  26636  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1221.8086428642273
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1269.7342972755432
loadDataAndPreprocess done. time esclaped:  1269.7344210147858
current AstranArea= 87889.37250000054
>>> choose the cluster DIV_G4_397_398!

saveArea= 21786.50680000038  /  19.864446894842626 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 64
[i] area: 505147.9388023615, gates: 187027, depth: 10749
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//hyp.lib; read_verilog /tmp/7NN38B6MBO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7NN38B6MBO.v
Parsing Verilog input from `/tmp/7NN38B6MBO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 46696106d4
CPU: user 20.02s system 0.81s, MEM: 1518.00 MB total, 1503.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (18 sec), 9% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 50473), ('INVX1', 27624), ('XNOR2X1', 24670), ('OAI21X1', 19605), ('NAND3X1', 18228), ('XOR2X1', 16393), ('AOI21X1', 14767), ('NOR2X1', 8170), ('NOR3X1', 4205), ('OR2X2', 1662), ('AND2X2', 1230), ('PI', 256)]
creating networkx graph with  187283  nodes
created networkx graph with  187283  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.80698013305664
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  462.1201055049896
loadDataAndPreprocess done. time esclaped:  462.12020230293274
originalArea= 505059.72139943094
initial AstranArea= 505059.72139943094
dealing with pattern# HYP_G0_4_54564 with 19539 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_4_54564 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 60
[i] area: 462672.3318208456, gates: 159776, depth: 10749
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G0_4_54564.lib; read_verilog /tmp/4O84SR5AHE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G0_4_54564.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4O84SR5AHE.v
Parsing Verilog input from `/tmp/4O84SR5AHE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4e093955e6
CPU: user 16.82s system 0.80s, MEM: 1320.46 MB total, 1303.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 30600), ('XNOR2X1', 23044), ('INVX1', 19338), ('XOR2X1', 18083), ('OAI21X1', 15641), ('NAND3X1', 12958), ('AOI21X1', 11935), ('NOR2X1', 10528), ('HYP_G0_4_54564', 9627), ('NOR3X1', 4226), ('AND2X2', 1939), ('OR2X2', 1857), ('PI', 256)]
creating networkx graph with  160032  nodes
created networkx graph with  160032  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1722.4078426361084
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1951.575621843338
loadDataAndPreprocess done. time esclaped:  1951.5757088661194
current AstranArea= 462598.19259970484
>>> choose the cluster HYP_G0_4_54564!

dealing with pattern# HYP_G1_5_7 with 11504 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 53
[i] area: 446903.3934504986, gates: 150928, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G1_5_7.lib; read_verilog /tmp/7AK1QJ3DSX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G1_5_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7AK1QJ3DSX.v
Parsing Verilog input from `/tmp/7AK1QJ3DSX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 80321a46bb
CPU: user 16.00s system 0.56s, MEM: 1266.71 MB total, 1248.33 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (14 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23197), ('INVX1', 21972), ('OAI21X1', 15760), ('XNOR2X1', 13966), ('HYP_G1_5_7', 13525), ('XOR2X1', 12758), ('NAND3X1', 12625), ('AOI21X1', 11613), ('HYP_G0_4_54564', 9814), ('NOR2X1', 7092), ('NOR3X1', 3976), ('OR2X2', 2827), ('AND2X2', 1803), ('PI', 256)]
creating networkx graph with  151184  nodes
created networkx graph with  151184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2751.5335516929626
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2933.635762453079
loadDataAndPreprocess done. time esclaped:  2933.6358568668365
current AstranArea= 446867.73589951685
>>> choose the cluster HYP_G1_5_7!

dealing with pattern# HYP_G2_7_10 with 8232 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 48
[i] area: 445243.49837195873, gates: 149367, depth: 10733
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G2_7_10.lib; read_verilog /tmp/BIJU9HUNG5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G2_7_10.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BIJU9HUNG5.v
Parsing Verilog input from `/tmp/BIJU9HUNG5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b32cc2cf1
CPU: user 14.37s system 0.54s, MEM: 1256.56 MB total, 1237.53 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (13 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 149367, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23252), ('INVX1', 20513), ('OAI21X1', 14419), ('XNOR2X1', 14180), ('HYP_G1_5_7', 13329), ('XOR2X1', 12944), ('NAND3X1', 12559), ('AOI21X1', 11462), ('HYP_G0_4_54564', 9063), ('NOR2X1', 6989), ('NOR3X1', 3952), ('OR2X2', 2860), ('HYP_G2_7_10', 2142), ('AND2X2', 1703), ('PI', 256)]
creating networkx graph with  149623  nodes
created networkx graph with  149623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3487.955825328827
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3626.04638338089
loadDataAndPreprocess done. time esclaped:  3626.04648065567
current AstranArea= 445209.7178995141
>>> choose the cluster HYP_G2_7_10!

dealing with pattern# HYP_G3_32_33 with 7460 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_32_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 53
[i] area: 443451.1306965351, gates: 146785, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G3_32_33.lib; read_verilog /tmp/DI6H0H972Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G3_32_33.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DI6H0H972Q.v
Parsing Verilog input from `/tmp/DI6H0H972Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e8b1efecd5
CPU: user 16.41s system 0.61s, MEM: 1240.60 MB total, 1221.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (14 sec), 10% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 146785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23139), ('INVX1', 18011), ('OAI21X1', 14479), ('XNOR2X1', 14183), ('HYP_G1_5_7', 13284), ('XOR2X1', 12992), ('AOI21X1', 11491), ('NAND3X1', 9976), ('HYP_G0_4_54564', 8960), ('NOR2X1', 7002), ('NOR3X1', 3962), ('OR2X2', 2840), ('HYP_G3_32_33', 2608), ('HYP_G2_7_10', 2135), ('AND2X2', 1723), ('PI', 256)]
creating networkx graph with  147041  nodes
created networkx graph with  147041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4221.715531826019
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4434.7621376514435
loadDataAndPreprocess done. time esclaped:  4434.762228727341
current AstranArea= 443406.0866995308
>>> choose the cluster HYP_G3_32_33!

dealing with pattern# HYP_G4_10_2783 with 7410 clusters ( size = 2 )
dealing with pattern# HYP_G4_0_363 with 6710 clusters ( size = 2 )
dealing with pattern# HYP_G4_98_582 with 5654 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G4_98_582 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 48
[i] area: 415141.6256904602, gates: 135336, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G4_98_582.lib; read_verilog /tmp/1091UA9DBN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/hyp//HYP_G4_98_582.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1091UA9DBN.v
Parsing Verilog input from `/tmp/1091UA9DBN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ac4f74a581
CPU: user 14.74s system 0.62s, MEM: 1165.59 MB total, 1143.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (13 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 135336, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22652), ('INVX1', 17282), ('OAI21X1', 14319), ('HYP_G4_98_582', 11412), ('HYP_G1_5_7', 10705), ('AOI21X1', 10660), ('NAND3X1', 9562), ('HYP_G0_4_54564', 9118), ('NOR2X1', 7261), ('XNOR2X1', 5506), ('NOR3X1', 3968), ('OR2X2', 2889), ('HYP_G3_32_33', 2740), ('HYP_G2_7_10', 2679), ('XOR2X1', 2645), ('AND2X2', 1938), ('PI', 256)]
creating networkx graph with  135592  nodes
created networkx graph with  135592  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4919.542598724365
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5063.570823192596
loadDataAndPreprocess done. time esclaped:  5063.570927143097
current AstranArea= 415107.83989949815
>>> choose the cluster HYP_G4_98_582!

saveArea= 89951.88149993279  /  17.810147530809243 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2461.947753548622, gates: 1094, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//i2c.lib; read_verilog /tmp/UK4V5JJAX3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UK4V5JJAX3.v
Parsing Verilog input from `/tmp/UK4V5JJAX3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f901710967
CPU: user 0.09s system 0.01s, MEM: 24.91 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1095, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 248), ('NAND2X1', 225), ('INVX1', 186), ('PI', 147), ('OAI21X1', 119), ('AOI21X1', 106), ('NOR3X1', 104), ('NOR2X1', 60), ('AND2X2', 15), ('BUFX2', 14), ('OR2X2', 14), ('XOR2X1', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  1242  nodes
created networkx graph with  1242  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.19870519638061523
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8648390769958496
loadDataAndPreprocess done. time esclaped:  0.8648993968963623
originalArea= 2461.9478000000026
initial AstranArea= 2461.9478000000026
dealing with pattern# I2C_G0_15_66 with 335 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2423.0054599046707, gates: 1045, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G0_15_66.lib; read_verilog /tmp/O82KYGIVEJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G0_15_66.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O82KYGIVEJ.v
Parsing Verilog input from `/tmp/O82KYGIVEJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0535d8bd6f
CPU: user 0.09s system 0.00s, MEM: 24.58 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 230), ('NAND3X1', 202), ('PI', 147), ('INVX1', 141), ('OAI21X1', 119), ('NOR3X1', 108), ('AOI21X1', 105), ('NOR2X1', 54), ('I2C_G0_15_66', 44), ('BUFX2', 14), ('OR2X2', 13), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1193  nodes
created networkx graph with  1193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.688740968704224
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.282545328140259
loadDataAndPreprocess done. time esclaped:  15.282615661621094
current AstranArea= 2418.312499999999
>>> choose the cluster I2C_G0_15_66!

dealing with pattern# I2C_G1_15_80 with 252 clusters ( size = 2 )
dealing with pattern# I2C_G1_15_17 with 145 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2410.552267432213, gates: 1054, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G1_15_17.lib; read_verilog /tmp/GOX2I64SM1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G1_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GOX2I64SM1.v
Parsing Verilog input from `/tmp/GOX2I64SM1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 73d9588fa6
CPU: user 0.09s system 0.00s, MEM: 24.72 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1055, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 247), ('NAND3X1', 184), ('PI', 147), ('INVX1', 140), ('NOR3X1', 119), ('OAI21X1', 112), ('AOI21X1', 105), ('I2C_G1_15_17', 45), ('NOR2X1', 38), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1202  nodes
created networkx graph with  1202  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.289475202560425
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  28.944727659225464
loadDataAndPreprocess done. time esclaped:  28.944788455963135
current AstranArea= 2408.205799999995
>>> choose the cluster I2C_G1_15_17!

dealing with pattern# I2C_G2_15_79 with 236 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_17 with 161 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_21_146 with 84 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_21_146 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2406.116268157959, gates: 1048, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G2_15_21_146.lib; read_verilog /tmp/0X31INWAJI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G2_15_21_146.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0X31INWAJI.v
Parsing Verilog input from `/tmp/0X31INWAJI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5358b56b43
CPU: user 0.09s system 0.01s, MEM: 24.58 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1049, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 244), ('NAND3X1', 186), ('PI', 147), ('INVX1', 136), ('OAI21X1', 113), ('NOR3X1', 113), ('AOI21X1', 106), ('I2C_G1_15_17', 44), ('NOR2X1', 40), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 9), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1196  nodes
created networkx graph with  1196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  40.9900598526001
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.59741950035095
loadDataAndPreprocess done. time esclaped:  41.59749245643616
current AstranArea= 2403.7697999999955
>>> choose the cluster I2C_G2_15_21_146!

dealing with pattern# I2C_G3_15_78 with 240 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_17 with 163 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_21_145 with 85 clusters ( size = 3 )
dealing with pattern# I2C_G3_80_81 with 69 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHH***HH**HHH*>>> : Synthesis pattern# I2C_G3_80_81 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2337.9648855924606, gates: 977, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G3_80_81.lib; read_verilog /tmp/NJ99HW69ZT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G3_80_81.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NJ99HW69ZT.v
Parsing Verilog input from `/tmp/NJ99HW69ZT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 27281942b5
CPU: user 0.09s system 0.00s, MEM: 24.20 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 978, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 189), ('NAND3X1', 159), ('PI', 147), ('INVX1', 144), ('NOR3X1', 128), ('I2C_G3_80_81', 102), ('OAI21X1', 84), ('I2C_G1_15_17', 45), ('I2C_G0_15_66', 33), ('NOR2X1', 31), ('AOI21X1', 24), ('AND2X2', 17), ('BUFX2', 14), ('XOR2X1', 3), ('OR2X2', 2), ('I2C_G2_15_21_146', 2), ('const_1', 1)]
creating networkx graph with  1125  nodes
created networkx graph with  1125  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  99.38499808311462
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  99.83757853507996
loadDataAndPreprocess done. time esclaped:  99.83763313293457
current AstranArea= 2335.618400000001
>>> choose the cluster I2C_G3_80_81!

dealing with pattern# I2C_G4_15_18 with 197 clusters ( size = 2 )
dealing with pattern# I2C_G4_16_156 with 119 clusters ( size = 2 )
dealing with pattern# I2C_G4_21_77 with 66 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G4_21_77 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2333.018087744713, gates: 969, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G4_21_77.lib; read_verilog /tmp/Z7LV35KCQF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/i2c//I2C_G4_21_77.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z7LV35KCQF.v
Parsing Verilog input from `/tmp/Z7LV35KCQF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7da831be5c
CPU: user 0.09s system 0.00s, MEM: 24.18 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 970, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 192), ('NAND3X1', 154), ('PI', 147), ('INVX1', 137), ('NOR3X1', 125), ('I2C_G3_80_81', 96), ('OAI21X1', 83), ('I2C_G1_15_17', 45), ('I2C_G0_15_66', 38), ('NOR2X1', 31), ('AOI21X1', 20), ('AND2X2', 17), ('BUFX2', 14), ('I2C_G4_21_77', 10), ('OR2X2', 3), ('XOR2X1', 3), ('const_1', 1), ('I2C_G2_15_21_146', 1)]
creating networkx graph with  1117  nodes
created networkx graph with  1117  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.55613374710083
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  111.99983429908752
loadDataAndPreprocess done. time esclaped:  111.99989008903503
current AstranArea= 2330.6716
>>> choose the cluster I2C_G4_21_77!

saveArea= 131.27620000000252  /  5.332208911984339 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 420.492791891098, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//int2float.lib; read_verilog /tmp/4Y6Q55DUDK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4Y6Q55DUDK.v
Parsing Verilog input from `/tmp/4Y6Q55DUDK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d0d8ffbf17
CPU: user 0.01s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 51), ('NAND2X1', 37), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 23), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('XOR2X1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02805328369140625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.10790729522705078
loadDataAndPreprocess done. time esclaped:  0.10796546936035156
originalArea= 420.4928000000002
initial AstranArea= 420.4928000000002
dealing with pattern# INT2FLOAT_G0_0_40 with 56 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_40 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 416.39839255809784, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G0_0_40.lib; read_verilog /tmp/OX3RZC4UZA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G0_0_40.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OX3RZC4UZA.v
Parsing Verilog input from `/tmp/OX3RZC4UZA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4696db35c2
CPU: user 0.02s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 46), ('NAND2X1', 35), ('OAI21X1', 29), ('AOI21X1', 23), ('INVX1', 18), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G0_0_40', 6), ('XOR2X1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.9436600208282471
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0185742378234863
loadDataAndPreprocess done. time esclaped:  1.018629789352417
current AstranArea= 416.3984000000003
>>> choose the cluster INT2FLOAT_G0_0_40!

dealing with pattern# INT2FLOAT_G1_0_40 with 45 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G1_0_62 with 23 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 415.1189932823181, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G1_0_62.lib; read_verilog /tmp/RGPP4H65NB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G1_0_62.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RGPP4H65NB.v
Parsing Verilog input from `/tmp/RGPP4H65NB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 916435f547
CPU: user 0.02s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 36), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 16), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G0_0_40', 5), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.7940685749053955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8759427070617676
loadDataAndPreprocess done. time esclaped:  1.8759980201721191
current AstranArea= 415.11900000000037
>>> choose the cluster INT2FLOAT_G1_0_62!

dealing with pattern# INT2FLOAT_G2_0_40 with 37 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_0_66 with 27 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_3_88 with 17 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# INT2FLOAT_G2_3_88 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 414.52239406108856, gates: 174, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G2_3_88.lib; read_verilog /tmp/QLSW0XD8KY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G2_3_88.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QLSW0XD8KY.v
Parsing Verilog input from `/tmp/QLSW0XD8KY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0885a34eb7
CPU: user 0.02s system 0.00s, MEM: 17.11 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 174, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('NAND2X1', 34), ('OAI21X1', 28), ('AOI21X1', 22), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('INT2FLOAT_G1_0_62', 7), ('NOR2X1', 5), ('INT2FLOAT_G2_3_88', 5), ('XOR2X1', 1), ('AND2X2', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  185  nodes
created networkx graph with  185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  74.35794115066528
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  74.43256068229675
loadDataAndPreprocess done. time esclaped:  74.43261408805847
current AstranArea= 414.52240000000035
>>> choose the cluster INT2FLOAT_G2_3_88!

dealing with pattern# INT2FLOAT_G3_0_19 with 41 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_10 with 29 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_114 with 17 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_3 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2937936782837, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G3_0_3.lib; read_verilog /tmp/3H28WKBSEE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G3_0_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3H28WKBSEE.v
Parsing Verilog input from `/tmp/3H28WKBSEE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9726e238fd
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  75.257652759552
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  75.32211017608643
loadDataAndPreprocess done. time esclaped:  75.322181224823
current AstranArea= 408.2938000000004
>>> choose the cluster INT2FLOAT_G3_0_3!

dealing with pattern# INT2FLOAT_G4_0_51 with 40 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_35 with 21 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_54 with 18 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_53 with 14 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_23_165 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_23_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2937936782837, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G4_0_23_165.lib; read_verilog /tmp/OWQ15FGKM5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G4_0_23_165.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OWQ15FGKM5.v
Parsing Verilog input from `/tmp/OWQ15FGKM5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dbbac00d39
CPU: user 0.01s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.12466549873352
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  76.1890799999237
loadDataAndPreprocess done. time esclaped:  76.18914008140564
current AstranArea= 408.2938000000004
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G4_28_32 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G4_28_32 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 399.7681986093521, gates: 155, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G4_28_32.lib; read_verilog /tmp/ZZF5V8D226.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/int2float//INT2FLOAT_G4_28_32.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZZF5V8D226.v
Parsing Verilog input from `/tmp/ZZF5V8D226.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 016d2dd61a
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 28), ('NAND2X1', 23), ('INT2FLOAT_G4_28_32', 22), ('OAI21X1', 18), ('INVX1', 14), ('AOI21X1', 12), ('PI', 11), ('NOR3X1', 9), ('INT2FLOAT_G3_0_3', 7), ('NOR2X1', 6), ('INT2FLOAT_G0_0_40', 6), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  166  nodes
created networkx graph with  166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.95090174674988
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  77.00675559043884
loadDataAndPreprocess done. time esclaped:  77.00680828094482
current AstranArea= 399.7682000000003
>>> choose the cluster INT2FLOAT_G4_28_32!

saveArea= 20.724599999999896  /  4.928645627225933 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 58706.61291372776, gates: 21827, depth: 232
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//log2.lib; read_verilog /tmp/4CI2QWZAPV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4CI2QWZAPV.v
Parsing Verilog input from `/tmp/4CI2QWZAPV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 29b4059a86
CPU: user 2.13s system 0.09s, MEM: 196.33 MB total, 188.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21827, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4709), ('NAND3X1', 3053), ('XNOR2X1', 2871), ('AOI21X1', 2437), ('INVX1', 2290), ('OAI21X1', 2189), ('NOR3X1', 1778), ('NOR2X1', 1247), ('XOR2X1', 809), ('AND2X2', 226), ('OR2X2', 218), ('PI', 32)]
creating networkx graph with  21859  nodes
created networkx graph with  21859  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.305509567260742
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  94.4026107788086
loadDataAndPreprocess done. time esclaped:  94.40269494056702
originalArea= 58706.6141999907
initial AstranArea= 58706.6141999907
dealing with pattern# LOG2_G0_3_10576 with 4317 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_3_10576 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 57152.7839871645, gates: 20685, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G0_3_10576.lib; read_verilog /tmp/LZBGAXGHYO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G0_3_10576.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LZBGAXGHYO.v
Parsing Verilog input from `/tmp/LZBGAXGHYO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 89104e4c27
CPU: user 2.01s system 0.13s, MEM: 189.31 MB total, 181.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20685, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4438), ('XNOR2X1', 2818), ('NAND3X1', 2372), ('INVX1', 2153), ('AOI21X1', 2122), ('NOR3X1', 1563), ('OAI21X1', 1502), ('LOG2_G0_3_10576', 1264), ('NOR2X1', 1089), ('XOR2X1', 782), ('OR2X2', 317), ('AND2X2', 265), ('PI', 32)]
creating networkx graph with  20717  nodes
created networkx graph with  20717  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  244.59222316741943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  280.5092508792877
loadDataAndPreprocess done. time esclaped:  280.5093460083008
current AstranArea= 57152.78499999349
>>> choose the cluster LOG2_G0_3_10576!

dealing with pattern# LOG2_G1_17_865 with 2718 clusters ( size = 2 )
dealing with pattern# LOG2_G1_2_28 with 2218 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# LOG2_G1_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 57592.15297961235, gates: 20255, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G1_2_28.lib; read_verilog /tmp/WG83AIL39K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G1_2_28.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WG83AIL39K.v
Parsing Verilog input from `/tmp/WG83AIL39K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4381235a19
CPU: user 2.00s system 0.12s, MEM: 186.83 MB total, 179.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20255, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4300), ('XNOR2X1', 2827), ('AOI21X1', 2179), ('NAND3X1', 1989), ('INVX1', 1812), ('OAI21X1', 1556), ('LOG2_G0_3_10576', 1255), ('LOG2_G1_2_28', 1088), ('NOR2X1', 993), ('NOR3X1', 923), ('XOR2X1', 766), ('AND2X2', 293), ('OR2X2', 274), ('PI', 32)]
creating networkx graph with  20287  nodes
created networkx graph with  20287  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  480.33798837661743
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  527.9899156093597
loadDataAndPreprocess done. time esclaped:  527.9900243282318
current AstranArea= 57592.15379999415
>>> area increased after remapping!

dealing with pattern# LOG2_G1_6_8761 with 2107 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_6_8761 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56164.06101989746, gates: 19936, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G1_6_8761.lib; read_verilog /tmp/WE1XLR61TB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G1_6_8761.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WE1XLR61TB.v
Parsing Verilog input from `/tmp/WE1XLR61TB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7ce1a9fe3d
CPU: user 2.00s system 0.10s, MEM: 183.66 MB total, 176.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19936, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3658), ('XNOR2X1', 2871), ('NAND3X1', 2299), ('INVX1', 2172), ('AOI21X1', 1988), ('NOR3X1', 1495), ('OAI21X1', 1287), ('LOG2_G0_3_10576', 1214), ('NOR2X1', 937), ('XOR2X1', 822), ('LOG2_G1_6_8761', 676), ('OR2X2', 310), ('AND2X2', 207), ('PI', 32)]
creating networkx graph with  19968  nodes
created networkx graph with  19968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  543.4302701950073
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  583.2636277675629
loadDataAndPreprocess done. time esclaped:  583.2637455463409
current AstranArea= 56164.06199999361
>>> choose the cluster LOG2_G1_6_8761!

dealing with pattern# LOG2_G2_11_338 with 2528 clusters ( size = 2 )
dealing with pattern# LOG2_G2_0_8096 with 2153 clusters ( size = 2 )
dealing with pattern# LOG2_G2_11_826_1349_2641 with 2098 clusters ( size = 4 )
>>> : Synthesis pattern# LOG2_G2_11_826_1349_2641 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56561.00297689438, gates: 20015, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_11_826_1349_2641.lib; read_verilog /tmp/HDANODP33H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_11_826_1349_2641.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HDANODP33H.v
Parsing Verilog input from `/tmp/HDANODP33H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: beef510541
CPU: user 1.92s system 0.10s, MEM: 184.71 MB total, 177.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20015, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3566), ('XNOR2X1', 2845), ('NAND3X1', 2287), ('INVX1', 2146), ('AOI21X1', 2010), ('NOR3X1', 1518), ('OAI21X1', 1452), ('LOG2_G0_3_10576', 1102), ('NOR2X1', 959), ('XOR2X1', 829), ('LOG2_G1_6_8761', 650), ('OR2X2', 308), ('AND2X2', 240), ('LOG2_G2_11_826_1349_2641', 103), ('PI', 32)]
creating networkx graph with  20047  nodes
created networkx graph with  20047  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  707.064760684967
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  744.8302781581879
loadDataAndPreprocess done. time esclaped:  744.8303635120392
current AstranArea= 56561.00399999274
>>> area increased after remapping!

dealing with pattern# LOG2_G2_11_1349_1350 with 2029 clusters ( size = 3 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# LOG2_G2_11_1349_1350 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56748.621181845665, gates: 20162, depth: 228
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_11_1349_1350.lib; read_verilog /tmp/AXN2WVQ9XX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_11_1349_1350.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AXN2WVQ9XX.v
Parsing Verilog input from `/tmp/AXN2WVQ9XX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b3f1b59bfd
CPU: user 1.79s system 0.07s, MEM: 185.71 MB total, 177.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20162, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3550), ('XNOR2X1', 2832), ('NAND3X1', 2349), ('INVX1', 2209), ('AOI21X1', 2062), ('NOR3X1', 1540), ('OAI21X1', 1472), ('LOG2_G0_3_10576', 1073), ('NOR2X1', 1018), ('XOR2X1', 832), ('LOG2_G1_6_8761', 684), ('OR2X2', 272), ('AND2X2', 226), ('LOG2_G2_11_1349_1350', 43), ('PI', 32)]
creating networkx graph with  20194  nodes
created networkx graph with  20194  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  908.591153383255
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  937.0243775844574
loadDataAndPreprocess done. time esclaped:  937.0244669914246
current AstranArea= 56748.62219999234
>>> area increased after remapping!

dealing with pattern# LOG2_G2_0_13267 with 1896 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_0_13267 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 55798.88294160366, gates: 19892, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_0_13267.lib; read_verilog /tmp/QXOSYISAVY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G2_0_13267.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QXOSYISAVY.v
Parsing Verilog input from `/tmp/QXOSYISAVY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3ea41d2085
CPU: user 1.99s system 0.11s, MEM: 183.53 MB total, 176.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19892, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3662), ('XNOR2X1', 2892), ('NAND3X1', 2187), ('INVX1', 1973), ('AOI21X1', 1868), ('NOR3X1', 1595), ('OAI21X1', 1311), ('LOG2_G0_3_10576', 1196), ('LOG2_G2_0_13267', 770), ('XOR2X1', 764), ('NOR2X1', 716), ('LOG2_G1_6_8761', 678), ('AND2X2', 213), ('OR2X2', 67), ('PI', 32)]
creating networkx graph with  19924  nodes
created networkx graph with  19924  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  963.9087467193604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  993.7721583843231
loadDataAndPreprocess done. time esclaped:  993.772253036499
current AstranArea= 55798.883799995085
>>> choose the cluster LOG2_G2_0_13267!

dealing with pattern# LOG2_G3_6_3905 with 2408 clusters ( size = 2 )
dealing with pattern# LOG2_G3_0_8084 with 2356 clusters ( size = 2 )
dealing with pattern# LOG2_G3_4_11165_11166_11167 with 2342 clusters ( size = 4 )
dealing with pattern# LOG2_G3_23_1746_1747 with 2201 clusters ( size = 3 )
dealing with pattern# LOG2_G3_0_13234 with 1863 clusters ( size = 2 )
dealing with pattern# LOG2_G3_3_8016 with 1602 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_3_8016 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 55870.972450613976, gates: 19860, depth: 228
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G3_3_8016.lib; read_verilog /tmp/A3A9Q6XJR2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G3_3_8016.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A3A9Q6XJR2.v
Parsing Verilog input from `/tmp/A3A9Q6XJR2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b4d7df2eb1
CPU: user 1.99s system 0.09s, MEM: 183.56 MB total, 175.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19860, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3619), ('XNOR2X1', 2893), ('NAND3X1', 2166), ('INVX1', 1874), ('AOI21X1', 1775), ('NOR3X1', 1617), ('OAI21X1', 1333), ('LOG2_G0_3_10576', 1194), ('LOG2_G2_0_13267', 783), ('NOR2X1', 767), ('XOR2X1', 749), ('LOG2_G1_6_8761', 583), ('LOG2_G3_3_8016', 229), ('AND2X2', 209), ('OR2X2', 69), ('PI', 32)]
creating networkx graph with  19892  nodes
created networkx graph with  19892  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1103.1249623298645
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1149.3508224487305
loadDataAndPreprocess done. time esclaped:  1149.3508977890015
current AstranArea= 55870.973299994934
>>> area increased after remapping!

dealing with pattern# LOG2_G3_23_825 with 1474 clusters ( size = 2 )
dealing with pattern# LOG2_G3_3188_3189 with 1445 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_3188_3189 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 52556.18815922737, gates: 18411, depth: 218
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G3_3188_3189.lib; read_verilog /tmp/W0KTL0SQJ9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G3_3188_3189.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W0KTL0SQJ9.v
Parsing Verilog input from `/tmp/W0KTL0SQJ9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 033fc42acd
CPU: user 1.87s system 0.07s, MEM: 173.61 MB total, 165.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18411, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3578), ('NAND3X1', 2060), ('INVX1', 2012), ('AOI21X1', 1974), ('NOR3X1', 1534), ('XNOR2X1', 1340), ('LOG2_G3_3188_3189', 1253), ('LOG2_G0_3_10576', 1202), ('OAI21X1', 1085), ('NOR2X1', 713), ('LOG2_G1_6_8761', 608), ('LOG2_G2_0_13267', 585), ('AND2X2', 226), ('XOR2X1', 133), ('OR2X2', 108), ('PI', 32)]
creating networkx graph with  18443  nodes
created networkx graph with  18443  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1163.406620502472
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1187.0035314559937
loadDataAndPreprocess done. time esclaped:  1187.0036218166351
current AstranArea= 52556.188499997275
>>> choose the cluster LOG2_G3_3188_3189!

dealing with pattern# LOG2_G4_13_342 with 2396 clusters ( size = 2 )
dealing with pattern# LOG2_G4_2_10687_10688_10689 with 2312 clusters ( size = 4 )
dealing with pattern# LOG2_G4_2_15 with 2301 clusters ( size = 2 )
dealing with pattern# LOG2_G4_13_1191_1192 with 2151 clusters ( size = 3 )
dealing with pattern# LOG2_G4_17_825 with 1541 clusters ( size = 2 )
dealing with pattern# LOG2_G4_13_1053 with 1534 clusters ( size = 2 )
dealing with pattern# LOG2_G4_2_18 with 1349 clusters ( size = 2 )
dealing with pattern# LOG2_G4_2_4_15 with 1195 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G4_2_4_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 52676.232345700264, gates: 17844, depth: 218
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_2_4_15.lib; read_verilog /tmp/M3ATX107MC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_2_4_15.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M3ATX107MC.v
Parsing Verilog input from `/tmp/M3ATX107MC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ddef88e2eb
CPU: user 1.80s system 0.10s, MEM: 170.11 MB total, 162.01 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17844, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3563), ('AOI21X1', 1967), ('LOG2_G4_2_4_15', 1911), ('INVX1', 1466), ('XNOR2X1', 1340), ('LOG2_G3_3188_3189', 1247), ('NAND3X1', 1239), ('LOG2_G0_3_10576', 1223), ('OAI21X1', 1103), ('NOR2X1', 596), ('LOG2_G1_6_8761', 589), ('LOG2_G2_0_13267', 584), ('NOR3X1', 427), ('AND2X2', 356), ('XOR2X1', 141), ('OR2X2', 92), ('PI', 32)]
creating networkx graph with  17876  nodes
created networkx graph with  17876  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1266.4920299053192
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1303.4127869606018
loadDataAndPreprocess done. time esclaped:  1303.4128675460815
current AstranArea= 52676.232499998114
>>> area increased after remapping!

dealing with pattern# LOG2_G4_12_3272 with 1179 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G4_12_3272 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 52556.53776872158, gates: 18428, depth: 218
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_12_3272.lib; read_verilog /tmp/0PUE3IDI1X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_12_3272.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0PUE3IDI1X.v
Parsing Verilog input from `/tmp/0PUE3IDI1X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a3386f5987
CPU: user 1.94s system 0.08s, MEM: 173.70 MB total, 165.53 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18428, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3570), ('NAND3X1', 2049), ('INVX1', 2031), ('AOI21X1', 1979), ('NOR3X1', 1542), ('XNOR2X1', 1341), ('LOG2_G3_3188_3189', 1250), ('LOG2_G0_3_10576', 1217), ('OAI21X1', 1041), ('NOR2X1', 737), ('LOG2_G2_0_13267', 619), ('LOG2_G1_6_8761', 587), ('AND2X2', 219), ('XOR2X1', 124), ('OR2X2', 103), ('PI', 32), ('LOG2_G4_12_3272', 19)]
creating networkx graph with  18460  nodes
created networkx graph with  18460  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1317.4662449359894
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1345.545654296875
loadDataAndPreprocess done. time esclaped:  1345.5457518100739
current AstranArea= 52556.53809999719
>>> area increased after remapping!

dealing with pattern# LOG2_G4_2_3594 with 1171 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_2_3594 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 52344.69049525261, gates: 18157, depth: 218
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_2_3594.lib; read_verilog /tmp/F8MHEHIRQT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/log2//LOG2_G4_2_3594.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F8MHEHIRQT.v
Parsing Verilog input from `/tmp/F8MHEHIRQT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bec422a2c1
CPU: user 1.85s system 0.10s, MEM: 171.92 MB total, 163.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3529), ('AOI21X1', 1956), ('NAND3X1', 1818), ('INVX1', 1767), ('NOR3X1', 1444), ('XNOR2X1', 1326), ('LOG2_G3_3188_3189', 1244), ('LOG2_G0_3_10576', 1179), ('OAI21X1', 1095), ('NOR2X1', 749), ('LOG2_G2_0_13267', 624), ('LOG2_G1_6_8761', 606), ('LOG2_G4_2_3594', 349), ('AND2X2', 216), ('XOR2X1', 152), ('OR2X2', 103), ('PI', 32)]
creating networkx graph with  18189  nodes
created networkx graph with  18189  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1362.6889085769653
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1403.7166192531586
loadDataAndPreprocess done. time esclaped:  1403.7167286872864
current AstranArea= 52344.69079999733
>>> choose the cluster LOG2_G4_2_3594!

saveArea= 6361.923399993371  /  10.836808572064404 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 6006.570600032806, gates: 2694, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//max.lib; read_verilog /tmp/6262SNI7AW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//max.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6262SNI7AW.v
Parsing Verilog input from `/tmp/6262SNI7AW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: df5dffe533
CPU: user 0.35s system 0.02s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 662), ('OAI21X1', 515), ('PI', 512), ('NAND2X1', 488), ('AOI21X1', 417), ('NOR2X1', 211), ('NAND3X1', 192), ('OR2X2', 91), ('NOR3X1', 72), ('AND2X2', 46)]
creating networkx graph with  3206  nodes
created networkx graph with  3206  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8745906352996826
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.569063186645508
loadDataAndPreprocess done. time esclaped:  4.569136619567871
originalArea= 6006.570700000009
initial AstranArea= 6006.570700000009
dealing with pattern# MAX_G0_0_1135 with 341 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_1135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5821.649711370468, gates: 2549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G0_0_1135.lib; read_verilog /tmp/YGJOBQW5X8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G0_0_1135.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YGJOBQW5X8.v
Parsing Verilog input from `/tmp/YGJOBQW5X8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f655379201
CPU: user 0.33s system 0.03s, MEM: 36.88 MB total, 31.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 559), ('PI', 512), ('AOI21X1', 450), ('NAND2X1', 443), ('OAI21X1', 389), ('NOR2X1', 201), ('NAND3X1', 190), ('MAX_G0_0_1135', 119), ('OR2X2', 98), ('AND2X2', 56), ('NOR3X1', 44)]
creating networkx graph with  3061  nodes
created networkx graph with  3061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.392844200134277
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.42318606376648
loadDataAndPreprocess done. time esclaped:  24.423290014266968
current AstranArea= 5821.649800000007
>>> choose the cluster MAX_G0_0_1135!

dealing with pattern# MAX_G1_2_11 with 248 clusters ( size = 2 )
dealing with pattern# MAX_G1_2_9 with 237 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5827.678824067116, gates: 2565, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G1_2_9.lib; read_verilog /tmp/FADX9JMV1W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G1_2_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FADX9JMV1W.v
Parsing Verilog input from `/tmp/FADX9JMV1W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 54645fb285
CPU: user 0.22s system 0.02s, MEM: 36.79 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2565, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 558), ('NAND2X1', 549), ('PI', 512), ('OAI21X1', 461), ('NAND3X1', 201), ('AOI21X1', 192), ('OR2X2', 170), ('AND2X2', 135), ('NOR2X1', 98), ('MAX_G0_0_1135', 96), ('MAX_G1_2_9', 85), ('NOR3X1', 20)]
creating networkx graph with  3077  nodes
created networkx graph with  3077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.26364541053772
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.1914587020874
loadDataAndPreprocess done. time esclaped:  51.19154191017151
current AstranArea= 5827.67890000004
>>> area increased after remapping!

dealing with pattern# MAX_G1_1231_1232 with 161 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_1231_1232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5374.671280026436, gates: 2207, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G1_1231_1232.lib; read_verilog /tmp/COO9BEDLIC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G1_1231_1232.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/COO9BEDLIC.v
Parsing Verilog input from `/tmp/COO9BEDLIC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f98288081e
CPU: user 0.20s system 0.00s, MEM: 34.31 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2207, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 610), ('PI', 512), ('MAX_G1_1231_1232', 382), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('NOR3X1', 22)]
creating networkx graph with  2719  nodes
created networkx graph with  2719  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.34746789932251
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.97042942047119
loadDataAndPreprocess done. time esclaped:  53.970489501953125
current AstranArea= 5374.671299999966
>>> choose the cluster MAX_G1_1231_1232!

dealing with pattern# MAX_G2_3_2012 with 205 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_3_2012 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5348.690183162689, gates: 2178, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G2_3_2012.lib; read_verilog /tmp/O66FTZVY3G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G2_3_2012.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O66FTZVY3G.v
Parsing Verilog input from `/tmp/O66FTZVY3G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca2602d480
CPU: user 0.20s system 0.01s, MEM: 34.16 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 581), ('PI', 512), ('MAX_G1_1231_1232', 353), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('MAX_G2_3_2012', 29), ('NOR3X1', 22)]
creating networkx graph with  2690  nodes
created networkx graph with  2690  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.37503695487976
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  61.074690103530884
loadDataAndPreprocess done. time esclaped:  61.074779987335205
current AstranArea= 5348.690199999954
>>> choose the cluster MAX_G2_3_2012!

dealing with pattern# MAX_G3_3_2012 with 176 clusters ( size = 3 )
dealing with pattern# MAX_G3_3_5 with 175 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_3_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5295.273785710335, gates: 2160, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G3_3_5.lib; read_verilog /tmp/JD3AYFBBQS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G3_3_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JD3AYFBBQS.v
Parsing Verilog input from `/tmp/JD3AYFBBQS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7cf2ef987e
CPU: user 0.19s system 0.01s, MEM: 33.96 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2160, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 536), ('PI', 512), ('MAX_G1_1231_1232', 323), ('NAND2X1', 269), ('OAI21X1', 256), ('AOI21X1', 240), ('NAND3X1', 179), ('MAX_G0_0_1135', 90), ('OR2X2', 85), ('NOR2X1', 49), ('AND2X2', 40), ('MAX_G2_3_2012', 38), ('MAX_G3_3_5', 29), ('NOR3X1', 26)]
creating networkx graph with  2672  nodes
created networkx graph with  2672  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  65.4449474811554
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  67.23027777671814
loadDataAndPreprocess done. time esclaped:  67.23033809661865
current AstranArea= 5295.273799999941
>>> choose the cluster MAX_G3_3_5!

dealing with pattern# MAX_G4_2_1232 with 183 clusters ( size = 3 )
dealing with pattern# MAX_G4_13_15 with 153 clusters ( size = 2 )
dealing with pattern# MAX_G4_0_1 with 152 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5106.506306171417, gates: 2106, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G4_0_1.lib; read_verilog /tmp/J6W0GR2FYK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/max//MAX_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J6W0GR2FYK.v
Parsing Verilog input from `/tmp/J6W0GR2FYK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2ead847c00
CPU: user 0.19s system 0.02s, MEM: 33.56 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2106, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 539), ('PI', 512), ('MAX_G1_1231_1232', 356), ('OAI21X1', 236), ('AOI21X1', 227), ('NAND2X1', 219), ('NAND3X1', 149), ('MAX_G4_0_1', 129), ('MAX_G0_0_1135', 74), ('NOR2X1', 47), ('AND2X2', 46), ('NOR3X1', 30), ('MAX_G2_3_2012', 26), ('MAX_G3_3_5', 24), ('OR2X2', 4)]
creating networkx graph with  2618  nodes
created networkx graph with  2618  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  71.98669171333313
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.29075837135315
loadDataAndPreprocess done. time esclaped:  73.29081869125366
current AstranArea= 5106.506299999927
>>> choose the cluster MAX_G4_0_1!

saveArea= 900.0644000000821  /  14.984663378724248 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 81985.77007555962, gates: 36517, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/YWL6YBS8LH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YWL6YBS8LH.v
Parsing Verilog input from `/tmp/YWL6YBS8LH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fd0eb7b31e
CPU: user 3.80s system 0.20s, MEM: 324.43 MB total, 314.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12468), ('NAND3X1', 8556), ('OAI21X1', 5297), ('INVX1', 3623), ('AOI21X1', 3609), ('PI', 1204), ('NOR2X1', 988), ('NOR3X1', 736), ('OR2X2', 450), ('AND2X2', 291), ('BUFX2', 233), ('XNOR2X1', 194), ('XOR2X1', 73), ('const_1', 1)]
creating networkx graph with  37723  nodes
created networkx graph with  37723  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.618209838867188
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  71.55901169776917
loadDataAndPreprocess done. time esclaped:  71.55910539627075
originalArea= 81936.9641999991
initial AstranArea= 81936.9641999991
dealing with pattern# MEM_CTRL_G0_154_360 with 7323 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_154_360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 81296.76051187515, gates: 36525, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G0_154_360.lib; read_verilog /tmp/VPZ9MMJ65K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G0_154_360.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VPZ9MMJ65K.v
Parsing Verilog input from `/tmp/VPZ9MMJ65K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9d56f678f6
CPU: user 3.83s system 0.20s, MEM: 324.00 MB total, 314.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12655), ('NAND3X1', 7692), ('OAI21X1', 5058), ('AOI21X1', 3418), ('INVX1', 3176), ('MEM_CTRL_G0_154_360', 2107), ('PI', 1204), ('NOR2X1', 893), ('NOR3X1', 745), ('AND2X2', 262), ('BUFX2', 233), ('XNOR2X1', 199), ('XOR2X1', 73), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  37731  nodes
created networkx graph with  37731  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  287.3941435813904
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  351.21354603767395
loadDataAndPreprocess done. time esclaped:  351.2136161327362
current AstranArea= 81254.99380000046
>>> choose the cluster MEM_CTRL_G0_154_360!

dealing with pattern# MEM_CTRL_G1_154_1377 with 7398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_160_353 with 6229 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_160_353 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 78254.61670398712, gates: 32324, depth: 73
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G1_160_353.lib; read_verilog /tmp/2SJMUPUEB9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G1_160_353.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2SJMUPUEB9.v
Parsing Verilog input from `/tmp/2SJMUPUEB9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3575efac16
CPU: user 3.52s system 0.14s, MEM: 299.91 MB total, 290.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 32326, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9758), ('MEM_CTRL_G1_160_353', 4853), ('OAI21X1', 4447), ('NAND3X1', 3647), ('INVX1', 3109), ('AOI21X1', 2765), ('MEM_CTRL_G0_154_360', 1730), ('PI', 1204), ('NOR2X1', 712), ('NOR3X1', 480), ('AND2X2', 306), ('BUFX2', 233), ('XNOR2X1', 190), ('XOR2X1', 71), ('OR2X2', 24), ('const_1', 1)]
creating networkx graph with  33530  nodes
created networkx graph with  33530  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  559.8999950885773
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  611.5832586288452
loadDataAndPreprocess done. time esclaped:  611.583327293396
current AstranArea= 78219.4193000059
>>> choose the cluster MEM_CTRL_G1_160_353!

dealing with pattern# MEM_CTRL_G2_154_257 with 5271 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_158_2390 with 4848 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_158_2390 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 77240.139290452, gates: 30990, depth: 72
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G2_158_2390.lib; read_verilog /tmp/T00PLKN24K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G2_158_2390.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T00PLKN24K.v
Parsing Verilog input from `/tmp/T00PLKN24K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ed21bcf179
CPU: user 2.81s system 0.10s, MEM: 286.90 MB total, 280.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30992, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6993), ('MEM_CTRL_G1_160_353', 4579), ('OAI21X1', 4197), ('NAND3X1', 3929), ('INVX1', 3176), ('AOI21X1', 2720), ('MEM_CTRL_G2_158_2390', 1851), ('MEM_CTRL_G0_154_360', 1632), ('PI', 1204), ('NOR2X1', 634), ('NOR3X1', 443), ('AND2X2', 326), ('BUFX2', 233), ('XNOR2X1', 192), ('XOR2X1', 69), ('OR2X2', 17), ('const_1', 1)]
creating networkx graph with  32196  nodes
created networkx graph with  32196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  757.392603635788
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  802.1505103111267
loadDataAndPreprocess done. time esclaped:  802.1505875587463
current AstranArea= 77207.28840000118
>>> choose the cluster MEM_CTRL_G2_158_2390!

dealing with pattern# MEM_CTRL_G3_154_2891 with 4491 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_260 with 3766 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_260 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 76996.62821745872, gates: 30681, depth: 72
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G3_154_260.lib; read_verilog /tmp/GMVXOEFKWS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G3_154_260.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GMVXOEFKWS.v
Parsing Verilog input from `/tmp/GMVXOEFKWS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4fc7ca84ec
CPU: user 3.38s system 0.16s, MEM: 284.86 MB total, 278.48 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30683, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6948), ('MEM_CTRL_G1_160_353', 4488), ('OAI21X1', 4249), ('NAND3X1', 3698), ('INVX1', 2826), ('AOI21X1', 2693), ('MEM_CTRL_G2_158_2390', 1824), ('MEM_CTRL_G0_154_360', 1683), ('PI', 1204), ('NOR2X1', 660), ('NOR3X1', 417), ('MEM_CTRL_G3_154_260', 354), ('AND2X2', 322), ('BUFX2', 233), ('XNOR2X1', 195), ('XOR2X1', 74), ('OR2X2', 18), ('const_1', 1)]
creating networkx graph with  31887  nodes
created networkx graph with  31887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  936.6653182506561
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  986.887885093689
loadDataAndPreprocess done. time esclaped:  986.887983083725
current AstranArea= 76958.1457000007
>>> choose the cluster MEM_CTRL_G3_154_260!

dealing with pattern# MEM_CTRL_G4_154_2857 with 4431 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_255 with 3304 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_293 with 3181 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G4_154_293 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 76720.09858846664, gates: 30234, depth: 72
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G4_154_293.lib; read_verilog /tmp/C5O05BNHEL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/mem_ctrl//MEM_CTRL_G4_154_293.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C5O05BNHEL.v
Parsing Verilog input from `/tmp/C5O05BNHEL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b60a9ee076
CPU: user 3.27s system 0.18s, MEM: 282.21 MB total, 275.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6896), ('MEM_CTRL_G1_160_353', 4357), ('OAI21X1', 4165), ('NAND3X1', 3488), ('AOI21X1', 2700), ('INVX1', 2656), ('MEM_CTRL_G2_158_2390', 1841), ('MEM_CTRL_G0_154_360', 1467), ('PI', 1204), ('NOR2X1', 673), ('MEM_CTRL_G4_154_293', 419), ('NOR3X1', 403), ('MEM_CTRL_G3_154_260', 344), ('AND2X2', 313), ('BUFX2', 233), ('XNOR2X1', 195), ('XOR2X1', 73), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  31440  nodes
created networkx graph with  31440  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1134.400658607483
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1175.8177742958069
loadDataAndPreprocess done. time esclaped:  1175.8178675174713
current AstranArea= 76681.61600000088
>>> choose the cluster MEM_CTRL_G4_154_293!

saveArea= 5255.348199998218  /  6.413891765834149 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48909.50630235672, gates: 16684, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//multiplier.lib; read_verilog /tmp/9GY5G88YDK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9GY5G88YDK.v
Parsing Verilog input from `/tmp/9GY5G88YDK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8e02a8e8ed
CPU: user 1.60s system 0.08s, MEM: 154.38 MB total, 146.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16684, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3314), ('XNOR2X1', 3190), ('NAND2X1', 3180), ('AOI21X1', 2451), ('INVX1', 1664), ('XOR2X1', 992), ('NOR2X1', 664), ('NAND3X1', 598), ('OR2X2', 245), ('NOR3X1', 214), ('AND2X2', 172), ('PI', 128)]
creating networkx graph with  16812  nodes
created networkx graph with  16812  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.725577592849731
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.686705350875854
loadDataAndPreprocess done. time esclaped:  39.686795234680176
originalArea= 48909.50739999153
initial AstranArea= 48909.50739999153
dealing with pattern# MULTIPLIER_G0_2_27 with 2532 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_2_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48341.55351316929, gates: 16057, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G0_2_27.lib; read_verilog /tmp/IFHJBRL867.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G0_2_27.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IFHJBRL867.v
Parsing Verilog input from `/tmp/IFHJBRL867.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 06e022eb7e
CPU: user 1.59s system 0.08s, MEM: 148.52 MB total, 142.62 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16057, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3137), ('NAND2X1', 2893), ('AOI21X1', 2828), ('OAI21X1', 1824), ('INVX1', 1320), ('MULTIPLIER_G0_2_27', 1302), ('XOR2X1', 1047), ('NAND3X1', 769), ('OR2X2', 374), ('NOR2X1', 266), ('AND2X2', 205), ('PI', 128), ('NOR3X1', 92)]
creating networkx graph with  16185  nodes
created networkx graph with  16185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  125.70657896995544
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  160.0387613773346
loadDataAndPreprocess done. time esclaped:  160.0388560295105
current AstranArea= 48341.55449999303
>>> choose the cluster MULTIPLIER_G0_2_27!

dealing with pattern# MULTIPLIER_G1_25_27 with 1649 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_25_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44774.68732595444, gates: 14572, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G1_25_27.lib; read_verilog /tmp/2BT42A6KB5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G1_25_27.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2BT42A6KB5.v
Parsing Verilog input from `/tmp/2BT42A6KB5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 11a83f34e5
CPU: user 1.50s system 0.04s, MEM: 139.25 MB total, 132.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14572, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2714), ('AOI21X1', 2648), ('OAI21X1', 2040), ('XNOR2X1', 1490), ('MULTIPLIER_G0_2_27', 1488), ('MULTIPLIER_G1_25_27', 1324), ('INVX1', 1306), ('NAND3X1', 616), ('OR2X2', 326), ('NOR2X1', 233), ('AND2X2', 177), ('XOR2X1', 141), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14700  nodes
created networkx graph with  14700  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  229.95861959457397
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  251.96710538864136
loadDataAndPreprocess done. time esclaped:  251.9671938419342
current AstranArea= 44774.68769999597
>>> choose the cluster MULTIPLIER_G1_25_27!

dealing with pattern# MULTIPLIER_G2_10_8362 with 1451 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_10_8362 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44295.42513525486, gates: 14159, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G2_10_8362.lib; read_verilog /tmp/0D5VLNGHIK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G2_10_8362.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0D5VLNGHIK.v
Parsing Verilog input from `/tmp/0D5VLNGHIK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e5759fcd01
CPU: user 1.45s system 0.08s, MEM: 136.82 MB total, 130.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14159, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2881), ('NAND2X1', 2411), ('OAI21X1', 2001), ('XNOR2X1', 1477), ('MULTIPLIER_G1_25_27', 1328), ('MULTIPLIER_G0_2_27', 1265), ('INVX1', 1056), ('NAND3X1', 542), ('MULTIPLIER_G2_10_8362', 311), ('OR2X2', 305), ('NOR2X1', 215), ('AND2X2', 162), ('XOR2X1', 136), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14287  nodes
created networkx graph with  14287  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  301.5326600074768
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  315.0008602142334
loadDataAndPreprocess done. time esclaped:  315.0009379386902
current AstranArea= 44295.42549999607
>>> choose the cluster MULTIPLIER_G2_10_8362!

dealing with pattern# MULTIPLIER_G3_16_19 with 1275 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*HHH>>> : Synthesis pattern# MULTIPLIER_G3_16_19 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44612.67353129387, gates: 14086, depth: 159
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_16_19.lib; read_verilog /tmp/XYQ1ZS3ZSY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_16_19.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XYQ1ZS3ZSY.v
Parsing Verilog input from `/tmp/XYQ1ZS3ZSY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 69ef1a9aad
CPU: user 1.44s system 0.09s, MEM: 136.96 MB total, 130.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14086, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3188), ('OAI21X1', 2135), ('NAND2X1', 2090), ('XNOR2X1', 1528), ('MULTIPLIER_G1_25_27', 1322), ('INVX1', 1054), ('MULTIPLIER_G0_2_27', 1032), ('NAND3X1', 432), ('MULTIPLIER_G2_10_8362', 338), ('NOR2X1', 243), ('OR2X2', 235), ('MULTIPLIER_G3_16_19', 194), ('XOR2X1', 142), ('PI', 128), ('AND2X2', 101), ('NOR3X1', 52)]
creating networkx graph with  14214  nodes
created networkx graph with  14214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  412.8860185146332
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  439.6551396846771
loadDataAndPreprocess done. time esclaped:  439.6552424430847
current AstranArea= 44612.673899995505
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G3_10_8200 with 1268 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_24_35_263 with 1157 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHHHHHHH>>> : Synthesis pattern# MULTIPLIER_G3_24_35_263 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 3
[i] area: 44399.98344087601, gates: 14160, depth: 163
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_24_35_263.lib; read_verilog /tmp/QVEURKTHU1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_24_35_263.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QVEURKTHU1.v
Parsing Verilog input from `/tmp/QVEURKTHU1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3ca89730f3
CPU: user 1.45s system 0.07s, MEM: 136.66 MB total, 130.17 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14160, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2504), ('AOI21X1', 2217), ('OAI21X1', 2202), ('XNOR2X1', 1504), ('MULTIPLIER_G0_2_27', 1413), ('MULTIPLIER_G1_25_27', 1319), ('INVX1', 1140), ('NAND3X1', 394), ('MULTIPLIER_G2_10_8362', 381), ('NOR2X1', 280), ('OR2X2', 238), ('NOR3X1', 182), ('XOR2X1', 148), ('AND2X2', 141), ('PI', 128), ('MULTIPLIER_G3_24_35_263', 97)]
creating networkx graph with  14288  nodes
created networkx graph with  14288  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  519.3348608016968
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  530.2515912055969
loadDataAndPreprocess done. time esclaped:  530.251678943634
current AstranArea= 44399.98379999649
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G3_77_78 with 1020 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# MULTIPLIER_G3_77_78 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44299.72862172127, gates: 14146, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_77_78.lib; read_verilog /tmp/7ZHNAIA471.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_77_78.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7ZHNAIA471.v
Parsing Verilog input from `/tmp/7ZHNAIA471.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: af0bce3cdb
CPU: user 1.48s system 0.06s, MEM: 136.81 MB total, 130.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14146, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2957), ('NAND2X1', 2384), ('OAI21X1', 2012), ('XNOR2X1', 1459), ('MULTIPLIER_G1_25_27', 1292), ('MULTIPLIER_G0_2_27', 1232), ('INVX1', 1062), ('NAND3X1', 538), ('OR2X2', 304), ('MULTIPLIER_G2_10_8362', 300), ('NOR2X1', 220), ('AND2X2', 157), ('XOR2X1', 132), ('PI', 128), ('NOR3X1', 68), ('MULTIPLIER_G3_77_78', 29)]
creating networkx graph with  14274  nodes
created networkx graph with  14274  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2954.3034415245056
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2969.438323736191
loadDataAndPreprocess done. time esclaped:  2969.4383914470673
current AstranArea= 44299.72899999608
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G3_31_232 with 785 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_31_232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 46354.5884758234, gates: 14733, depth: 157
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_31_232.lib; read_verilog /tmp/5118PRI5Q5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_31_232.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5118PRI5Q5.v
Parsing Verilog input from `/tmp/5118PRI5Q5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cf5d3c708e
CPU: user 1.51s system 0.08s, MEM: 141.91 MB total, 135.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14733, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3528), ('OAI21X1', 2590), ('INVX1', 1766), ('XNOR2X1', 1528), ('MULTIPLIER_G1_25_27', 1315), ('NAND2X1', 1235), ('MULTIPLIER_G0_2_27', 680), ('NAND3X1', 467), ('MULTIPLIER_G2_10_8362', 385), ('OR2X2', 292), ('MULTIPLIER_G3_31_232', 268), ('NOR2X1', 238), ('XOR2X1', 166), ('NOR3X1', 141), ('AND2X2', 134), ('PI', 128)]
creating networkx graph with  14861  nodes
created networkx graph with  14861  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2983.0050327777863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3000.571756839752
loadDataAndPreprocess done. time esclaped:  3000.571850538254
current AstranArea= 46354.58889999306
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G3_15_390 with 771 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_15_390 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 3
[i] area: 43971.333766222, gates: 14037, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_15_390.lib; read_verilog /tmp/SBYJSTGDXM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G3_15_390.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SBYJSTGDXM.v
Parsing Verilog input from `/tmp/SBYJSTGDXM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ea47cd4817
CPU: user 1.42s system 0.08s, MEM: 135.64 MB total, 129.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14037, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2430), ('NAND2X1', 2378), ('OAI21X1', 2041), ('XNOR2X1', 1457), ('MULTIPLIER_G1_25_27', 1350), ('MULTIPLIER_G0_2_27', 1289), ('INVX1', 1094), ('NAND3X1', 589), ('MULTIPLIER_G2_10_8362', 309), ('OR2X2', 275), ('MULTIPLIER_G3_15_390', 237), ('NOR2X1', 236), ('AND2X2', 173), ('PI', 128), ('XOR2X1', 115), ('NOR3X1', 64)]
creating networkx graph with  14165  nodes
created networkx graph with  14165  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3010.5428133010864
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3027.3258187770844
loadDataAndPreprocess done. time esclaped:  3027.3259229660034
current AstranArea= 43971.33409999673
>>> choose the cluster MULTIPLIER_G3_15_390!

dealing with pattern# MULTIPLIER_G4_12_8111 with 1210 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_25_71 with 1174 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_25_35_256 with 1085 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_63_73 with 1051 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_71_72 with 990 clusters ( size = 2 )
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH*>>> : Synthesis pattern# MULTIPLIER_G4_71_72 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43999.48741745949, gates: 13730, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_71_72.lib; read_verilog /tmp/FV4T7RSKSE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_71_72.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FV4T7RSKSE.v
Parsing Verilog input from `/tmp/FV4T7RSKSE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68550b1057
CPU: user 1.46s system 0.06s, MEM: 135.44 MB total, 128.58 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13730, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3046), ('INVX1', 2294), ('OAI21X1', 2241), ('MULTIPLIER_G4_71_72', 1448), ('MULTIPLIER_G1_25_27', 1257), ('NAND2X1', 976), ('MULTIPLIER_G0_2_27', 440), ('NAND3X1', 383), ('OR2X2', 300), ('MULTIPLIER_G3_15_390', 287), ('NOR2X1', 224), ('MULTIPLIER_G2_10_8362', 199), ('AND2X2', 193), ('XNOR2X1', 188), ('XOR2X1', 146), ('PI', 128), ('NOR3X1', 108)]
creating networkx graph with  13858  nodes
created networkx graph with  13858  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3196.727086544037
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3210.1308557987213
loadDataAndPreprocess done. time esclaped:  3210.1309745311737
current AstranArea= 43999.48769999461
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_0_7589 with 902 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_56_98_169_172 with 896 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*HHHH>>> : Synthesis pattern# MULTIPLIER_G4_56_98_169_172 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44443.727957725525, gates: 13869, depth: 159
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_56_98_169_172.lib; read_verilog /tmp/W24ODLH2DV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_56_98_169_172.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W24ODLH2DV.v
Parsing Verilog input from `/tmp/W24ODLH2DV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4a6666ee0
CPU: user 1.44s system 0.09s, MEM: 134.89 MB total, 128.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13869, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2278), ('AOI21X1', 2148), ('NAND2X1', 1963), ('XNOR2X1', 1516), ('MULTIPLIER_G0_2_27', 1462), ('MULTIPLIER_G1_25_27', 1313), ('INVX1', 1163), ('MULTIPLIER_G2_10_8362', 452), ('NOR2X1', 286), ('OR2X2', 247), ('MULTIPLIER_G3_15_390', 230), ('NAND3X1', 206), ('NOR3X1', 178), ('XOR2X1', 159), ('MULTIPLIER_G4_56_98_169_172', 159), ('PI', 128), ('AND2X2', 109)]
creating networkx graph with  13997  nodes
created networkx graph with  13997  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3415.098755121231
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3425.6053445339203
loadDataAndPreprocess done. time esclaped:  3425.6054661273956
current AstranArea= 44443.72829999646
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_372_373 with 884 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# MULTIPLIER_G4_372_373 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 4
[i] area: 43219.56291079521, gates: 12637, depth: 178
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_372_373.lib; read_verilog /tmp/XL9AVWUWQ5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/multiplier//MULTIPLIER_G4_372_373.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XL9AVWUWQ5.v
Parsing Verilog input from `/tmp/XL9AVWUWQ5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dab2444a52
CPU: user 1.86s system 0.09s, MEM: 126.88 MB total, 120.16 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (1 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12637, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2014), ('AOI21X1', 1886), ('XNOR2X1', 1484), ('MULTIPLIER_G1_25_27', 1333), ('MULTIPLIER_G4_372_373', 1272), ('NAND2X1', 1240), ('INVX1', 1096), ('NAND3X1', 467), ('MULTIPLIER_G0_2_27', 434), ('MULTIPLIER_G2_10_8362', 298), ('OR2X2', 276), ('NOR2X1', 234), ('MULTIPLIER_G3_15_390', 234), ('AND2X2', 168), ('XOR2X1', 128), ('PI', 128), ('NOR3X1', 73)]
creating networkx graph with  12765  nodes
created networkx graph with  12765  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3532.322904586792
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3544.795888900757
loadDataAndPreprocess done. time esclaped:  3544.7960028648376
current AstranArea= 43219.56349999682
>>> choose the cluster MULTIPLIER_G4_372_373!

saveArea= 5689.943899994716  /  11.633615226301995 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2344.153460264206, gates: 1072, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//priority.lib; read_verilog /tmp/M44AW41MXN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M44AW41MXN.v
Parsing Verilog input from `/tmp/M44AW41MXN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 312f25d18e
CPU: user 0.08s system 0.01s, MEM: 24.54 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 255), ('NAND2X1', 229), ('OAI21X1', 211), ('PI', 128), ('NAND3X1', 109), ('NOR2X1', 105), ('AOI21X1', 104), ('NOR3X1', 42), ('AND2X2', 11), ('OR2X2', 6)]
creating networkx graph with  1200  nodes
created networkx graph with  1200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.19207048416137695
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.600554466247559
loadDataAndPreprocess done. time esclaped:  5.60066294670105
originalArea= 2344.153500000006
initial AstranArea= 2344.153500000006
dealing with pattern# PRIORITY_G0_2_565 with 171 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_2_565 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2559.0521582365036, gates: 1167, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_2_565.lib; read_verilog /tmp/OF7KSWIKO2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_2_565.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OF7KSWIKO2.v
Parsing Verilog input from `/tmp/OF7KSWIKO2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bc67e24694
CPU: user 0.10s system 0.00s, MEM: 25.28 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 316), ('OAI21X1', 239), ('NAND2X1', 215), ('AOI21X1', 163), ('PI', 128), ('NOR2X1', 100), ('NAND3X1', 76), ('NOR3X1', 37), ('PRIORITY_G0_2_565', 9), ('OR2X2', 8), ('AND2X2', 4)]
creating networkx graph with  1295  nodes
created networkx graph with  1295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.491489171981812
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.040841341018677
loadDataAndPreprocess done. time esclaped:  9.040919780731201
current AstranArea= 2559.0522000000074
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_36_47 with 133 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_36_47 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2634.7815881967545, gates: 1165, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_36_47.lib; read_verilog /tmp/M67IA9IN81.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_36_47.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M67IA9IN81.v
Parsing Verilog input from `/tmp/M67IA9IN81.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e92577d70b
CPU: user 0.09s system 0.01s, MEM: 25.55 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1165, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 315), ('NAND2X1', 262), ('PRIORITY_G0_36_47', 181), ('NAND3X1', 163), ('PI', 128), ('AOI21X1', 76), ('OAI21X1', 51), ('NOR3X1', 41), ('NOR2X1', 40), ('AND2X2', 31), ('OR2X2', 5)]
creating networkx graph with  1293  nodes
created networkx graph with  1293  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.192279577255249
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.919408321380615
loadDataAndPreprocess done. time esclaped:  10.919498682022095
current AstranArea= 2634.7815999999902
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_0_1069 with 111 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2265.283977150917, gates: 1030, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_0_1069.lib; read_verilog /tmp/GP3KGTRZGX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G0_0_1069.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GP3KGTRZGX.v
Parsing Verilog input from `/tmp/GP3KGTRZGX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7de131a555
CPU: user 0.07s system 0.02s, MEM: 24.23 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1030, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 208), ('OAI21X1', 205), ('INVX1', 201), ('PI', 128), ('PRIORITY_G0_0_1069', 107), ('AOI21X1', 98), ('NOR2X1', 89), ('NAND3X1', 70), ('NOR3X1', 38), ('AND2X2', 12), ('OR2X2', 2)]
creating networkx graph with  1158  nodes
created networkx graph with  1158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.575577974319458
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.036197662353516
loadDataAndPreprocess done. time esclaped:  12.036306619644165
current AstranArea= 2265.284000000002
>>> choose the cluster PRIORITY_G0_0_1069!

dealing with pattern# PRIORITY_G1_37_48 with 135 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_2_540 with 135 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_625_626 with 75 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_625_626 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1695.1365175247192, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G1_625_626.lib; read_verilog /tmp/A8CPR6I9H7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G1_625_626.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A8CPR6I9H7.v
Parsing Verilog input from `/tmp/A8CPR6I9H7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8437944f94
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 96), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NOR2X1', 64), ('NAND3X1', 63), ('NOR3X1', 40), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.633095026016235
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.844784259796143
loadDataAndPreprocess done. time esclaped:  14.84486174583435
current AstranArea= 1695.1365000000098
>>> choose the cluster PRIORITY_G1_625_626!

dealing with pattern# PRIORITY_G2_2_450 with 126 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_0_316 with 85 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_2_3_314 with 74 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHH>>> : Synthesis pattern# PRIORITY_G2_2_3_314 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1626.8385753631592, gates: 506, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G2_2_3_314.lib; read_verilog /tmp/O19NN9765M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G2_2_3_314.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O19NN9765M.v
Parsing Verilog input from `/tmp/O19NN9765M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6fcc84a688
CPU: user 0.05s system 0.00s, MEM: 20.34 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 506, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G2_2_3_314', 157), ('PI', 128), ('INVX1', 93), ('PRIORITY_G1_625_626', 63), ('NAND3X1', 62), ('NOR2X1', 61), ('NOR3X1', 39), ('NAND2X1', 15), ('PRIORITY_G0_0_1069', 7), ('OAI21X1', 5), ('AOI21X1', 4)]
creating networkx graph with  634  nodes
created networkx graph with  634  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  142.4031481742859
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  142.53142786026
loadDataAndPreprocess done. time esclaped:  142.53150606155396
current AstranArea= 1626.8386000000046
>>> choose the cluster PRIORITY_G2_2_3_314!

dealing with pattern# PRIORITY_G3_2_236 with 124 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_2_235_236 with 64 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_2_235_236 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1627.8202756643295, gates: 505, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G3_2_235_236.lib; read_verilog /tmp/JZH0K3D52I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G3_2_235_236.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JZH0K3D52I.v
Parsing Verilog input from `/tmp/JZH0K3D52I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 17bc2a93b6
CPU: user 0.05s system 0.00s, MEM: 20.34 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 505, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G2_2_3_314', 157), ('PI', 128), ('INVX1', 93), ('PRIORITY_G1_625_626', 63), ('NAND3X1', 63), ('NOR2X1', 61), ('NOR3X1', 35), ('NAND2X1', 14), ('OAI21X1', 6), ('PRIORITY_G0_0_1069', 6), ('AOI21X1', 4), ('PRIORITY_G3_2_235_236', 2), ('AND2X2', 1)]
creating networkx graph with  633  nodes
created networkx graph with  633  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  143.52608466148376
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  143.65200304985046
loadDataAndPreprocess done. time esclaped:  143.65207839012146
current AstranArea= 1627.8203000000046
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_2_233_335 with 57 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_2_233_335 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1622.1032755374908, gates: 501, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G3_2_233_335.lib; read_verilog /tmp/MVNHF85Q24.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G3_2_233_335.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MVNHF85Q24.v
Parsing Verilog input from `/tmp/MVNHF85Q24.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4d11e8b915
CPU: user 0.05s system 0.00s, MEM: 20.34 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 501, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G2_2_3_314', 157), ('PI', 128), ('INVX1', 89), ('PRIORITY_G1_625_626', 63), ('NOR2X1', 60), ('NAND3X1', 60), ('NOR3X1', 39), ('NAND2X1', 15), ('PRIORITY_G0_0_1069', 7), ('OAI21X1', 5), ('AOI21X1', 4), ('AND2X2', 1), ('PRIORITY_G3_2_233_335', 1)]
creating networkx graph with  629  nodes
created networkx graph with  629  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  144.32295060157776
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  144.43186163902283
loadDataAndPreprocess done. time esclaped:  144.4319407939911
current AstranArea= 1622.1033000000043
>>> choose the cluster PRIORITY_G3_2_233_335!

dealing with pattern# PRIORITY_G4_2_236 with 120 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_2_235_236 with 62 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_2_233_333 with 55 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_1_8 with 54 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................... HHHHHHH*>>> : Synthesis pattern# PRIORITY_G4_1_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1599.1103714704514, gates: 473, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G4_1_8.lib; read_verilog /tmp/ZQUA38DZI4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/priority//PRIORITY_G4_1_8.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZQUA38DZI4.v
Parsing Verilog input from `/tmp/ZQUA38DZI4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8e5e222f8b
CPU: user 0.06s system 0.00s, MEM: 20.12 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 473, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G2_2_3_314', 152), ('PI', 128), ('INVX1', 88), ('NAND3X1', 60), ('NOR3X1', 38), ('PRIORITY_G1_625_626', 36), ('NOR2X1', 34), ('PRIORITY_G4_1_8', 32), ('NAND2X1', 15), ('PRIORITY_G0_0_1069', 6), ('OAI21X1', 5), ('AOI21X1', 4), ('AND2X2', 2), ('PRIORITY_G3_2_233_335', 1)]
creating networkx graph with  601  nodes
created networkx graph with  601  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  207.23272919654846
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  207.3260452747345
loadDataAndPreprocess done. time esclaped:  207.3261103630066
current AstranArea= 1599.1104000000041
>>> choose the cluster PRIORITY_G4_1_8!

saveArea= 745.0431000000017  /  31.783033832895324 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 574.4231873750687, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//router.lib; read_verilog /tmp/JCWLLHEJAC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//router.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JCWLLHEJAC.v
Parsing Verilog input from `/tmp/JCWLLHEJAC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c903293624
CPU: user 0.03s system 0.01s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 60), ('PI', 60), ('NAND3X1', 54), ('NAND2X1', 35), ('const_0', 27), ('OAI21X1', 24), ('NOR3X1', 22), ('XNOR2X1', 16), ('AOI21X1', 10), ('OR2X2', 7), ('NOR2X1', 6), ('XOR2X1', 5), ('AND2X2', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.04747414588928223
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.2111523151397705
loadDataAndPreprocess done. time esclaped:  5.2112345695495605
originalArea= 569.7301999999999
initial AstranArea= 569.7301999999999
dealing with pattern# ROUTER_G0_28_121 with 50 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_28_121 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 565.2957888841629, gates: 231, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G0_28_121.lib; read_verilog /tmp/9CEH2RG8XH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G0_28_121.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9CEH2RG8XH.v
Parsing Verilog input from `/tmp/9CEH2RG8XH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2385f12ac
CPU: user 0.03s system 0.01s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 50), ('NAND3X1', 46), ('NAND2X1', 37), ('const_0', 27), ('OAI21X1', 23), ('NOR3X1', 18), ('XNOR2X1', 15), ('AOI21X1', 13), ('ROUTER_G0_28_121', 12), ('NOR2X1', 8), ('XOR2X1', 5), ('OR2X2', 3), ('AND2X2', 1)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.002808332443237
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.094681739807129
loadDataAndPreprocess done. time esclaped:  6.094736814498901
current AstranArea= 560.6027999999999
>>> choose the cluster ROUTER_G0_28_121!

dealing with pattern# ROUTER_G1_30_31 with 34 clusters ( size = 2 )
dealing with pattern# ROUTER_G1_38_39 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G1_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 555.5290905237198, gates: 219, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G1_38_39.lib; read_verilog /tmp/MHWJX0REBZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G1_38_39.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MHWJX0REBZ.v
Parsing Verilog input from `/tmp/MHWJX0REBZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 609acff632
CPU: user 0.03s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 246, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 45), ('NAND3X1', 38), ('NAND2X1', 30), ('const_0', 27), ('NOR3X1', 19), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.86463475227356
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.209531307220459
loadDataAndPreprocess done. time esclaped:  7.209607124328613
current AstranArea= 550.8360999999999
>>> choose the cluster ROUTER_G1_38_39!

dealing with pattern# ROUTER_G2_30_31 with 17 clusters ( size = 2 )
dealing with pattern# ROUTER_G2_28_104 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G2_28_104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.8905918598175, gates: 214, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G2_28_104.lib; read_verilog /tmp/B1VWHDEEST.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G2_28_104.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B1VWHDEEST.v
Parsing Verilog input from `/tmp/B1VWHDEEST.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 377516abab
CPU: user 0.04s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.971128225326538
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.056577444076538
loadDataAndPreprocess done. time esclaped:  8.056648254394531
current AstranArea= 550.1975999999999
>>> choose the cluster ROUTER_G2_28_104!

dealing with pattern# ROUTER_G3_30_31 with 17 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_32_109 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_32_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.9336924552917, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G3_32_109.lib; read_verilog /tmp/1WV1T4BUD9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G3_32_109.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1WV1T4BUD9.v
Parsing Verilog input from `/tmp/1WV1T4BUD9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aaee552f2b
CPU: user 0.03s system 0.00s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('const_0', 27), ('NAND2X1', 25), ('OAI21X1', 18), ('AOI21X1', 16), ('XNOR2X1', 15), ('ROUTER_G0_28_121', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 10), ('ROUTER_G3_32_109', 8), ('AND2X2', 6), ('XOR2X1', 4), ('ROUTER_G2_28_104', 4), ('OR2X2', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.730735778808594
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.817784070968628
loadDataAndPreprocess done. time esclaped:  8.820929765701294
current AstranArea= 550.2406999999998
>>> area increased after remapping!

dealing with pattern# ROUTER_G3_29_103 with 11 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_28_87 with 11 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHH>>> : Synthesis pattern# ROUTER_G3_28_87 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.8685930967331, gates: 208, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G3_28_87.lib; read_verilog /tmp/KHNFABKTQM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G3_28_87.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KHNFABKTQM.v
Parsing Verilog input from `/tmp/KHNFABKTQM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5e95ba5fca
CPU: user 0.03s system 0.00s, MEM: 17.50 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 235, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 36), ('NAND3X1', 34), ('const_0', 27), ('NAND2X1', 27), ('ROUTER_G0_28_121', 17), ('AOI21X1', 17), ('OAI21X1', 16), ('XNOR2X1', 15), ('NOR3X1', 12), ('ROUTER_G1_38_39', 11), ('ROUTER_G3_28_87', 9), ('AND2X2', 6), ('XOR2X1', 5), ('ROUTER_G2_28_104', 3)]
creating networkx graph with  295  nodes
created networkx graph with  295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  87.49600672721863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  87.8504695892334
loadDataAndPreprocess done. time esclaped:  87.85058379173279
current AstranArea= 549.1755999999999
>>> choose the cluster ROUTER_G3_28_87!

dealing with pattern# ROUTER_G4_29_102 with 15 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_31_104 with 11 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_36_43_45 with 10 clusters ( size = 3 )
............................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH**HHHH>>> : Synthesis pattern# ROUTER_G4_36_43_45 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 583.9037935733795, gates: 222, depth: 23
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_36_43_45.lib; read_verilog /tmp/HTRXTEI1VJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_36_43_45.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HTRXTEI1VJ.v
Parsing Verilog input from `/tmp/HTRXTEI1VJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1333112be9
CPU: user 0.03s system 0.00s, MEM: 17.63 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 49), ('NAND3X1', 39), ('const_0', 27), ('NAND2X1', 21), ('NOR3X1', 17), ('OAI21X1', 15), ('AOI21X1', 14), ('XNOR2X1', 13), ('ROUTER_G3_28_87', 11), ('ROUTER_G4_36_43_45', 10), ('ROUTER_G1_38_39', 9), ('ROUTER_G0_28_121', 6), ('XOR2X1', 6), ('OR2X2', 5), ('AND2X2', 4), ('NOR2X1', 2), ('ROUTER_G2_28_104', 1)]
creating networkx graph with  309  nodes
created networkx graph with  309  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  146.85108613967896
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  146.98757195472717
loadDataAndPreprocess done. time esclaped:  146.9876515865326
current AstranArea= 579.2108
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_40_112 with 10 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHH>>> : Synthesis pattern# ROUTER_G4_40_112 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 560.3960928916931, gates: 214, depth: 24
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_40_112.lib; read_verilog /tmp/PJTLROH2R0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_40_112.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PJTLROH2R0.v
Parsing Verilog input from `/tmp/PJTLROH2R0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 589ff86918
CPU: user 0.02s system 0.00s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 44), ('NAND3X1', 39), ('const_0', 27), ('NAND2X1', 22), ('OAI21X1', 19), ('XNOR2X1', 16), ('ROUTER_G3_28_87', 13), ('NOR3X1', 13), ('ROUTER_G1_38_39', 10), ('ROUTER_G0_28_121', 9), ('ROUTER_G4_40_112', 7), ('AOI21X1', 7), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 3), ('OR2X2', 3)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  181.385436296463
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  181.72523665428162
loadDataAndPreprocess done. time esclaped:  181.7253234386444
current AstranArea= 558.0495999999998
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_36_114 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_36_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 551.8213933706284, gates: 206, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_36_114.lib; read_verilog /tmp/C7T2Y89PAJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/router//ROUTER_G4_36_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C7T2Y89PAJ.v
Parsing Verilog input from `/tmp/C7T2Y89PAJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 841782d9b3
CPU: user 0.02s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 233, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 34), ('NAND3X1', 34), ('const_0', 27), ('NAND2X1', 27), ('ROUTER_G0_28_121', 18), ('AOI21X1', 17), ('OAI21X1', 14), ('XNOR2X1', 14), ('NOR3X1', 12), ('ROUTER_G1_38_39', 11), ('ROUTER_G3_28_87', 9), ('XOR2X1', 6), ('AND2X2', 5), ('ROUTER_G2_28_104', 3), ('ROUTER_G4_36_114', 2)]
creating networkx graph with  293  nodes
created networkx graph with  293  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  182.26182007789612
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  182.34696412086487
loadDataAndPreprocess done. time esclaped:  182.3470470905304
current AstranArea= 547.1283999999999
>>> choose the cluster ROUTER_G4_36_114!

saveArea= 22.601799999999912  /  3.96710583360333 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10884.94396173954, gates: 4145, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//sin.lib; read_verilog /tmp/WGM0HD2NSK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WGM0HD2NSK.v
Parsing Verilog input from `/tmp/WGM0HD2NSK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: eb838271b3
CPU: user 0.37s system 0.02s, MEM: 50.04 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4145, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 596), ('INVX1', 564), ('OAI21X1', 457), ('XNOR2X1', 435), ('NOR3X1', 387), ('AOI21X1', 356), ('NOR2X1', 255), ('XOR2X1', 180), ('AND2X2', 65), ('OR2X2', 51), ('PI', 24)]
creating networkx graph with  4169  nodes
created networkx graph with  4169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8840312957763672
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.734168529510498
loadDataAndPreprocess done. time esclaped:  10.734257459640503
originalArea= 10882.59770000018
initial AstranArea= 10882.59770000018
dealing with pattern# SIN_G0_57_61 with 457 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_57_61 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 14
[i] area: 10523.200402379036, gates: 3954, depth: 114
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G0_57_61.lib; read_verilog /tmp/DWRCKCIBVH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G0_57_61.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DWRCKCIBVH.v
Parsing Verilog input from `/tmp/DWRCKCIBVH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fdd7c76074
CPU: user 0.35s system 0.03s, MEM: 48.18 MB total, 42.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 547), ('INVX1', 530), ('XNOR2X1', 420), ('NOR3X1', 349), ('OAI21X1', 313), ('AOI21X1', 290), ('NOR2X1', 230), ('XOR2X1', 174), ('SIN_G0_57_61', 173), ('AND2X2', 70), ('OR2X2', 59), ('PI', 24)]
creating networkx graph with  3978  nodes
created networkx graph with  3978  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  49.56005334854126
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  56.30474781990051
loadDataAndPreprocess done. time esclaped:  56.304837226867676
current AstranArea= 10520.854100000146
>>> choose the cluster SIN_G0_57_61!

dealing with pattern# SIN_G1_0_977 with 445 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_0_977 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10501.56043946743, gates: 3992, depth: 114
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G1_0_977.lib; read_verilog /tmp/BTZKS41KDD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G1_0_977.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BTZKS41KDD.v
Parsing Verilog input from `/tmp/BTZKS41KDD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a1a25562ea
CPU: user 0.36s system 0.02s, MEM: 48.95 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3992, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 825), ('INVX1', 486), ('NAND3X1', 482), ('XNOR2X1', 412), ('NOR3X1', 372), ('OAI21X1', 305), ('AOI21X1', 272), ('SIN_G1_0_977', 233), ('NOR2X1', 194), ('SIN_G0_57_61', 170), ('XOR2X1', 166), ('AND2X2', 62), ('PI', 24), ('OR2X2', 13)]
creating networkx graph with  4016  nodes
created networkx graph with  4016  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  94.80185842514038
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  101.90278673171997
loadDataAndPreprocess done. time esclaped:  101.90288043022156
current AstranArea= 10501.560600000152
>>> choose the cluster SIN_G1_0_977!

dealing with pattern# SIN_G2_2_2094 with 461 clusters ( size = 2 )
dealing with pattern# SIN_G2_34_46_236 with 391 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G2_34_46_236 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 14
[i] area: 10491.278139352798, gates: 3981, depth: 114
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G2_34_46_236.lib; read_verilog /tmp/SEJDCE481A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G2_34_46_236.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SEJDCE481A.v
Parsing Verilog input from `/tmp/SEJDCE481A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e757b497e0
CPU: user 0.40s system 0.02s, MEM: 48.27 MB total, 42.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3981, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 800), ('INVX1', 492), ('NAND3X1', 469), ('XNOR2X1', 413), ('NOR3X1', 364), ('OAI21X1', 300), ('AOI21X1', 292), ('SIN_G1_0_977', 238), ('NOR2X1', 212), ('XOR2X1', 169), ('SIN_G0_57_61', 144), ('AND2X2', 54), ('PI', 24), ('SIN_G2_34_46_236', 19), ('OR2X2', 15)]
creating networkx graph with  4005  nodes
created networkx graph with  4005  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  140.25515627861023
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  147.69512605667114
loadDataAndPreprocess done. time esclaped:  147.69522500038147
current AstranArea= 10491.278300000145
>>> choose the cluster SIN_G2_34_46_236!

dealing with pattern# SIN_G3_0_940 with 479 clusters ( size = 2 )
dealing with pattern# SIN_G3_34_49_257 with 393 clusters ( size = 3 )
dealing with pattern# SIN_G3_34_49_294_295 with 367 clusters ( size = 4 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH>>> : Synthesis pattern# SIN_G3_34_49_294_295 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 20
[i] area: 10925.25373184681, gates: 4142, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G3_34_49_294_295.lib; read_verilog /tmp/T5XUW8BZH0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G3_34_49_294_295.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T5XUW8BZH0.v
Parsing Verilog input from `/tmp/T5XUW8BZH0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 15c9f712cd
CPU: user 0.40s system 0.02s, MEM: 50.29 MB total, 43.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4142, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 898), ('INVX1', 505), ('NAND3X1', 483), ('XNOR2X1', 429), ('NOR3X1', 404), ('AOI21X1', 314), ('OAI21X1', 300), ('SIN_G1_0_977', 212), ('NOR2X1', 199), ('XOR2X1', 165), ('SIN_G0_57_61', 138), ('AND2X2', 52), ('PI', 24), ('SIN_G3_34_49_294_295', 18), ('SIN_G2_34_46_236', 14), ('OR2X2', 11)]
creating networkx graph with  4166  nodes
created networkx graph with  4166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  500.42332005500793
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  509.4568245410919
loadDataAndPreprocess done. time esclaped:  509.4569323062897
current AstranArea= 10925.253900000193
>>> area increased after remapping!

dealing with pattern# SIN_G3_112_119 with 364 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# SIN_G3_112_119 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10299.340980291367, gates: 3783, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G3_112_119.lib; read_verilog /tmp/XDL31KBFTD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G3_112_119.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XDL31KBFTD.v
Parsing Verilog input from `/tmp/XDL31KBFTD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cd7b644986
CPU: user 0.33s system 0.02s, MEM: 46.84 MB total, 40.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3783, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 797), ('XNOR2X1', 410), ('INVX1', 403), ('NAND3X1', 378), ('OAI21X1', 289), ('AOI21X1', 286), ('NOR3X1', 214), ('SIN_G3_112_119', 210), ('SIN_G1_0_977', 206), ('NOR2X1', 168), ('XOR2X1', 166), ('SIN_G0_57_61', 150), ('AND2X2', 73), ('PI', 24), ('OR2X2', 18), ('SIN_G2_34_46_236', 15)]
creating networkx graph with  3807  nodes
created networkx graph with  3807  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  605.4893386363983
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  611.7811119556427
loadDataAndPreprocess done. time esclaped:  611.7812101840973
current AstranArea= 10299.341100000129
>>> choose the cluster SIN_G3_112_119!

dealing with pattern# SIN_G4_0_841 with 512 clusters ( size = 2 )
dealing with pattern# SIN_G4_22_85_102 with 378 clusters ( size = 3 )
dealing with pattern# SIN_G4_40_66 with 357 clusters ( size = 2 )
dealing with pattern# SIN_G4_98_777 with 274 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G4_98_777 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10191.299085855484, gates: 3689, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G4_98_777.lib; read_verilog /tmp/RICJ1WYIXD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sin//SIN_G4_98_777.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RICJ1WYIXD.v
Parsing Verilog input from `/tmp/RICJ1WYIXD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7c21256022
CPU: user 0.49s system 0.02s, MEM: 46.22 MB total, 39.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3689, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 668), ('INVX1', 400), ('XNOR2X1', 397), ('NAND3X1', 392), ('AOI21X1', 259), ('OAI21X1', 255), ('SIN_G1_0_977', 208), ('NOR3X1', 205), ('SIN_G3_112_119', 193), ('XOR2X1', 181), ('SIN_G0_57_61', 163), ('NOR2X1', 146), ('SIN_G4_98_777', 121), ('AND2X2', 67), ('PI', 24), ('OR2X2', 21), ('SIN_G2_34_46_236', 13)]
creating networkx graph with  3713  nodes
created networkx graph with  3713  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  646.2695689201355
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  660.0893821716309
loadDataAndPreprocess done. time esclaped:  660.0895092487335
current AstranArea= 10191.299200000114
>>> choose the cluster SIN_G4_98_777!

saveArea= 691.2985000000663  /  6.3523298302210955 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//sqrt.lib; read_verilog /tmp/6K0NIHTZ9E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6K0NIHTZ9E.v
Parsing Verilog input from `/tmp/6K0NIHTZ9E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0fcec6caa6
CPU: user 1.80s system 0.08s, MEM: 169.93 MB total, 161.40 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.846260070800781
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  28.08367896080017
loadDataAndPreprocess done. time esclaped:  28.08379077911377
originalArea= 47752.68289998942
initial AstranArea= 47752.68289998942
dealing with pattern# SQRT_G0_2_186 with 3416 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_2_186 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 40740.57586812973, gates: 14258, depth: 3009
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G0_2_186.lib; read_verilog /tmp/VLRMFPB7IJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G0_2_186.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VLRMFPB7IJ.v
Parsing Verilog input from `/tmp/VLRMFPB7IJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4965bdf0f
CPU: user 1.45s system 0.06s, MEM: 138.48 MB total, 132.06 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2588), ('XNOR2X1', 1789), ('SQRT_G0_2_186', 1690), ('OAI21X1', 1568), ('AND2X2', 1403), ('NAND2X1', 1354), ('INVX1', 1218), ('AOI21X1', 1088), ('NOR3X1', 569), ('NOR2X1', 447), ('OR2X2', 392), ('XOR2X1', 152), ('PI', 128)]
creating networkx graph with  14386  nodes
created networkx graph with  14386  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  96.44421052932739
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  107.23964238166809
loadDataAndPreprocess done. time esclaped:  107.23977065086365
current AstranArea= 40679.567499995544
>>> choose the cluster SQRT_G0_2_186!

dealing with pattern# SQRT_G1_42_139 with 3180 clusters ( size = 2 )
dealing with pattern# SQRT_G1_91_92 with 1615 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHH>>> : Synthesis pattern# SQRT_G1_91_92 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 38422.05354166031, gates: 12539, depth: 3009
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G1_91_92.lib; read_verilog /tmp/FQPE5N5UES.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G1_91_92.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FQPE5N5UES.v
Parsing Verilog input from `/tmp/FQPE5N5UES.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e4c2a58986
CPU: user 1.40s system 0.06s, MEM: 128.39 MB total, 121.24 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12539, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G1_91_92', 1769), ('SQRT_G0_2_186', 1720), ('OAI21X1', 1590), ('AND2X2', 1448), ('NAND2X1', 1350), ('INVX1', 1222), ('AOI21X1', 1061), ('NAND3X1', 818), ('NOR3X1', 578), ('NOR2X1', 436), ('OR2X2', 373), ('XNOR2X1', 174), ('PI', 128)]
creating networkx graph with  12667  nodes
created networkx graph with  12667  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  304.9795479774475
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  316.394656419754
loadDataAndPreprocess done. time esclaped:  316.3947825431824
current AstranArea= 38361.04479999799
>>> choose the cluster SQRT_G1_91_92!

dealing with pattern# SQRT_G2_0_58 with 1544 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G2_0_58 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 38165.51804995537, gates: 12434, depth: 3009
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G2_0_58.lib; read_verilog /tmp/LWENE6C1P8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G2_0_58.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LWENE6C1P8.v
Parsing Verilog input from `/tmp/LWENE6C1P8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f00aa626d9
CPU: user 1.31s system 0.07s, MEM: 127.33 MB total, 120.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12434, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G1_91_92', 1773), ('SQRT_G0_2_186', 1650), ('OAI21X1', 1572), ('AND2X2', 1402), ('NAND2X1', 1328), ('INVX1', 1238), ('AOI21X1', 1058), ('NAND3X1', 805), ('NOR3X1', 586), ('NOR2X1', 428), ('OR2X2', 362), ('XNOR2X1', 173), ('PI', 128), ('SQRT_G2_0_58', 59)]
creating networkx graph with  12562  nodes
created networkx graph with  12562  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  344.73150515556335
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  351.3838288784027
loadDataAndPreprocess done. time esclaped:  351.3839340209961
current AstranArea= 38104.50929999784
>>> choose the cluster SQRT_G2_0_58!

dealing with pattern# SQRT_G3_0_52 with 1542 clusters ( size = 3 )
dealing with pattern# SQRT_G3_132_134 with 1287 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHH*>>> : Synthesis pattern# SQRT_G3_132_134 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 36835.5161267519, gates: 10849, depth: 2684
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G3_132_134.lib; read_verilog /tmp/8JKGG1LR1Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G3_132_134.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8JKGG1LR1Q.v
Parsing Verilog input from `/tmp/8JKGG1LR1Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 142c0d4561
CPU: user 1.16s system 0.06s, MEM: 118.05 MB total, 111.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 10849, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G3_132_134', 1874), ('SQRT_G1_91_92', 1777), ('NAND2X1', 1594), ('SQRT_G0_2_186', 1315), ('AOI21X1', 1244), ('INVX1', 1179), ('NAND3X1', 1067), ('AND2X2', 283), ('XNOR2X1', 148), ('PI', 128), ('SQRT_G2_0_58', 126), ('OAI21X1', 101), ('NOR3X1', 76), ('OR2X2', 40), ('NOR2X1', 25)]
creating networkx graph with  10977  nodes
created networkx graph with  10977  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  433.8864641189575
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  439.97524642944336
loadDataAndPreprocess done. time esclaped:  439.97534942626953
current AstranArea= 36692.38009999923
>>> choose the cluster SQRT_G3_132_134!

dealing with pattern# SQRT_G4_4_186 with 1133 clusters ( size = 3 )
dealing with pattern# SQRT_G4_6_24 with 994 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_6_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 35234.88461959362, gates: 10179, depth: 2684
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G4_6_24.lib; read_verilog /tmp/518YVLJJ81.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/sqrt//SQRT_G4_6_24.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/518YVLJJ81.v
Parsing Verilog input from `/tmp/518YVLJJ81.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 794769c813
CPU: user 1.07s system 0.08s, MEM: 112.18 MB total, 105.31 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 10179, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G1_91_92', 1777), ('SQRT_G3_132_134', 1306), ('SQRT_G0_2_186', 1263), ('NAND3X1', 1045), ('NAND2X1', 975), ('AOI21X1', 828), ('SQRT_G4_6_24', 619), ('OR2X2', 593), ('INVX1', 590), ('NOR2X1', 537), ('AND2X2', 161), ('XNOR2X1', 146), ('SQRT_G2_0_58', 131), ('OAI21X1', 129), ('PI', 128), ('NOR3X1', 79)]
creating networkx graph with  10307  nodes
created networkx graph with  10307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  455.3849799633026
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  461.21484637260437
loadDataAndPreprocess done. time esclaped:  461.2149579524994
current AstranArea= 35089.40199999972
>>> choose the cluster SQRT_G4_6_24!

saveArea= 12663.280899989702  /  26.518470022953426 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 37345.48532640934, gates: 13895, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//square.lib; read_verilog /tmp/X8BVHOXNVU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//square.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X8BVHOXNVU.v
Parsing Verilog input from `/tmp/X8BVHOXNVU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dcc1fa78d2
CPU: user 1.32s system 0.04s, MEM: 128.27 MB total, 121.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4381), ('OAI21X1', 1901), ('NAND3X1', 1466), ('XNOR2X1', 1458), ('INVX1', 1396), ('XOR2X1', 1344), ('AOI21X1', 919), ('NOR2X1', 604), ('OR2X2', 168), ('AND2X2', 148), ('NOR3X1', 109), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13960  nodes
created networkx graph with  13960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.532798528671265
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.782963514328003
loadDataAndPreprocess done. time esclaped:  22.78306794166565
originalArea= 37336.10009999637
initial AstranArea= 37336.10009999637
dealing with pattern# SQUARE_G0_9_10 with 1745 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 10
[i] area: 36789.30076086521, gates: 13045, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G0_9_10.lib; read_verilog /tmp/7NXOL3ISCN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7NXOL3ISCN.v
Parsing Verilog input from `/tmp/7NXOL3ISCN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8369a89057
CPU: user 1.07s system 0.08s, MEM: 122.88 MB total, 116.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2742), ('OAI21X1', 1704), ('XNOR2X1', 1448), ('INVX1', 1417), ('NAND3X1', 1407), ('XOR2X1', 1356), ('SQUARE_G0_9_10', 1075), ('AOI21X1', 899), ('NOR2X1', 548), ('OR2X2', 199), ('AND2X2', 160), ('NOR3X1', 89), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13110  nodes
created networkx graph with  13110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  97.44403195381165
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  111.10209369659424
loadDataAndPreprocess done. time esclaped:  111.10216999053955
current AstranArea= 36784.60849999662
>>> choose the cluster SQUARE_G0_9_10!

dealing with pattern# SQUARE_G1_2_6 with 1225 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 36545.40796613693, gates: 13019, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G1_2_6.lib; read_verilog /tmp/70PDRIP9GK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G1_2_6.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/70PDRIP9GK.v
Parsing Verilog input from `/tmp/70PDRIP9GK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 661a77e3df
CPU: user 1.28s system 0.08s, MEM: 122.63 MB total, 116.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (1 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13020, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2819), ('OAI21X1', 1714), ('XNOR2X1', 1480), ('XOR2X1', 1319), ('INVX1', 1229), ('NAND3X1', 1205), ('SQUARE_G0_9_10', 1112), ('AOI21X1', 778), ('SQUARE_G1_2_6', 635), ('NOR2X1', 485), ('AND2X2', 113), ('NOR3X1', 97), ('PI', 64), ('OR2X2', 32), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13084  nodes
created networkx graph with  13084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  171.09286904335022
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  191.33731126785278
loadDataAndPreprocess done. time esclaped:  191.337420463562
current AstranArea= 36540.71559999676
>>> choose the cluster SQUARE_G1_2_6!

dealing with pattern# SQUARE_G2_2_6 with 1209 clusters ( size = 2 )
dealing with pattern# SQUARE_G2_13_63_114 with 1038 clusters ( size = 3 )
dealing with pattern# SQUARE_G2_2_28 with 921 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 36242.87236881256, gates: 12740, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G2_2_28.lib; read_verilog /tmp/TEAINZBZGO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G2_2_28.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TEAINZBZGO.v
Parsing Verilog input from `/tmp/TEAINZBZGO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4a284742dc
CPU: user 1.22s system 0.08s, MEM: 120.87 MB total, 114.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12741, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2727), ('OAI21X1', 1589), ('XNOR2X1', 1459), ('XOR2X1', 1348), ('NAND3X1', 1205), ('INVX1', 1083), ('SQUARE_G0_9_10', 973), ('AOI21X1', 777), ('SQUARE_G1_2_6', 494), ('NOR2X1', 479), ('SQUARE_G2_2_28', 393), ('NOR3X1', 92), ('AND2X2', 83), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12805  nodes
created networkx graph with  12805  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  254.40924859046936
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  272.3240146636963
loadDataAndPreprocess done. time esclaped:  272.3241195678711
current AstranArea= 36238.179999996995
>>> choose the cluster SQUARE_G2_2_28!

dealing with pattern# SQUARE_G3_2_6 with 1211 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_13_63_114 with 1051 clusters ( size = 3 )
dealing with pattern# SQUARE_G3_23_417_419 with 906 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G3_23_417_419 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 14
[i] area: 35956.15424990654, gates: 12348, depth: 147
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G3_23_417_419.lib; read_verilog /tmp/N3Q7YIFLE3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G3_23_417_419.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N3Q7YIFLE3.v
Parsing Verilog input from `/tmp/N3Q7YIFLE3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4f46088120
CPU: user 1.21s system 0.06s, MEM: 118.49 MB total, 111.86 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12349, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2321), ('OAI21X1', 1499), ('XNOR2X1', 1454), ('XOR2X1', 1356), ('NAND3X1', 1264), ('INVX1', 1169), ('SQUARE_G0_9_10', 737), ('AOI21X1', 732), ('SQUARE_G3_23_417_419', 454), ('SQUARE_G1_2_6', 447), ('NOR2X1', 424), ('SQUARE_G2_2_28', 361), ('PI', 64), ('NOR3X1', 54), ('AND2X2', 52), ('OR2X2', 23), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12413  nodes
created networkx graph with  12413  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  341.0417037010193
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  355.0170946121216
loadDataAndPreprocess done. time esclaped:  355.01765298843384
current AstranArea= 35946.768799997095
>>> choose the cluster SQUARE_G3_23_417_419!

dealing with pattern# SQUARE_G4_46_47 with 779 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_46_47 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 33027.664972782135, gates: 11341, depth: 147
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G4_46_47.lib; read_verilog /tmp/JW89JCD1AM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/square//SQUARE_G4_46_47.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JW89JCD1AM.v
Parsing Verilog input from `/tmp/JW89JCD1AM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 89d591716e
CPU: user 1.21s system 0.06s, MEM: 112.09 MB total, 104.28 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11342, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2323), ('OAI21X1', 1608), ('INVX1', 1337), ('NAND3X1', 1251), ('SQUARE_G4_46_47', 1184), ('SQUARE_G0_9_10', 766), ('AOI21X1', 708), ('SQUARE_G3_23_417_419', 439), ('NOR2X1', 435), ('SQUARE_G1_2_6', 428), ('XOR2X1', 326), ('SQUARE_G2_2_28', 272), ('XNOR2X1', 152), ('PI', 64), ('NOR3X1', 54), ('AND2X2', 40), ('OR2X2', 17), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  11406  nodes
created networkx graph with  11406  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  408.372323513031
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  421.48754715919495
loadDataAndPreprocess done. time esclaped:  421.4876239299774
current AstranArea= 33022.971999998146
>>> choose the cluster SQUARE_G4_46_47!

saveArea= 4313.128099998226  /  11.552165567497623 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 28927.18197965622, gates: 9973, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//voter.lib; read_verilog /tmp/GI2EBHSKG9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GI2EBHSKG9.v
Parsing Verilog input from `/tmp/GI2EBHSKG9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0f7ae625de
CPU: user 0.88s system 0.04s, MEM: 96.84 MB total, 89.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9973, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 1891), ('INVX1', 1874), ('AOI21X1', 1351), ('NAND2X1', 1142), ('PI', 1001), ('XOR2X1', 849), ('OAI21X1', 842), ('NAND3X1', 825), ('NOR2X1', 438), ('NOR3X1', 363), ('AND2X2', 212), ('OR2X2', 186)]
creating networkx graph with  10974  nodes
created networkx graph with  10974  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.108736991882324
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.471726417541504
loadDataAndPreprocess done. time esclaped:  17.471811771392822
originalArea= 28922.48969999768
initial AstranArea= 28922.48969999768
dealing with pattern# VOTER_G0_9_10 with 1125 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 27092.808312535286, gates: 9167, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G0_9_10.lib; read_verilog /tmp/J9JVMDKNLZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J9JVMDKNLZ.v
Parsing Verilog input from `/tmp/J9JVMDKNLZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9af67d97da
CPU: user 0.85s system 0.04s, MEM: 92.57 MB total, 86.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1422), ('INVX1', 1365), ('AOI21X1', 1252), ('PI', 1001), ('VOTER_G0_9_10', 975), ('NAND3X1', 761), ('NOR2X1', 747), ('OAI21X1', 729), ('XOR2X1', 451), ('NOR3X1', 437), ('OR2X2', 376), ('XNOR2X1', 347), ('AND2X2', 305)]
creating networkx graph with  10168  nodes
created networkx graph with  10168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  59.01256537437439
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.14577341079712
loadDataAndPreprocess done. time esclaped:  70.14585065841675
current AstranArea= 27090.46209999916
>>> choose the cluster VOTER_G0_9_10!

dealing with pattern# VOTER_G1_30_31 with 580 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 25933.893496513367, gates: 8659, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G1_30_31.lib; read_verilog /tmp/9E2NHE7M9Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G1_30_31.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9E2NHE7M9Y.v
Parsing Verilog input from `/tmp/9E2NHE7M9Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5e7e9ca975
CPU: user 0.86s system 0.03s, MEM: 88.62 MB total, 81.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1575), ('AOI21X1', 1239), ('NAND2X1', 1181), ('PI', 1001), ('VOTER_G0_9_10', 970), ('NAND3X1', 714), ('VOTER_G1_30_31', 598), ('OAI21X1', 420), ('XNOR2X1', 391), ('OR2X2', 389), ('XOR2X1', 365), ('NOR3X1', 358), ('AND2X2', 269), ('NOR2X1', 190)]
creating networkx graph with  9660  nodes
created networkx graph with  9660  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  96.17087388038635
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  106.99032354354858
loadDataAndPreprocess done. time esclaped:  106.99039077758789
current AstranArea= 25929.20069999923
>>> choose the cluster VOTER_G1_30_31!

dealing with pattern# VOTER_G2_2_5 with 691 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 23995.243347644806, gates: 7619, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G2_2_5.lib; read_verilog /tmp/0I4WXQI6JJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G2_2_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0I4WXQI6JJ.v
Parsing Verilog input from `/tmp/0I4WXQI6JJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc832444fb
CPU: user 0.75s system 0.03s, MEM: 81.25 MB total, 74.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7619, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1037), ('INVX1', 1035), ('PI', 1001), ('VOTER_G0_9_10', 966), ('AOI21X1', 741), ('NAND3X1', 725), ('VOTER_G2_2_5', 491), ('OAI21X1', 450), ('VOTER_G1_30_31', 440), ('XNOR2X1', 423), ('XOR2X1', 350), ('OR2X2', 273), ('AND2X2', 268), ('NOR3X1', 225), ('NOR2X1', 195)]
creating networkx graph with  8620  nodes
created networkx graph with  8620  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  128.5393614768982
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  136.89703464508057
loadDataAndPreprocess done. time esclaped:  136.8971769809723
current AstranArea= 23990.55049999948
>>> choose the cluster VOTER_G2_2_5!

dealing with pattern# VOTER_G3_6_8 with 416 clusters ( size = 3 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHH>>> : Synthesis pattern# VOTER_G3_6_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 24560.608012080193, gates: 7561, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G3_6_8.lib; read_verilog /tmp/3YQUMKGHMB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G3_6_8.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3YQUMKGHMB.v
Parsing Verilog input from `/tmp/3YQUMKGHMB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 21cab57622
CPU: user 0.95s system 0.03s, MEM: 80.03 MB total, 73.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 12% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7561, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1063), ('PI', 1001), ('NAND2X1', 998), ('VOTER_G0_9_10', 908), ('AOI21X1', 674), ('NAND3X1', 617), ('XNOR2X1', 512), ('VOTER_G1_30_31', 483), ('VOTER_G2_2_5', 461), ('OAI21X1', 455), ('XOR2X1', 277), ('AND2X2', 277), ('NOR2X1', 226), ('OR2X2', 224), ('NOR3X1', 221), ('VOTER_G3_6_8', 165)]
creating networkx graph with  8562  nodes
created networkx graph with  8562  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  870.860422372818
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  875.3751938343048
loadDataAndPreprocess done. time esclaped:  875.3753328323364
current AstranArea= 24558.2615999993
>>> area increased after remapping!

dealing with pattern# VOTER_G3_1_2 with 357 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 23810.730669379234, gates: 7427, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G3_1_2.lib; read_verilog /tmp/O6AXLRR9S6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G3_1_2.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O6AXLRR9S6.v
Parsing Verilog input from `/tmp/O6AXLRR9S6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f23b273419
CPU: user 0.71s system 0.04s, MEM: 79.05 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7427, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1031), ('PI', 1001), ('VOTER_G0_9_10', 966), ('INVX1', 854), ('AOI21X1', 750), ('NAND3X1', 728), ('OAI21X1', 441), ('VOTER_G1_30_31', 435), ('XNOR2X1', 424), ('XOR2X1', 346), ('VOTER_G2_2_5', 296), ('OR2X2', 268), ('AND2X2', 265), ('NOR3X1', 226), ('VOTER_G3_1_2', 201), ('NOR2X1', 196)]
creating networkx graph with  8428  nodes
created networkx graph with  8428  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  880.7358195781708
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  885.4456481933594
loadDataAndPreprocess done. time esclaped:  885.4457671642303
current AstranArea= 23806.037799999525
>>> choose the cluster VOTER_G3_1_2!

dealing with pattern# VOTER_G4_5_7 with 414 clusters ( size = 3 )
dealing with pattern# VOTER_G4_11_12 with 328 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G4_11_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 23740.431586027145, gates: 7380, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G4_11_12.lib; read_verilog /tmp/GR3IX1B4NP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K4/0.01/voter//VOTER_G4_11_12.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GR3IX1B4NP.v
Parsing Verilog input from `/tmp/GR3IX1B4NP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f0b61daa25
CPU: user 0.70s system 0.04s, MEM: 78.58 MB total, 72.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7380, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1099), ('PI', 1001), ('VOTER_G0_9_10', 995), ('INVX1', 943), ('AOI21X1', 680), ('NAND3X1', 616), ('OAI21X1', 468), ('VOTER_G1_30_31', 428), ('XNOR2X1', 390), ('XOR2X1', 270), ('AND2X2', 251), ('VOTER_G2_2_5', 250), ('OR2X2', 218), ('NOR2X1', 217), ('NOR3X1', 212), ('VOTER_G3_1_2', 206), ('VOTER_G4_11_12', 137)]
creating networkx graph with  8381  nodes
created networkx graph with  8381  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  905.3933074474335
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  910.915066242218
loadDataAndPreprocess done. time esclaped:  910.91517329216
current AstranArea= 23738.085199999954
>>> choose the cluster VOTER_G4_11_12!

saveArea= 5184.404499997727  /  17.925166725871954 %
