# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rotate.srcs/sources_1/new/rotate_fpga.vhd" \
"../../../../rotate.srcs/sources_1/new/uart_parity.vhd" \
"../../../../rotate.srcs/sources_1/new/uart_tx.vhd" \
"../../../../rotate.srcs/sources_1/new/uart_rx.vhd" \
"../../../../rotate.srcs/sources_1/new/uart.vhd" \
"../../../../rotate.srcs/sources_1/new/uart_wrapper2.vhd" \

# Do not sort compile order
nosort
