#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Feb 13 23:13:02 2018
# Process ID: 6679
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1
# Command line: vivado -log bram_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bram_test_wrapper.tcl -notrace
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper.vdi
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source bram_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_beta_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_ADDR_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/agroszewski/arch18/vivado/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.527 ; gain = 41.883 ; free physical = 61582 ; free virtual = 79117
Command: link_design -top bram_test_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_LFSR_beta_0_0/bram_test_LFSR_beta_0_0.dcp' for cell 'bram_test_i/LFSR_beta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_bram_ctrl_0_0/bram_test_axi_bram_ctrl_0_0.dcp' for cell 'bram_test_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_bram_ctrl_1_0/bram_test_axi_bram_ctrl_1_0.dcp' for cell 'bram_test_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_gpio_0_0/bram_test_axi_gpio_0_0.dcp' for cell 'bram_test_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bram_test_axi_smc_0.dcp' for cell 'bram_test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_blk_mem_gen_0_0/bram_test_blk_mem_gen_0_0.dcp' for cell 'bram_test_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/bram_test_processing_system7_0_0.dcp' for cell 'bram_test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/bram_test_rst_ps7_0_100M_0.dcp' for cell 'bram_test_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/bram_test_processing_system7_0_0.xdc] for cell 'bram_test_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_processing_system7_0_0/bram_test_processing_system7_0_0.xdc] for cell 'bram_test_i/processing_system7_0/inst'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_gpio_0_0/bram_test_axi_gpio_0_0_board.xdc] for cell 'bram_test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_gpio_0_0/bram_test_axi_gpio_0_0_board.xdc] for cell 'bram_test_i/axi_gpio_0/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_gpio_0_0/bram_test_axi_gpio_0_0.xdc] for cell 'bram_test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_gpio_0_0/bram_test_axi_gpio_0_0.xdc] for cell 'bram_test_i/axi_gpio_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_d660_psr_aclk_0'. The XDC file /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_1/bd_d660_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_d660_psr_aclk_0'. The XDC file /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_1/bd_d660_psr_aclk_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/bram_test_rst_ps7_0_100M_0_board.xdc] for cell 'bram_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/bram_test_rst_ps7_0_100M_0_board.xdc] for cell 'bram_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/bram_test_rst_ps7_0_100M_0.xdc] for cell 'bram_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/bram_test_rst_ps7_0_100M_0.xdc] for cell 'bram_test_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'bram_test_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 160 instances

22 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1765.789 ; gain = 452.262 ; free physical = 61238 ; free virtual = 78772
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1846.824 ; gain = 81.023 ; free physical = 61233 ; free virtual = 78768
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 166 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 210105b98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60853 ; free virtual = 78388
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 145 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21ccd904b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60853 ; free virtual = 78389
INFO: [Opt 31-389] Phase Constant propagation created 115 cells and removed 792 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19755bfb4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60852 ; free virtual = 78387
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1413 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19755bfb4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60853 ; free virtual = 78388
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19755bfb4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60853 ; free virtual = 78388
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60840 ; free virtual = 78376
Ending Logic Optimization Task | Checksum: 1fe61d7f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2317.309 ; gain = 0.000 ; free physical = 60845 ; free virtual = 78380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.707 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1a3af741f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60819 ; free virtual = 78354
Ending Power Optimization Task | Checksum: 1a3af741f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.531 ; gain = 424.223 ; free physical = 60834 ; free virtual = 78369
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2741.531 ; gain = 975.730 ; free physical = 60833 ; free virtual = 78368
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60828 ; free virtual = 78366
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60827 ; free virtual = 78366
INFO: [runtcl-4] Executing : report_drc -file bram_test_wrapper_drc_opted.rpt -pb bram_test_wrapper_drc_opted.pb -rpx bram_test_wrapper_drc_opted.rpx
Command: report_drc -file bram_test_wrapper_drc_opted.rpt -pb bram_test_wrapper_drc_opted.pb -rpx bram_test_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60827 ; free virtual = 78366
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eb8d4ee2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60827 ; free virtual = 78366
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60833 ; free virtual = 78372

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fcfb9463

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60815 ; free virtual = 78354

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d3097c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60779 ; free virtual = 78318

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d3097c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60788 ; free virtual = 78327
Phase 1 Placer Initialization | Checksum: 11d3097c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60785 ; free virtual = 78324

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 153814cdc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60754 ; free virtual = 78293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 153814cdc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60763 ; free virtual = 78302

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20babcb83

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60761 ; free virtual = 78300

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1709c3ccc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60761 ; free virtual = 78300

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1709c3ccc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60761 ; free virtual = 78300

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 269d14723

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60753 ; free virtual = 78292

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1eb71cb6f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60751 ; free virtual = 78290

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1eb71cb6f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60746 ; free virtual = 78285
Phase 3 Detail Placement | Checksum: 1eb71cb6f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60749 ; free virtual = 78288

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170fc89f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 170fc89f4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60760 ; free virtual = 78299
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.876. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 169621403

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60760 ; free virtual = 78299
Phase 4.1 Post Commit Optimization | Checksum: 169621403

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60760 ; free virtual = 78299

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 169621403

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60762 ; free virtual = 78301

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 169621403

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60762 ; free virtual = 78301

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15aa0a3c8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60762 ; free virtual = 78301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15aa0a3c8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60762 ; free virtual = 78301
Ending Placer Task | Checksum: dfffa15e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60782 ; free virtual = 78321
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60782 ; free virtual = 78321
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60752 ; free virtual = 78308
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60771 ; free virtual = 78315
INFO: [runtcl-4] Executing : report_io -file bram_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60765 ; free virtual = 78308
INFO: [runtcl-4] Executing : report_utilization -file bram_test_wrapper_utilization_placed.rpt -pb bram_test_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60775 ; free virtual = 78319
INFO: [runtcl-4] Executing : report_control_sets -file bram_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60774 ; free virtual = 78317
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6c38e8f7 ConstDB: 0 ShapeSum: 73c6b867 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9017a84

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60632 ; free virtual = 78176
Post Restoration Checksum: NetGraph: 26a5263e NumContArr: d25c5446 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9017a84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60625 ; free virtual = 78169

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f9017a84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60604 ; free virtual = 78148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f9017a84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60604 ; free virtual = 78148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17d461e3f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60588 ; free virtual = 78131
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.039  | TNS=0.000  | WHS=-0.351 | THS=-576.555|

Phase 2 Router Initialization | Checksum: fc50ebba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60585 ; free virtual = 78128

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ef0e2b6c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60589 ; free virtual = 78132

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1091
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b0b4b72

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60580 ; free virtual = 78124

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c1729e92

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60582 ; free virtual = 78126
Phase 4 Rip-up And Reroute | Checksum: 1c1729e92

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60580 ; free virtual = 78124

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 180070b84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60578 ; free virtual = 78122
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 180070b84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60585 ; free virtual = 78128

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 180070b84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60583 ; free virtual = 78127
Phase 5 Delay and Skew Optimization | Checksum: 180070b84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60582 ; free virtual = 78126

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ea786cbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60582 ; free virtual = 78126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.139  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f67f733

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60578 ; free virtual = 78121
Phase 6 Post Hold Fix | Checksum: 15f67f733

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60587 ; free virtual = 78131

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.64663 %
  Global Horizontal Routing Utilization  = 2.0415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a36703fd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60580 ; free virtual = 78124

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a36703fd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60576 ; free virtual = 78119

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 187d904f6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60587 ; free virtual = 78131

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.139  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 187d904f6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60587 ; free virtual = 78131
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60623 ; free virtual = 78167

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60623 ; free virtual = 78167
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60601 ; free virtual = 78165
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.531 ; gain = 0.000 ; free physical = 60609 ; free virtual = 78158
INFO: [runtcl-4] Executing : report_drc -file bram_test_wrapper_drc_routed.rpt -pb bram_test_wrapper_drc_routed.pb -rpx bram_test_wrapper_drc_routed.rpx
Command: report_drc -file bram_test_wrapper_drc_routed.rpt -pb bram_test_wrapper_drc_routed.pb -rpx bram_test_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bram_test_wrapper_methodology_drc_routed.rpt -pb bram_test_wrapper_methodology_drc_routed.pb -rpx bram_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bram_test_wrapper_methodology_drc_routed.rpt -pb bram_test_wrapper_methodology_drc_routed.pb -rpx bram_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/impl_1/bram_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bram_test_wrapper_power_routed.rpt -pb bram_test_wrapper_power_summary_routed.pb -rpx bram_test_wrapper_power_routed.rpx
Command: report_power -file bram_test_wrapper_power_routed.rpt -pb bram_test_wrapper_power_summary_routed.pb -rpx bram_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bram_test_wrapper_route_status.rpt -pb bram_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file bram_test_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx bram_test_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bram_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file bram_test_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block bram_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bram_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
Command: write_bitstream -force bram_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bram_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2998.891 ; gain = 233.215 ; free physical = 60492 ; free virtual = 78052
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 23:17:23 2018...
