Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  3 19:48:43 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6399)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4348)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6399)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4348)
---------------------------------------------------
 There are 4348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4381          inf        0.000                      0                 4381           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4381 Endpoints
Min Delay          4381 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.559ns  (logic 8.176ns (21.770%)  route 29.383ns (78.230%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.247    24.012    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    24.136 r  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=2, routed)           0.694    24.830    U5/data6[15]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124    24.954 r  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.954    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214    25.168 r  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           1.145    26.313    U6/inst/U2/disp_num[15]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.297    26.610 r  U6/inst/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    26.610    U6/inst/U2/XLXI_1_i_2_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    26.822 r  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.383    29.205    U6/inst/U2/hex[3]
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.299    29.504 r  U6/inst/U2/XLXI_20/O
                         net (fo=2, routed)           0.811    30.315    U6/inst/U2/XLXN_74
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.124    30.439 r  U6/inst/U2/XLXI_22/O
                         net (fo=1, routed)           1.167    31.606    U6/inst/U2/XLXN_209
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    31.730 r  U6/inst/U2/XLXI_48/O
                         net (fo=1, routed)           2.274    34.004    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    37.559 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.559    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.337ns  (logic 8.181ns (21.912%)  route 29.156ns (78.088%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 f  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 f  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.585    24.994    U5/data6[21]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.118 f  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.118    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    25.335 f  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           1.067    26.402    U6/inst/U2/disp_num[21]
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.299    26.701 f  U6/inst/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    26.701    U6/inst/U2/XLXI_3_i_3_n_0
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    26.918 f  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.657    28.575    U6/inst/U2/hex[1]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.299    28.874 r  U6/inst/U2/XLXI_5/O
                         net (fo=2, routed)           0.812    29.686    U6/inst/U2/XLXN_119
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.124    29.810 r  U6/inst/U2/XLXI_29/O
                         net (fo=1, routed)           0.780    30.590    U6/inst/U2/XLXN_211
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    30.714 r  U6/inst/U2/XLXI_50/O
                         net (fo=1, routed)           3.073    33.787    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    37.337 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.337    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.874ns  (logic 8.124ns (22.032%)  route 28.750ns (77.968%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 r  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.585    24.994    U5/data6[21]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.118 r  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.118    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    25.335 r  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           1.067    26.402    U6/inst/U2/disp_num[21]
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.299    26.701 r  U6/inst/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    26.701    U6/inst/U2/XLXI_3_i_3_n_0
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    26.918 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          2.220    29.138    U6/inst/U2/hex[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.299    29.437 r  U6/inst/U2/XLXI_23/O
                         net (fo=1, routed)           0.670    30.107    U6/inst/U2/XLXN_111
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.124    30.231 r  U6/inst/U2/XLXI_26/O
                         net (fo=1, routed)           0.585    30.816    U6/inst/U2/XLXN_210
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    30.940 r  U6/inst/U2/XLXI_49/O
                         net (fo=1, routed)           2.441    33.381    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    36.874 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    36.874    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.828ns  (logic 8.208ns (22.287%)  route 28.620ns (77.713%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 f  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 f  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.585    24.994    U5/data6[21]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.118 f  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.118    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    25.335 f  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           1.067    26.402    U6/inst/U2/disp_num[21]
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.299    26.701 f  U6/inst/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    26.701    U6/inst/U2/XLXI_3_i_3_n_0
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    26.918 f  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.739    28.657    U6/inst/U2/hex[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.299    28.956 r  U6/inst/U2/XLXI_6/O
                         net (fo=2, routed)           0.960    29.915    U6/inst/U2/XLXN_26
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.124    30.039 r  U6/inst/U2/XLXI_17/O
                         net (fo=1, routed)           0.810    30.849    U6/inst/U2/XLXN_208
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.124    30.973 r  U6/inst/U2/XLXI_47/O
                         net (fo=1, routed)           2.278    33.251    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    36.828 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    36.828    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.795ns  (logic 8.158ns (22.172%)  route 28.637ns (77.828%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 f  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.247    24.012    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    24.136 f  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=2, routed)           0.694    24.830    U5/data6[15]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124    24.954 f  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.954    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214    25.168 f  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           1.145    26.313    U6/inst/U2/disp_num[15]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.297    26.610 f  U6/inst/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    26.610    U6/inst/U2/XLXI_1_i_2_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    26.822 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.339    29.161    U6/inst/U2/hex[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.299    29.460 r  U6/inst/U2/XLXI_43/O
                         net (fo=1, routed)           0.689    30.149    U6/inst/U2/XLXN_201
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.124    30.273 r  U6/inst/U2/XLXI_46/O
                         net (fo=1, routed)           0.567    30.840    U6/inst/U2/XLXN_214
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    30.964 r  U6/inst/U2/XLXI_53/O
                         net (fo=1, routed)           2.294    33.258    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    36.795 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.795    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.465ns  (logic 8.416ns (23.079%)  route 28.049ns (76.921%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.247    24.012    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    24.136 r  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=2, routed)           0.694    24.830    U5/data6[15]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124    24.954 r  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.954    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214    25.168 r  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           1.145    26.313    U6/inst/U2/disp_num[15]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.297    26.610 r  U6/inst/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    26.610    U6/inst/U2/XLXI_1_i_2_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    26.822 r  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.684    28.506    U6/inst/U2/hex[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.299    28.805 r  U6/inst/U2/XLXI_7/O
                         net (fo=2, routed)           1.101    29.906    U6/inst/U2/XLXN_27
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124    30.030 r  U6/inst/U2/XLXI_41/O
                         net (fo=1, routed)           0.799    30.829    U6/inst/U2/XLXN_213
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.150    30.979 r  U6/inst/U2/XLXI_52/O
                         net (fo=1, routed)           1.717    32.696    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.769    36.465 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.465    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.295ns  (logic 8.155ns (22.468%)  route 28.140ns (77.532%))
  Logic Levels:           22  (CARRY4=2 FDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=7 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 f  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 f  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.247    24.012    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    24.136 f  U4/Cpu_data4bus[15]_INST_0/O
                         net (fo=2, routed)           0.694    24.830    U5/data6[15]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124    24.954 f  U5/Disp_num[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.954    U5/Disp_num[15]_INST_0_i_2_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214    25.168 f  U5/Disp_num[15]_INST_0/O
                         net (fo=1, routed)           1.145    26.313    U6/inst/U2/disp_num[15]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.297    26.610 f  U6/inst/U2/XLXI_1_i_2/O
                         net (fo=1, routed)           0.000    26.610    U6/inst/U2/XLXI_1_i_2_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    26.822 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.366    29.189    U6/inst/U2/hex[3]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.299    29.488 r  U6/inst/U2/XLXI_30/O
                         net (fo=1, routed)           0.665    30.153    U6/inst/U2/XLXN_171
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124    30.277 r  U6/inst/U2/XLXI_36/O
                         net (fo=1, routed)           0.664    30.941    U6/inst/U2/XLXN_212
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    31.065 r  U6/inst/U2/XLXI_51/O
                         net (fo=1, routed)           1.697    32.761    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    36.295 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.295    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/Regs_U/register_reg[13][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.785ns  (logic 3.351ns (12.061%)  route 24.434ns (87.939%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 r  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.958    25.367    U1/DataPath1/Regs_U/Data_in[21]
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.124    25.491 r  U1/DataPath1/Regs_U/register[1][21]_i_1/O
                         net (fo=31, routed)          2.294    27.785    U1/DataPath1/Regs_U/MUX4T1_32_0_o[21]
    SLICE_X28Y50         FDCE                                         r  U1/DataPath1/Regs_U/register_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/Regs_U/register_reg[8][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.737ns  (logic 3.351ns (12.081%)  route 24.386ns (87.919%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 r  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.958    25.367    U1/DataPath1/Regs_U/Data_in[21]
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.124    25.491 r  U1/DataPath1/Regs_U/register[1][21]_i_1/O
                         net (fo=31, routed)          2.246    27.737    U1/DataPath1/Regs_U/MUX4T1_32_0_o[21]
    SLICE_X28Y51         FDCE                                         r  U1/DataPath1/Regs_U/register_reg[8][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC/Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/Regs_U/register_reg[19][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.637ns  (logic 3.351ns (12.125%)  route 24.286ns (87.875%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  U1/DataPath1/PC/Q_reg[7]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC/Q_reg[7]/Q
                         net (fo=12, routed)          1.790     2.246    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.370 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=23, routed)          1.768     4.138    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.262 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=264, routed)         5.979    10.240    U1/DataPath1/Regs_U/inst_field[13]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.364    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_6_n_0
    SLICE_X14Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.578 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           1.291    11.869    U1/DataPath1/Regs_U/Data_out[26]_INST_0_i_1_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.297    12.166 r  U1/DataPath1/Regs_U/Data_out[26]_INST_0/O
                         net (fo=3, routed)           1.948    14.114    U1/DataPath1/Regs_U/Data_out[26]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.154    14.268 r  U1/DataPath1/Regs_U/ALU_out[26]_INST_0_i_3/O
                         net (fo=5, routed)           1.128    15.396    U1/DataPath1/Regs_U/MUX2T1_32_0_o[26]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.327    15.723 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.723    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_7_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.121 r  U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.121    U1/DataPath1/Regs_U/ALU_out[27]_INST_0_i_3_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  U1/DataPath1/Regs_U/ALU_out[31]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.530    16.984    U1/DataPath1/Regs_U/data2[29]
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.303    17.287 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    17.569    U1/DataPath1/Regs_U/ALU_out[29]_INST_0_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124    17.693 r  U1/DataPath1/Regs_U/ALU_out[29]_INST_0/O
                         net (fo=52, routed)          2.947    20.640    U4/addr_bus[29]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          3.521    24.285    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.409 r  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=2, routed)           0.958    25.367    U1/DataPath1/Regs_U/Data_in[21]
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.124    25.491 r  U1/DataPath1/Regs_U/register[1][21]_i_1/O
                         net (fo=31, routed)          2.147    27.637    U1/DataPath1/Regs_U/MUX4T1_32_0_o[21]
    SLICE_X21Y46         FDCE                                         r  U1/DataPath1/Regs_U/register_reg[19][21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[12]/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[12]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter0_Lock_reg_n_0_[12]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  U10/counter0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[12]_i_1_n_0
    SLICE_X5Y48          FDCE                                         r  U10/counter0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[22]/C
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[22]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter0_Lock_reg_n_0_[22]
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.045     0.255 r  U10/counter0[22]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter0[22]_i_1_n_0
    SLICE_X5Y51          FDCE                                         r  U10/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[8]/C
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[8]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter2_Lock_reg_n_0_[8]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[7]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  U10/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.592%)  route 0.065ns (25.408%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[22]/C
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[22]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[22]
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter0[21]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[21]_i_1_n_0
    SLICE_X5Y51          FDCE                                         r  U10/counter0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.148ns (57.610%)  route 0.109ns (42.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/Q
                         net (fo=2, routed)           0.109     0.257    uart_inst/uart_display/FSM_onehot_print_state_reg_n_0_[10]
    SLICE_X8Y69          FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.191ns (74.301%)  route 0.066ns (25.699%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[14]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[14]/Q
                         net (fo=2, routed)           0.066     0.212    U10/counter2_Lock_reg_n_0_[14]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  U10/counter2[13]_i_1/O
                         net (fo=1, routed)           0.000     0.257    U10/counter2[13]_i_1_n_0
    SLICE_X1Y52          FDCE                                         r  U10/counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.148ns (54.716%)  route 0.122ns (45.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.122     0.270    uart_inst/uart_display/FSM_onehot_print_state_reg_n_0_[7]
    SLICE_X8Y68          FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[30]/C
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[30]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter1_Lock_reg_n_0_[30]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  U10/counter1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/p_1_in[30]
    SLICE_X3Y56          FDCE                                         r  U10/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.212ns (77.597%)  route 0.061ns (22.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[6]/C
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.061     0.228    U10/counter1_Lock_reg_n_0_[6]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  U10/counter1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/p_1_in[5]
    SLICE_X3Y50          FDCE                                         r  U10/counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.212ns (77.305%)  route 0.062ns (22.695%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[12]/C
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter1_Lock_reg[12]/Q
                         net (fo=2, routed)           0.062     0.229    U10/counter1_Lock_reg_n_0_[12]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  U10/counter1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U10/p_1_in[11]
    SLICE_X3Y51          FDCE                                         r  U10/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------





