TimeQuest Timing Analyzer report for Timer2Demo
Thu Jun 17 16:45:51 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'KEY[0]'
 13. Slow 1200mV 85C Model Hold: 'KEY[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'KEY[0]'
 22. Slow 1200mV 0C Model Hold: 'KEY[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'KEY[0]'
 30. Fast 1200mV 0C Model Hold: 'KEY[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Timer2Demo                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.2%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 208.46 MHz ; 208.46 MHz      ; KEY[0]     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; KEY[0] ; -3.797 ; -110.441          ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; KEY[0] ; 0.440 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; KEY[0] ; -3.000 ; -44.120                         ;
+--------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[0]'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.797 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.769      ;
; -3.797 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.769      ;
; -3.797 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.769      ;
; -3.797 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.769      ;
; -3.772 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.029     ; 4.761      ;
; -3.766 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.186     ; 4.598      ;
; -3.766 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.186     ; 4.598      ;
; -3.766 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.186     ; 4.598      ;
; -3.766 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.186     ; 4.598      ;
; -3.744 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.744 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.138     ; 4.624      ;
; -3.726 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.698      ;
; -3.726 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.698      ;
; -3.726 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.698      ;
; -3.726 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.698      ;
; -3.715 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.583      ;
; -3.715 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.583      ;
; -3.715 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.583      ;
; -3.715 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.583      ;
; -3.705 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.705 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.573      ;
; -3.701 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.029     ; 4.690      ;
; -3.673 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 4.616      ;
; -3.673 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 4.616      ;
; -3.641 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.099     ; 4.560      ;
; -3.636 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.590      ;
; -3.634 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.606      ;
; -3.601 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.469      ;
; -3.601 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.469      ;
; -3.601 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.469      ;
; -3.601 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.469      ;
; -3.593 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.565      ;
; -3.585 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 4.575      ;
; -3.575 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 4.565      ;
; -3.575 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 4.565      ;
; -3.564 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.432      ;
; -3.564 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.432      ;
; -3.564 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.432      ;
; -3.564 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.432      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.512      ;
; -3.538 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.471      ;
; -3.538 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.471      ;
; -3.538 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.471      ;
; -3.535 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.507      ;
; -3.535 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.507      ;
; -3.535 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.507      ;
; -3.535 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.507      ;
; -3.532 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.504      ;
; -3.510 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.029     ; 4.499      ;
; -3.507 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.375      ;
; -3.507 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.375      ;
; -3.507 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.375      ;
; -3.507 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.150     ; 4.375      ;
; -3.503 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.143     ; 4.378      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[13] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[21] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.503 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.048     ; 4.473      ;
; -3.493 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.179     ; 4.332      ;
; -3.488 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 4.460      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.487 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.064     ; 4.441      ;
; -3.471 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.028     ; 4.461      ;
; -3.467 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.400      ;
; -3.467 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.400      ;
; -3.467 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 4.400      ;
; -3.462 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.143     ; 4.337      ;
; -3.461 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.179     ; 4.300      ;
; -3.461 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.179     ; 4.300      ;
; -3.459 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.367      ;
; -3.459 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.110     ; 4.367      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[0]'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; Timer2:inst|s_cntZero     ; Timer2:inst|s_cntZero     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 0.669      ;
; 1.145 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 1.395      ;
; 1.340 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.572      ;
; 1.382 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 1.613      ;
; 1.383 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.613      ;
; 1.401 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.631      ;
; 1.408 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.638      ;
; 1.425 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 1.656      ;
; 1.431 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.663      ;
; 1.482 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.714      ;
; 1.526 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.758      ;
; 1.559 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.791      ;
; 1.560 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.792      ;
; 1.560 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.792      ;
; 1.571 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.801      ;
; 1.582 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.150      ; 1.918      ;
; 1.583 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.815      ;
; 1.591 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.821      ;
; 1.599 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.099      ; 1.884      ;
; 1.603 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.835      ;
; 1.653 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.885      ;
; 1.667 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[21] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.897      ;
; 1.668 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.898      ;
; 1.671 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.903      ;
; 1.692 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.924      ;
; 1.699 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 1.930      ;
; 1.709 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 1.935      ;
; 1.709 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.939      ;
; 1.709 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 1.941      ;
; 1.719 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.949      ;
; 1.721 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.150      ; 2.057      ;
; 1.724 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.954      ;
; 1.727 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 1.958      ;
; 1.738 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.150      ; 2.074      ;
; 1.742 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 1.956      ;
; 1.744 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.974      ;
; 1.755 ; Timer2:inst|s_counter[17] ; Timer2:inst|s_counter[17] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.985      ;
; 1.786 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 2.000      ;
; 1.798 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.024      ;
; 1.808 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.040      ;
; 1.808 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.034      ;
; 1.811 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.041      ;
; 1.812 ; Timer2:inst|s_counter[18] ; Timer2:inst|s_counter[18] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.042      ;
; 1.817 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 2.031      ;
; 1.829 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[20] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.059      ;
; 1.831 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 2.062      ;
; 1.832 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.082      ;
; 1.832 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.058      ;
; 1.835 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.085      ;
; 1.846 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.078      ;
; 1.848 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.080      ;
; 1.850 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.082      ;
; 1.851 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.081      ;
; 1.858 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.090      ;
; 1.867 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.097      ;
; 1.871 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.101      ;
; 1.875 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.107      ;
; 1.875 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.150      ; 2.211      ;
; 1.880 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.112      ;
; 1.903 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.133      ;
; 1.904 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.136      ;
; 1.915 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.165      ;
; 1.918 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.168      ;
; 1.920 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.152      ;
; 1.921 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.147      ;
; 1.925 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.155      ;
; 1.931 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.157      ;
; 1.934 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.184      ;
; 1.940 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.190      ;
; 1.940 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.166      ;
; 1.943 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.193      ;
; 1.943 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 2.157      ;
; 1.945 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.028      ; 2.159      ;
; 1.945 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.177      ;
; 1.946 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.178      ;
; 1.948 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.180      ;
; 1.960 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.186      ;
; 1.967 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.199      ;
; 1.977 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.209      ;
; 1.986 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.218      ;
; 1.994 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.224      ;
; 1.998 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_cntZero     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.100      ; 2.284      ;
; 1.999 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.143      ; 2.328      ;
; 2.006 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.238      ;
; 2.011 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.045      ; 2.242      ;
; 2.012 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.238      ;
; 2.016 ; Timer2:inst|s_counter[15] ; Timer2:inst|s_counter[15] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.246      ;
; 2.017 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.267      ;
; 2.017 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 2.249      ;
; 2.027 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.029      ; 2.242      ;
; 2.030 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.029      ; 2.245      ;
; 2.032 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.282      ;
; 2.033 ; Timer2:inst|s_counter[19] ; Timer2:inst|s_counter[19] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.263      ;
; 2.035 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.285      ;
; 2.035 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.265      ;
; 2.039 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.269      ;
; 2.042 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.292      ;
; 2.058 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.040      ; 2.284      ;
; 2.061 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.143      ; 2.390      ;
; 2.063 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.064      ; 2.313      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 226.91 MHz ; 226.91 MHz      ; KEY[0]     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[0] ; -3.407 ; -98.779          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 0.387 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[0] ; -3.000 ; -44.120                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[0]'                                                                                                 ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.407 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.385      ;
; -3.407 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.385      ;
; -3.407 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.385      ;
; -3.407 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.385      ;
; -3.391 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.032     ; 4.378      ;
; -3.356 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.168     ; 4.207      ;
; -3.356 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.168     ; 4.207      ;
; -3.356 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.168     ; 4.207      ;
; -3.356 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.168     ; 4.207      ;
; -3.351 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.240      ;
; -3.351 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.240      ;
; -3.351 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.240      ;
; -3.351 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.240      ;
; -3.347 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.236      ;
; -3.347 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.236      ;
; -3.347 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.236      ;
; -3.347 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.236      ;
; -3.340 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.318      ;
; -3.340 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.318      ;
; -3.340 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.318      ;
; -3.340 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.318      ;
; -3.324 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.032     ; 4.311      ;
; -3.294 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.183      ;
; -3.294 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.183      ;
; -3.294 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.183      ;
; -3.294 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.183      ;
; -3.290 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 4.233      ;
; -3.286 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 4.229      ;
; -3.284 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.173      ;
; -3.284 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.173      ;
; -3.284 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.173      ;
; -3.284 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.173      ;
; -3.283 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.172      ;
; -3.283 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.172      ;
; -3.283 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.172      ;
; -3.283 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.172      ;
; -3.242 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.061     ; 4.200      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.198 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.149      ;
; -3.197 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.086      ;
; -3.197 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.086      ;
; -3.197 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.086      ;
; -3.197 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.086      ;
; -3.180 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 4.176      ;
; -3.173 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.097     ; 4.095      ;
; -3.171 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.060      ;
; -3.171 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.060      ;
; -3.171 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.060      ;
; -3.171 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 4.060      ;
; -3.170 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 4.166      ;
; -3.169 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 4.165      ;
; -3.167 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.108      ;
; -3.167 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.108      ;
; -3.167 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.108      ;
; -3.160 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.135      ;
; -3.160 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.138      ;
; -3.160 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.138      ;
; -3.160 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.138      ;
; -3.160 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.041     ; 4.138      ;
; -3.144 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.032     ; 4.131      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[12] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[13] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[21] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.139 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.114      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 4.082      ;
; -3.123 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 4.098      ;
; -3.100 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.041      ;
; -3.100 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.041      ;
; -3.100 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.078     ; 4.041      ;
; -3.099 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 3.988      ;
; -3.099 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 3.988      ;
; -3.099 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 3.988      ;
; -3.099 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.130     ; 3.988      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.097 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.004      ;
; -3.093 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.000      ;
; -3.093 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.112     ; 4.000      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[0]'                                                                                                 ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; Timer2:inst|s_cntZero     ; Timer2:inst|s_cntZero     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 0.597      ;
; 1.045 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.061      ; 1.277      ;
; 1.227 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.439      ;
; 1.244 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.458      ;
; 1.246 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.460      ;
; 1.251 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.465      ;
; 1.268 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.482      ;
; 1.269 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.483      ;
; 1.277 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.492      ;
; 1.372 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.587      ;
; 1.389 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.601      ;
; 1.398 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.613      ;
; 1.409 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.623      ;
; 1.419 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.634      ;
; 1.426 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.641      ;
; 1.430 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.645      ;
; 1.433 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.097      ; 1.701      ;
; 1.436 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.130      ; 1.737      ;
; 1.440 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.654      ;
; 1.445 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.657      ;
; 1.479 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[21] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.693      ;
; 1.481 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.693      ;
; 1.501 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.715      ;
; 1.528 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.743      ;
; 1.536 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.748      ;
; 1.541 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.755      ;
; 1.544 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.758      ;
; 1.547 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.757      ;
; 1.548 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.130      ; 1.849      ;
; 1.551 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.765      ;
; 1.555 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.767      ;
; 1.558 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.772      ;
; 1.558 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.130      ; 1.859      ;
; 1.563 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.757      ;
; 1.564 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.778      ;
; 1.565 ; Timer2:inst|s_counter[17] ; Timer2:inst|s_counter[17] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.042      ; 1.778      ;
; 1.577 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.791      ;
; 1.604 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.814      ;
; 1.610 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.824      ;
; 1.617 ; Timer2:inst|s_counter[18] ; Timer2:inst|s_counter[18] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.042      ; 1.830      ;
; 1.622 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[20] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.042      ; 1.835      ;
; 1.630 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.840      ;
; 1.633 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.847      ;
; 1.634 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.828      ;
; 1.639 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.833      ;
; 1.645 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.884      ;
; 1.653 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.892      ;
; 1.655 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.865      ;
; 1.668 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.883      ;
; 1.669 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.883      ;
; 1.670 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.885      ;
; 1.672 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.130      ; 1.973      ;
; 1.677 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.889      ;
; 1.687 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.901      ;
; 1.688 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.902      ;
; 1.695 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.910      ;
; 1.698 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.913      ;
; 1.712 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.922      ;
; 1.713 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.952      ;
; 1.713 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.927      ;
; 1.716 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.931      ;
; 1.716 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.931      ;
; 1.717 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.956      ;
; 1.721 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.960      ;
; 1.724 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.939      ;
; 1.738 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.948      ;
; 1.738 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.948      ;
; 1.738 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.950      ;
; 1.739 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 1.953      ;
; 1.741 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.951      ;
; 1.743 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.937      ;
; 1.747 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.986      ;
; 1.749 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 1.988      ;
; 1.754 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.969      ;
; 1.771 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.965      ;
; 1.773 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.041      ; 1.985      ;
; 1.780 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.995      ;
; 1.784 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 1.999      ;
; 1.792 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.007      ;
; 1.797 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_cntZero     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.089      ; 2.057      ;
; 1.798 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.012      ;
; 1.798 ; Timer2:inst|s_counter[15] ; Timer2:inst|s_counter[15] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.042      ; 2.011      ;
; 1.800 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.015      ;
; 1.801 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 2.040      ;
; 1.803 ; Timer2:inst|s_counter[19] ; Timer2:inst|s_counter[19] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.042      ; 2.016      ;
; 1.804 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.019      ;
; 1.805 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.032      ; 2.008      ;
; 1.809 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.032      ; 2.012      ;
; 1.817 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 2.056      ;
; 1.821 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.035      ;
; 1.823 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 2.062      ;
; 1.824 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.038      ;
; 1.828 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.038      ; 2.037      ;
; 1.832 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 2.042      ;
; 1.836 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.050      ;
; 1.838 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[12] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.043      ; 2.052      ;
; 1.843 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.068      ; 2.082      ;
; 1.845 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.122      ; 2.138      ;
; 1.846 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 2.056      ;
; 1.848 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.044      ; 2.063      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[0] ; -1.320 ; -35.621          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 0.201 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[0] ; -3.000 ; -40.437                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[0]'                                                                                                 ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.320 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.304      ;
; -1.319 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.047     ; 2.279      ;
; -1.299 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.283      ;
; -1.294 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.216      ;
; -1.294 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.216      ;
; -1.294 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.216      ;
; -1.294 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.216      ;
; -1.287 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.270      ;
; -1.287 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.270      ;
; -1.287 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.270      ;
; -1.287 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.270      ;
; -1.269 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.253      ;
; -1.267 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.189      ;
; -1.267 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.189      ;
; -1.267 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.189      ;
; -1.267 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.085     ; 2.189      ;
; -1.266 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.108     ; 2.165      ;
; -1.266 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.108     ; 2.165      ;
; -1.266 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.108     ; 2.165      ;
; -1.266 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.108     ; 2.165      ;
; -1.254 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.237      ;
; -1.254 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.237      ;
; -1.254 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.237      ;
; -1.254 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.237      ;
; -1.250 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.166      ;
; -1.250 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.166      ;
; -1.250 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.166      ;
; -1.250 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.166      ;
; -1.249 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.257      ;
; -1.247 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.163      ;
; -1.247 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.163      ;
; -1.247 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.163      ;
; -1.247 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.163      ;
; -1.246 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.162      ;
; -1.246 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.162      ;
; -1.246 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.162      ;
; -1.246 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.162      ;
; -1.244 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.228      ;
; -1.240 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 2.172      ;
; -1.233 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.037     ; 2.203      ;
; -1.232 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.092     ; 2.147      ;
; -1.219 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 2.151      ;
; -1.216 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.224      ;
; -1.206 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.037     ; 2.176      ;
; -1.202 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.118      ;
; -1.202 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.118      ;
; -1.202 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.118      ;
; -1.202 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.118      ;
; -1.189 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 2.121      ;
; -1.186 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.170      ;
; -1.184 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.030     ; 2.161      ;
; -1.182 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.173      ;
; -1.175 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.091      ;
; -1.175 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.091      ;
; -1.175 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.091      ;
; -1.175 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.091      ;
; -1.168 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.162      ;
; -1.165 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.159      ;
; -1.164 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 2.096      ;
; -1.164 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.158      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.164 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.155      ;
; -1.163 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.116      ;
; -1.163 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.146      ;
; -1.163 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.146      ;
; -1.163 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.146      ;
; -1.163 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.024     ; 2.146      ;
; -1.160 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.076      ;
; -1.160 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.076      ;
; -1.160 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.076      ;
; -1.160 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.091     ; 2.076      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.148 ; Timer2:inst|s_counter[13] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.101      ;
; -1.137 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.031     ; 2.113      ;
; -1.137 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.031     ; 2.113      ;
; -1.137 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.031     ; 2.113      ;
; -1.132 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 2.116      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.131 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 2.122      ;
; -1.125 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 2.133      ;
; -1.121 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.074      ;
; -1.121 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.074      ;
; -1.121 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.054     ; 2.074      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[0]'                                                                                                 ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; Timer2:inst|s_cntZero     ; Timer2:inst|s_cntZero     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.022      ; 0.307      ;
; 0.523 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.030      ; 0.637      ;
; 0.600 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.708      ;
; 0.612 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.719      ;
; 0.613 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.721      ;
; 0.619 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.727      ;
; 0.622 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.730      ;
; 0.628 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.735      ;
; 0.634 ; Timer2:inst|s_counter[11] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.741      ;
; 0.664 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.771      ;
; 0.679 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.786      ;
; 0.692 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.799      ;
; 0.692 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.799      ;
; 0.701 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.809      ;
; 0.706 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.814      ;
; 0.706 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.091      ; 0.881      ;
; 0.711 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.819      ;
; 0.712 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.820      ;
; 0.719 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.826      ;
; 0.730 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[1]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.047      ; 0.861      ;
; 0.738 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.846      ;
; 0.741 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[21] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.849      ;
; 0.756 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[0]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.863      ;
; 0.759 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.866      ;
; 0.763 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.871      ;
; 0.764 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.872      ;
; 0.765 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.873      ;
; 0.767 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.875      ;
; 0.775 ; Timer2:inst|s_counter[9]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.091      ; 0.950      ;
; 0.776 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.884      ;
; 0.776 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.884      ;
; 0.777 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.885      ;
; 0.777 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.091      ; 0.952      ;
; 0.783 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 0.884      ;
; 0.787 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.894      ;
; 0.791 ; Timer2:inst|s_counter[17] ; Timer2:inst|s_counter[17] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.899      ;
; 0.797 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.013      ; 0.894      ;
; 0.815 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.922      ;
; 0.816 ; Timer2:inst|s_counter[18] ; Timer2:inst|s_counter[18] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.924      ;
; 0.819 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[20] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.927      ;
; 0.824 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.013      ; 0.921      ;
; 0.829 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.937      ;
; 0.829 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 0.930      ;
; 0.833 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.013      ; 0.930      ;
; 0.834 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.941      ;
; 0.836 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.944      ;
; 0.837 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.944      ;
; 0.838 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.945      ;
; 0.841 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.948      ;
; 0.841 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 0.942      ;
; 0.842 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.949      ;
; 0.842 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.950      ;
; 0.843 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.951      ;
; 0.844 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.952      ;
; 0.846 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.091      ; 1.021      ;
; 0.847 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 0.948      ;
; 0.851 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.958      ;
; 0.853 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 0.953      ;
; 0.863 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 0.963      ;
; 0.866 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[2]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.973      ;
; 0.868 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[22] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.976      ;
; 0.869 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.977      ;
; 0.876 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.984      ;
; 0.885 ; Timer2:inst|s_counter[8]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 0.993      ;
; 0.889 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 0.996      ;
; 0.893 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 0.993      ;
; 0.893 ; Timer2:inst|s_counter[3]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[4]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; Timer2:inst|s_counter[25] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 0.994      ;
; 0.898 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.013      ; 0.995      ;
; 0.902 ; Timer2:inst|s_counter[1]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.013      ; 0.999      ;
; 0.902 ; Timer2:inst|s_counter[0]  ; Timer2:inst|s_counter[3]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.009      ;
; 0.903 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.003      ;
; 0.905 ; Timer2:inst|s_counter[29] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.075      ; 1.064      ;
; 0.905 ; Timer2:inst|s_counter[27] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.012      ;
; 0.905 ; Timer2:inst|s_counter[24] ; Timer2:inst|s_counter[29] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 1.006      ;
; 0.906 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[10] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.006      ;
; 0.908 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 1.009      ;
; 0.909 ; Timer2:inst|s_counter[21] ; Timer2:inst|s_counter[26] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.017      ;
; 0.909 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[27] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 1.010      ;
; 0.913 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.013      ;
; 0.913 ; Timer2:inst|s_counter[15] ; Timer2:inst|s_counter[15] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.021      ;
; 0.915 ; Timer2:inst|s_counter[26] ; Timer2:inst|s_counter[28] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.017      ; 1.016      ;
; 0.916 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[5]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.023      ;
; 0.916 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[7]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.016      ;
; 0.920 ; Timer2:inst|s_counter[2]  ; Timer2:inst|s_counter[6]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.027      ;
; 0.923 ; Timer2:inst|s_counter[6]  ; Timer2:inst|s_counter[11] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.030      ;
; 0.924 ; Timer2:inst|s_counter[19] ; Timer2:inst|s_counter[19] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.032      ;
; 0.935 ; Timer2:inst|s_counter[28] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.075      ; 1.094      ;
; 0.936 ; Timer2:inst|s_counter[22] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.044      ;
; 0.937 ; Timer2:inst|s_counter[23] ; Timer2:inst|s_counter[25] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.045      ;
; 0.941 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[23] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.048      ;
; 0.943 ; Timer2:inst|s_counter[4]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.043      ;
; 0.943 ; Timer2:inst|s_counter[10] ; Timer2:inst|s_counter[12] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.085      ; 1.112      ;
; 0.945 ; Timer2:inst|s_counter[12] ; Timer2:inst|s_counter[12] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.053      ;
; 0.946 ; Timer2:inst|s_counter[5]  ; Timer2:inst|s_counter[8]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.016      ; 1.046      ;
; 0.949 ; Timer2:inst|s_counter[16] ; Timer2:inst|s_counter[16] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.057      ;
; 0.953 ; Timer2:inst|s_counter[30] ; Timer2:inst|s_counter[30] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.060      ;
; 0.954 ; Timer2:inst|s_counter[20] ; Timer2:inst|s_counter[24] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.023      ; 1.061      ;
; 0.954 ; Timer2:inst|s_counter[7]  ; Timer2:inst|s_counter[9]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.024      ; 1.062      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.797   ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  KEY[0]          ; -3.797   ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -110.441 ; 0.0   ; 0.0      ; 0.0     ; -44.12              ;
;  KEY[0]          ; -110.441 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 1489     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 1489     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 186   ; 186  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------+
; Clock Status Summary                 ;
+--------+--------+------+-------------+
; Target ; Clock  ; Type ; Status      ;
+--------+--------+------+-------------+
; KEY[0] ; KEY[0] ; Base ; Constrained ;
+--------+--------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 17 16:45:49 2021
Info: Command: quartus_sta Timer2Demo -c Timer2Demo
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timer2Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.797            -110.441 KEY[0] 
Info (332146): Worst-case hold slack is 0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.440               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 KEY[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.407             -98.779 KEY[0] 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 KEY[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.320             -35.621 KEY[0] 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.437 KEY[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Thu Jun 17 16:45:51 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


