INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling Graph.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_function.cpp
   Compiling apatb_top_function_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Signal: 4
newListValue: 90

C:\Users\kunjp\Desktop\EE800\new\AllAlgoExecTest\AllAlgoExecTest\AllAlgoExecTest\solution1\sim\verilog>set PATH= 

C:\Users\kunjp\Desktop\EE800\new\AllAlgoExecTest\AllAlgoExecTest\AllAlgoExecTest\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_top_function_top glbl -Oenable_linking_all_libraries  -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s top_function  
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -Oenable_linking_all_libraries -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_adjacencyList_18_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_adjacencyList_18_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_adjacencyList_7_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_adjacencyList_7_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_allTraversal_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_allTraversal_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_nodeQueue_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_nodeQueue_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_VITIS_LOOP_100_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_VITIS_LOOP_100_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_VITIS_LOOP_141_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_VITIS_LOOP_141_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_VITIS_LOOP_37_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_VITIS_LOOP_37_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_VITIS_LOOP_58_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_VITIS_LOOP_58_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_top_function_Pipeline_VITIS_LOOP_79_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_top_function_Pipeline_VITIS_LOOP_79_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function_visited_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function_visited_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_function_adjacencyList_18_RA...
Compiling module xil_defaultlib.top_function_adjacencyList_7_RAM...
Compiling module xil_defaultlib.top_function_allTraversal_RAM_AU...
Compiling module xil_defaultlib.top_function_visited_RAM_AUTO_1R...
Compiling module xil_defaultlib.top_function_nodeQueue_RAM_AUTO_...
Compiling module xil_defaultlib.top_function_flow_control_loop_p...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function_top_function_Pipeli...
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "6005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6065 ns : File "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/sim/verilog/top_function.autotb.v" Line 345
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 24 10:32:20 2023...
Signal: 4
newListValue: 0
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
