<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_SDRAM_ctrl_sram_behav.wdb" id="1">
         <top_modules>
            <top_module name="tb_SDRAM_ctrl_sram" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="124.101 ns"></ZoomEndTime>
      <Cursor1Time time="0.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="23" />
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/usr_data_in" type="array">
      <obj_property name="ElementShortName">usr_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">usr_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Data_in_r" type="array">
      <obj_property name="ElementShortName">Data_in_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">Data_in_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Data_in_s" type="array">
      <obj_property name="ElementShortName">Data_in_s[35:0]</obj_property>
      <obj_property name="ObjectShortName">Data_in_s[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Data_out_s" type="array">
      <obj_property name="ElementShortName">Data_out_s[35:0]</obj_property>
      <obj_property name="ObjectShortName">Data_out_s[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Data_out_r" type="array">
      <obj_property name="ElementShortName">Data_out_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">Data_out_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/usr_data_out" type="array">
      <obj_property name="ElementShortName">usr_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">usr_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Dq_s" type="array">
      <obj_property name="ElementShortName">Dq_s[35:0]</obj_property>
      <obj_property name="ObjectShortName">Dq_s[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/SRAM1/Dq" type="array">
      <obj_property name="ElementShortName">Dq[35:0]</obj_property>
      <obj_property name="ObjectShortName">Dq[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/RW" type="logic">
      <obj_property name="ElementShortName">RW</obj_property>
      <obj_property name="ObjectShortName">RW</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/ctrl_RW" type="logic">
      <obj_property name="ElementShortName">ctrl_RW</obj_property>
      <obj_property name="ObjectShortName">ctrl_RW</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/usr_addr" type="array">
      <obj_property name="ElementShortName">usr_addr[18:0]</obj_property>
      <obj_property name="ObjectShortName">usr_addr[18:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/addr" type="array">
      <obj_property name="ElementShortName">addr[18:0]</obj_property>
      <obj_property name="ObjectShortName">addr[18:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/CLK_PERIOD" type="other">
      <obj_property name="ElementShortName">CLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">CLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider125">
      <obj_property name="label">SRAM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/SRAM1/Addr" type="array">
      <obj_property name="ElementShortName">Addr[18:0]</obj_property>
      <obj_property name="ObjectShortName">Addr[18:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/SRAM1/Clk" type="logic">
      <obj_property name="ElementShortName">Clk</obj_property>
      <obj_property name="ObjectShortName">Clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/SRAM1/Rw_n" type="logic">
      <obj_property name="ElementShortName">Rw_n</obj_property>
      <obj_property name="ObjectShortName">Rw_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/SRAM1/ce" type="logic">
      <obj_property name="ElementShortName">ce</obj_property>
      <obj_property name="ObjectShortName">ce</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Trig_s" type="logic">
      <obj_property name="ElementShortName">Trig_s</obj_property>
      <obj_property name="ObjectShortName">Trig_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_SDRAM_ctrl_sram/UUT/Trig_r" type="logic">
      <obj_property name="ElementShortName">Trig_r</obj_property>
      <obj_property name="ObjectShortName">Trig_r</obj_property>
   </wvobject>
</wave_config>
