read -sv run_verilog_mid/adder_32b_7_83_90dd0f9882db03d8f8218abe39515bfd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_83_90dd0f9882db03d8f8218abe39515bfd_yosys.v
