<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : MPU Module Reset Register - mpumodrst</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : MPU Module Reset Register - mpumodrst</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The MPUMODRST register is used by software to trigger module resets (individual module reset signals). Software explicitly asserts and de-asserts module reset signals by writing bits in the appropriate *MODRST register. It is up to software to ensure module reset signals are asserted for the appropriate length of time and are de-asserted in the correct order. It is also up to software to not assert a module reset signal that would prevent software from de-asserting the module reset signal. For example, software should not assert the module reset to the CPU executing the software.</p>
<p>Software writes a bit to 1 to assert the module reset signal and to 0 to de- assert the module reset signal.</p>
<p>All fields except CPU1 are only reset by a cold reset. The CPU1 field is reset by a cold reset. The CPU1 field is also reset by a warm reset if not masked by the corresponding MPUWARMMASK field.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">CPU0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">CPU1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">Watchdogs</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">SCU/Peripherals</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CPU0 - cpu0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f486b22c11dcbbdb89479344b3e5fce"></a><a class="anchor" id="ALT_RSTMGR_MPUMODRST_CPU0"></a></p>
<p>Resets Cortex-A9 CPU0 in MPU. Whe software changes this field from 0 to 1, ittriggers the following sequence: 1. CPU0 reset is asserted. cpu0 clkoff is de-asserted 2. after 32 osc1_clk cycles, cpu0 clkoff is asserted.</p>
<p>When software changes this field from 1 to 0, it triggers the following sequence: 1.CPU0 reset is de-asserted. 2. after 32 cycles, cpu0 clkoff is de- asserted.</p>
<p>Software needs to wait for at least 64 osc1_clk cycles between each change of this field to keep the proper reset/clkoff sequence.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6cff4a6369631ddd806e1b443e5d87b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga6cff4a6369631ddd806e1b443e5d87b2">ALT_RSTMGR_MPUMODRST_CPU0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6cff4a6369631ddd806e1b443e5d87b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1af660b186f6277f2cd47bf3dfcddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga0d1af660b186f6277f2cd47bf3dfcddb">ALT_RSTMGR_MPUMODRST_CPU0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0d1af660b186f6277f2cd47bf3dfcddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905c68d56f56d65bbca2ee94671f1143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga905c68d56f56d65bbca2ee94671f1143">ALT_RSTMGR_MPUMODRST_CPU0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga905c68d56f56d65bbca2ee94671f1143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7504a55e28245494bf61eb53a450fba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga7504a55e28245494bf61eb53a450fba2">ALT_RSTMGR_MPUMODRST_CPU0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga7504a55e28245494bf61eb53a450fba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9a1caf0c4156d14433f399750b7679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga3a9a1caf0c4156d14433f399750b7679">ALT_RSTMGR_MPUMODRST_CPU0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga3a9a1caf0c4156d14433f399750b7679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bef201c9595f4b2c641d556e151e226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga0bef201c9595f4b2c641d556e151e226">ALT_RSTMGR_MPUMODRST_CPU0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0bef201c9595f4b2c641d556e151e226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d3ef17daed4820fbed131ca0960c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga79d3ef17daed4820fbed131ca0960c9c">ALT_RSTMGR_MPUMODRST_CPU0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga79d3ef17daed4820fbed131ca0960c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b7911898edde314a7841765d44a2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gad8b7911898edde314a7841765d44a2cc">ALT_RSTMGR_MPUMODRST_CPU0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gad8b7911898edde314a7841765d44a2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CPU1 - cpu1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp928f7948df98fa8faec039ab08e7926c"></a><a class="anchor" id="ALT_RSTMGR_MPUMODRST_CPU1"></a></p>
<p>Resets Cortex-A9 CPU1 in MPU.</p>
<p>It is reset to 1 on a cold or warm reset. This holds CPU1 in reset until software is ready to release CPU1 from reset by writing 0 to this field.</p>
<p>On single-core devices, writes to this field are ignored.On dual-core devices, writes to this field trigger the same sequence as writes to the CPU0 field (except the sequence is performed on CPU1).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2df8ac8f71d1e3f6ab2281f08841a525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga2df8ac8f71d1e3f6ab2281f08841a525">ALT_RSTMGR_MPUMODRST_CPU1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2df8ac8f71d1e3f6ab2281f08841a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6ceec49ed48bab5c8c055c048fcd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gaaf6ceec49ed48bab5c8c055c048fcd51">ALT_RSTMGR_MPUMODRST_CPU1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaaf6ceec49ed48bab5c8c055c048fcd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf077004c01725f47ec2444ea76ca7cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gaf077004c01725f47ec2444ea76ca7cc1">ALT_RSTMGR_MPUMODRST_CPU1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf077004c01725f47ec2444ea76ca7cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507d8ca3d53666cbb634174c879a637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga5507d8ca3d53666cbb634174c879a637">ALT_RSTMGR_MPUMODRST_CPU1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga5507d8ca3d53666cbb634174c879a637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c3bb2ddddf738d67d0bc235625363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga477c3bb2ddddf738d67d0bc235625363">ALT_RSTMGR_MPUMODRST_CPU1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga477c3bb2ddddf738d67d0bc235625363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f44388cde1c6551629ec44bc203b3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga2f44388cde1c6551629ec44bc203b3cd">ALT_RSTMGR_MPUMODRST_CPU1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2f44388cde1c6551629ec44bc203b3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216d397f3241dd0d5d23a5c4b209af75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga216d397f3241dd0d5d23a5c4b209af75">ALT_RSTMGR_MPUMODRST_CPU1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga216d397f3241dd0d5d23a5c4b209af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7f4ae8c3eb4025708fffff314ddc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga7b7f4ae8c3eb4025708fffff314ddc35">ALT_RSTMGR_MPUMODRST_CPU1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga7b7f4ae8c3eb4025708fffff314ddc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Watchdogs - wds </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8787fc8909de68885bd57d6e703f0c15"></a><a class="anchor" id="ALT_RSTMGR_MPUMODRST_WDS"></a></p>
<p>Resets both per-CPU Watchdog Reset Status registers in MPU.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8ecbf7c88215bdbb6bfc9bc7c22a13d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga8ecbf7c88215bdbb6bfc9bc7c22a13d9">ALT_RSTMGR_MPUMODRST_WDS_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8ecbf7c88215bdbb6bfc9bc7c22a13d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed4616d489e220c393609c81106ca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gafed4616d489e220c393609c81106ca31">ALT_RSTMGR_MPUMODRST_WDS_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafed4616d489e220c393609c81106ca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5e5f624c00cd3ce40bf1b3b6928a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga7c5e5f624c00cd3ce40bf1b3b6928a72">ALT_RSTMGR_MPUMODRST_WDS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7c5e5f624c00cd3ce40bf1b3b6928a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3b52cf4c8253534a4ffff04bd635bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gacd3b52cf4c8253534a4ffff04bd635bc">ALT_RSTMGR_MPUMODRST_WDS_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gacd3b52cf4c8253534a4ffff04bd635bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81987bc7c3baf16c9775fdd8fa4b5531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga81987bc7c3baf16c9775fdd8fa4b5531">ALT_RSTMGR_MPUMODRST_WDS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga81987bc7c3baf16c9775fdd8fa4b5531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105534a5ae9b025b7007a12b4278d799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga105534a5ae9b025b7007a12b4278d799">ALT_RSTMGR_MPUMODRST_WDS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga105534a5ae9b025b7007a12b4278d799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151bc8fc71f133d0462ef8d13c6ef24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga151bc8fc71f133d0462ef8d13c6ef24a">ALT_RSTMGR_MPUMODRST_WDS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga151bc8fc71f133d0462ef8d13c6ef24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6288b0d43eba49bfa607772247d7d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga6288b0d43eba49bfa607772247d7d850">ALT_RSTMGR_MPUMODRST_WDS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga6288b0d43eba49bfa607772247d7d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SCU/Peripherals - scuper </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5de8f78ae937cbe235f8d16a681bc09e"></a><a class="anchor" id="ALT_RSTMGR_MPUMODRST_SCUPER"></a></p>
<p>Resets SCU and peripherals. Peripherals consist of the interrupt controller, global timer, both per-CPU private timers, and both per-CPU watchdogs (except for the Watchdog Reset Status registers).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae48efd26dd35d7ebe4ee465db499182f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gae48efd26dd35d7ebe4ee465db499182f">ALT_RSTMGR_MPUMODRST_SCUPER_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae48efd26dd35d7ebe4ee465db499182f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d5d20873ef228eac9ef05b46d3e8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga12d5d20873ef228eac9ef05b46d3e8fc">ALT_RSTMGR_MPUMODRST_SCUPER_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga12d5d20873ef228eac9ef05b46d3e8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615b8dd30c954ded03bd96ef9ec96fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga615b8dd30c954ded03bd96ef9ec96fb7">ALT_RSTMGR_MPUMODRST_SCUPER_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga615b8dd30c954ded03bd96ef9ec96fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5daaa4d7c7edbb1f06b4af0d22eb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga3d5daaa4d7c7edbb1f06b4af0d22eb9d">ALT_RSTMGR_MPUMODRST_SCUPER_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga3d5daaa4d7c7edbb1f06b4af0d22eb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419a30e792d1e1981927e5eb3a273b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga419a30e792d1e1981927e5eb3a273b60">ALT_RSTMGR_MPUMODRST_SCUPER_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga419a30e792d1e1981927e5eb3a273b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1098ae8cf29fd15a2f612e1fd41c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga6b1098ae8cf29fd15a2f612e1fd41c48">ALT_RSTMGR_MPUMODRST_SCUPER_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6b1098ae8cf29fd15a2f612e1fd41c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63213910e3cc17b649a4232b3baf90d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga63213910e3cc17b649a4232b3baf90d2">ALT_RSTMGR_MPUMODRST_SCUPER_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga63213910e3cc17b649a4232b3baf90d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f400a3a8322afbc1af0b36735cc669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ga62f400a3a8322afbc1af0b36735cc669">ALT_RSTMGR_MPUMODRST_SCUPER_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga62f400a3a8322afbc1af0b36735cc669"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s">ALT_RSTMGR_MPUMODRST_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab572635d52ad68efca319abc5628de60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gab572635d52ad68efca319abc5628de60">ALT_RSTMGR_MPUMODRST_RESET</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gab572635d52ad68efca319abc5628de60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a30682decf94d8af5d5c3986ca7b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gab9a30682decf94d8af5d5c3986ca7b99">ALT_RSTMGR_MPUMODRST_OFST</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gab9a30682decf94d8af5d5c3986ca7b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gadfa3a6c49377d7c1b242f30f64a29a9f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s">ALT_RSTMGR_MPUMODRST_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gadfa3a6c49377d7c1b242f30f64a29a9f">ALT_RSTMGR_MPUMODRST_t</a></td></tr>
<tr class="separator:gadfa3a6c49377d7c1b242f30f64a29a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s" id="struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_MPUMODRST_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html">ALT_RSTMGR_MPUMODRST</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a213fb76dcb9cf025d73743039004b414"></a>uint32_t</td>
<td class="fieldname">
cpu0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">CPU0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a051a4e34b9e309fe5ca888024dfa3e1f"></a>uint32_t</td>
<td class="fieldname">
cpu1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">CPU1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1a155e7c4be88374af4bf58fde9d2e10"></a>uint32_t</td>
<td class="fieldname">
wds: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">Watchdogs</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab769943e992939547dc4ad612ce42840"></a>uint32_t</td>
<td class="fieldname">
scuper: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">SCU/Peripherals</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec315815582b45c96d6fedb29cebcbe2"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6cff4a6369631ddd806e1b443e5d87b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d1af660b186f6277f2cd47bf3dfcddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga905c68d56f56d65bbca2ee94671f1143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7504a55e28245494bf61eb53a450fba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3a9a1caf0c4156d14433f399750b7679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0bef201c9595f4b2c641d556e151e226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79d3ef17daed4820fbed131ca0960c9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad8b7911898edde314a7841765d44a2cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU0">ALT_RSTMGR_MPUMODRST_CPU0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2df8ac8f71d1e3f6ab2281f08841a525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaf6ceec49ed48bab5c8c055c048fcd51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf077004c01725f47ec2444ea76ca7cc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5507d8ca3d53666cbb634174c879a637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga477c3bb2ddddf738d67d0bc235625363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2f44388cde1c6551629ec44bc203b3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga216d397f3241dd0d5d23a5c4b209af75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7b7f4ae8c3eb4025708fffff314ddc35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_CPU1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_CPU1">ALT_RSTMGR_MPUMODRST_CPU1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8ecbf7c88215bdbb6bfc9bc7c22a13d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafed4616d489e220c393609c81106ca31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c5e5f624c00cd3ce40bf1b3b6928a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd3b52cf4c8253534a4ffff04bd635bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga81987bc7c3baf16c9775fdd8fa4b5531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga105534a5ae9b025b7007a12b4278d799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga151bc8fc71f133d0462ef8d13c6ef24a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6288b0d43eba49bfa607772247d7d850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_WDS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_WDS">ALT_RSTMGR_MPUMODRST_WDS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae48efd26dd35d7ebe4ee465db499182f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga12d5d20873ef228eac9ef05b46d3e8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga615b8dd30c954ded03bd96ef9ec96fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d5daaa4d7c7edbb1f06b4af0d22eb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga419a30e792d1e1981927e5eb3a273b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b1098ae8cf29fd15a2f612e1fd41c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga63213910e3cc17b649a4232b3baf90d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga62f400a3a8322afbc1af0b36735cc669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_SCUPER_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#ALT_RSTMGR_MPUMODRST_SCUPER">ALT_RSTMGR_MPUMODRST_SCUPER</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab572635d52ad68efca319abc5628de60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_RESET&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html">ALT_RSTMGR_MPUMODRST</a> register. </p>

</div>
</div>
<a class="anchor" id="gab9a30682decf94d8af5d5c3986ca7b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MPUMODRST_OFST&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html">ALT_RSTMGR_MPUMODRST</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gadfa3a6c49377d7c1b242f30f64a29a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#struct_a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t__s">ALT_RSTMGR_MPUMODRST_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html#gadfa3a6c49377d7c1b242f30f64a29a9f">ALT_RSTMGR_MPUMODRST_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_p_u_m_o_d_r_s_t.html">ALT_RSTMGR_MPUMODRST</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
