

================================================================
== Synthesis Summary Report of 'dbfs_converter'
================================================================
+ General Information: 
    * Date:           Sun Jul 13 18:16:06 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        dbfs_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |      Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |          |           |            |     |
    |      & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |     LUT    | URAM|
    +------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |+ dbfs_converter  |     -|  0.18|       23|  230.000|         -|       24|     -|        no|  3 (2%)|  14 (17%)|  3355 (9%)|  4179 (23%)|    -|
    | + log10_48_24_s  |    II|  0.18|       20|  200.000|         -|        1|     -|       yes|  3 (2%)|  14 (17%)|  3202 (9%)|  3785 (21%)|    -|
    +------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| ap_return    |         | out       | 48       |
| linear_value | ap_none | in        | 48       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+--------------------------------------+
| Argument     | Direction | Datatype                             |
+--------------+-----------+--------------------------------------+
| linear_value | in        | ap_fixed<48, 24, AP_TRN, AP_WRAP, 0> |
| return       | out       | ap_fixed<48, 24, AP_TRN, AP_WRAP, 0> |
+--------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------+--------------+---------+
| Argument     | HW Interface | HW Type |
+--------------+--------------+---------+
| linear_value | linear_value | port    |
| return       | ap_return    | port    |
+--------------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+-------------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------+-----+--------+-------------+-----+--------+---------+
| + dbfs_converter           | 14  |        |             |     |        |         |
|   sub_ln152_fu_83_p2       |     |        | sub_ln152   | sub | fabric | 0       |
|   sub_ln7_fu_140_p2        |     |        | sub_ln7     | sub | fabric | 0       |
|   sub_ln7_1_fu_163_p2      |     |        | sub_ln7_1   | sub | fabric | 0       |
|   add_ln8_fu_198_p2        |     |        | add_ln8     | add | fabric | 0       |
|  + log10_48_24_s           | 14  |        |             |     |        |         |
|    mul_6s_43ns_47_3_1_U1   | 2   |        | mul_ln970_1 | mul | auto   | 2       |
|    mul_58s_6ns_58_5_1_U4   | 3   |        | b_frac1     | mul | auto   | 4       |
|    mul_38ns_4ns_42_2_1_U5  |     |        | mul_ln158   | mul | auto   | 1       |
|    mul_30ns_6ns_36_2_1_U2  | 2   |        | mul_ln158_1 | mul | auto   | 1       |
|    mul_14ns_14ns_28_1_1_U6 | 1   |        | mul_ln962   | mul | auto   | 0       |
|    sub_ln962_fu_2355_p2    |     |        | sub_ln962   | sub | fabric | 0       |
|    add_ln964_1_fu_2375_p2  |     |        | add_ln964_1 | add | fabric | 0       |
|    mul_37s_43ns_79_3_1_U3  | 6   |        | mul_ln970   | mul | auto   | 2       |
|    add_ln970_fu_2418_p2    |     |        | add_ln970   | add | fabric | 0       |
+----------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------------------------+--------+------+------+------+--------+---------------------------------------------------------+------+---------+------------------+
| Name                                                         | Usage  | Type | BRAM | URAM | Pragma | Variable                                                | Impl | Latency | Bitwidth, Depth, |
|                                                              |        |      |      |      |        |                                                         |      |         | Banks            |
+--------------------------------------------------------------+--------+------+------+------+--------+---------------------------------------------------------+------+---------+------------------+
| + dbfs_converter                                             |        |      | 3    | 0    |        |                                                         |      |         |                  |
|  + log10_48_24_s                                             |        |      | 3    | 0    |        |                                                         |      |         |                  |
|    log_apfixed_reduce_log_inverse_lut_table_array_U          | rom_1p |      |      |      |        | log_apfixed_reduce_log_inverse_lut_table_array          | auto | 1       | 6, 64, 1         |
|    log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_U | rom_1p |      | 2    |      |        | log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array | auto | 1       | 37, 64, 1        |
|    log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U  | rom_1p |      |      |      |        | log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array  | auto | 1       | 33, 16, 1        |
|    log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_U  | rom_1p |      | 1    |      |        | log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array  | auto | 1       | 30, 64, 1        |
+--------------------------------------------------------------+--------+------+------+------+--------+---------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

