To think
How to update the insertline currently using wrong lastUsedCycle 
Make bool of bus Transcation as it is Single bus
What if the core0 asks for memory read and core1 asks for memory read also after less than 100 cycle but core1 will be halted and
after 100 cycle core0 again asks for memory read so which core to give priority
If core accessed the data after some cycles through cache to cache or memory to cache then 
For core accessed the data after some cycles through cache to cache or memory to cache then we should not move on to next instr we need
to process the data and then move on to next instr