============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:09:43 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1201 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=    1892                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=    1201                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -      R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[1]/QN                       -       CK->QN R     DFFRX1LVT       16 24.6   120   101     101    (-,-) 
  sub_103_37_Y_add_102_37_g491__1705/Y  -       B->Y   F     XNOR2X1LVT       1  2.4    14    29     130    (-,-) 
  sub_103_37_Y_add_102_37_g489__1617/CO -       CI->CO F     ADDFX1LVT        1  2.4    16    31     162    (-,-) 
  sub_103_37_Y_add_102_37_g488__3680/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     193    (-,-) 
  sub_103_37_Y_add_102_37_g487__6783/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     225    (-,-) 
  sub_103_37_Y_add_102_37_g486__5526/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     257    (-,-) 
  sub_103_37_Y_add_102_37_g485__8428/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     288    (-,-) 
  sub_103_37_Y_add_102_37_g484__4319/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     320    (-,-) 
  sub_103_37_Y_add_102_37_g483__6260/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     351    (-,-) 
  sub_103_37_Y_add_102_37_g482__5107/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     383    (-,-) 
  sub_103_37_Y_add_102_37_g481__2398/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     415    (-,-) 
  sub_103_37_Y_add_102_37_g480__5477/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     446    (-,-) 
  sub_103_37_Y_add_102_37_g479__6417/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     478    (-,-) 
  sub_103_37_Y_add_102_37_g478__7410/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     509    (-,-) 
  sub_103_37_Y_add_102_37_g477__1666/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     541    (-,-) 
  sub_103_37_Y_add_102_37_g476__2346/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     573    (-,-) 
  sub_103_37_Y_add_102_37_g475__2883/CO -       CI->CO F     ADDFX1LVT        1  2.2    14    31     604    (-,-) 
  sub_103_37_Y_add_102_37_g474__9945/Y  -       B->Y   F     XNOR2X1LVT       1  2.2    12    24     627    (-,-) 
  g3241__5477/Y                         -       A1->Y  R     AOI221X1LVT      1  2.1    49    32     660    (-,-) 
  g3220__3680/Y                         -       C0->Y  F     OAI211X1LVT      1  2.0    39    32     692    (-,-) 
  out_q_reg[15]/D                       <<<     -      F     DFFRHQX1LVT      1    -     -     0     692    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

