Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:13:06 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                  414        0.132        0.000                      0                  414        4.020        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.544        0.000                      0                  414        0.132        0.000                      0                  414        4.020        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 2.379ns (43.334%)  route 3.111ns (56.666%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         1.365     2.794    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.468    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.696    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.810 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.038 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.152 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.152    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/cal_tmp_carry__6/O[2]
                         net (fo=29, routed)          1.746     6.137    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/p_0_in
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.326     6.463 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     6.463    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X34Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  4.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X33Y55         FDSE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[19]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp[19]
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp[20]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp[20]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/dividend_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y20   bd_0_i/hls_inst/inst/mul_mul_16ns_18ns_33_4_1_U6/fn1_mul_mul_16ns_18ns_33_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[28]_srl28___srem_30ns_12s_11_34_seq_1_U5_fn1_srem_30ns_12s_11_34_seq_1_div_U_fn1_srem_30ns_12s_11_34_seq_1_div_u_0_r_stage_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58  bd_0_i/hls_inst/inst/srem_30ns_12s_11_34_seq_1_U5/fn1_srem_30ns_12s_11_34_seq_1_div_U/fn1_srem_30ns_12s_11_34_seq_1_div_u_0/r_stage_reg[28]_srl28___srem_30ns_12s_11_34_seq_1_U5_fn1_srem_30ns_12s_11_34_seq_1_div_U_fn1_srem_30ns_12s_11_34_seq_1_div_u_0_r_stage_reg_r_26/CLK



