{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528240575913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528240575914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:16:15 2018 " "Processing started: Tue Jun 05 16:16:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528240575914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528240575914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_test -c i2c_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_test -c i2c_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528240575914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528240576926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_test-moore_fsm " "Found design unit 1: i2c_test-moore_fsm" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528240578015 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_test " "Found entity 1: i2c_test" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528240578015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528240578015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_test " "Elaborating entity \"i2c_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528240578085 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "raw_data i2c_test.vhd(115) " "VHDL Process Statement warning at i2c_test.vhd(115): inferring latch(es) for signal or variable \"raw_data\", which holds its previous value in one or more paths through the process" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1528240578102 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[7\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[7\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578108 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[6\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[6\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578108 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[5\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[5\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578109 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[4\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[4\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578109 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[3\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[3\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578109 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[2\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[2\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578110 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[1\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[1\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578110 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raw_data\[0\] i2c_test.vhd(115) " "Inferred latch for \"raw_data\[0\]\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578110 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.STOP i2c_test.vhd(115) " "Inferred latch for \"internal_element.STOP\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578111 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.RD i2c_test.vhd(115) " "Inferred latch for \"internal_element.RD\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578111 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.M_ACK i2c_test.vhd(115) " "Inferred latch for \"internal_element.M_ACK\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578111 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.S_ACK i2c_test.vhd(115) " "Inferred latch for \"internal_element.S_ACK\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578112 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.ZERO i2c_test.vhd(115) " "Inferred latch for \"internal_element.ZERO\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578112 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.ONE i2c_test.vhd(115) " "Inferred latch for \"internal_element.ONE\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578113 "|i2c_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_element.START i2c_test.vhd(115) " "Inferred latch for \"internal_element.START\" at i2c_test.vhd(115)" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528240578113 "|i2c_test"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1528240579378 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1528240579378 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "scl~synth " "Node \"scl~synth\"" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528240579589 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1528240579589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528240579920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528240580627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528240580627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_button " "No output dependent on input pin \"start_button\"" {  } { { "i2c_test.vhd" "" { Text "C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528240580756 "|i2c_test|start_button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528240580756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528240580759 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528240580759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528240580759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528240580759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528240580759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528240580810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:16:20 2018 " "Processing ended: Tue Jun 05 16:16:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528240580810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528240580810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528240580810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528240580810 ""}
