

================================================================
== Vivado HLS Report for 'toCubieCube'
================================================================
* Date:           Thu Jul  4 02:06:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.167|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  228|  1084|  228|  1084|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_convert_edge_fu_430  |convert_edge  |    1|    2|    1|    2|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    8|    8|         1|          -|          -|       8|    no    |
        |- Loop 2     |   12|   12|         1|          -|          -|      12|    no    |
        |- Loop 3     |   96|  352|  12 ~ 44 |          -|          -|       8|    no    |
        | + Loop 3.1  |    3|   11|         3|          -|          -|  1 ~ 3 |    no    |
        | + Loop 3.2  |    3|   26|         3|          -|          -|  1 ~ 8 |    no    |
        |- Loop 4     |  108|  708|  9 ~ 59  |          -|          -|      12|    no    |
        | + Loop 4.1  |    4|   51|         4|          -|          -| 1 ~ 12 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	3  / (!exitcond9)
	4  / (exitcond9)
4 --> 
	5  / (!exitcond8)
	14  / (exitcond8)
5 --> 
	6  / (!tmp_21)
	7  / (tmp_21)
6 --> 
	7  / true
7 --> 
	5  / (!tmp_21 & !tmp_49)
	8  / (tmp_21) | (tmp_49)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_58)
	13  / (tmp_58)
11 --> 
	12  / true
12 --> 
	13  / (tmp_44 & tmp_47)
	10  / (!tmp_44) | (!tmp_47)
13 --> 
	4  / true
14 --> 
	15  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp_28)
	21  / (!tmp_28)
18 --> 
	19  / true
19 --> 
	20  / (!tmp_37) | (!tmp_40)
	22  / (tmp_37 & tmp_40)
20 --> 
	17  / (!or_cond)
	21  / (or_cond)
21 --> 
	14  / true
22 --> 
	21  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [facecube.cpp:96]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_8, %2 ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %i, -8" [facecube.cpp:96]   --->   Operation 25 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%i_8 = add i4 %i, 1" [facecube.cpp:96]   --->   Operation 27 'add' 'i_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader19.preheader, label %2" [facecube.cpp:96]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [facecube.cpp:97]   --->   Operation 29 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ccRet_cp_0_addr = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp" [facecube.cpp:97]   --->   Operation 30 'getelementptr' 'ccRet_cp_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.32ns)   --->   "store i3 0, i3* %ccRet_cp_0_addr, align 1" [facecube.cpp:97]   --->   Operation 31 'store' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [facecube.cpp:96]   --->   Operation 32 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader19" [facecube.cpp:98]   --->   Operation 33 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_9, %3 ], [ 0, %.preheader19.preheader ]"   --->   Operation 34 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %i_1, -4" [facecube.cpp:98]   --->   Operation 35 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 36 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%i_9 = add i4 %i_1, 1" [facecube.cpp:98]   --->   Operation 37 'add' 'i_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader18.preheader, label %3" [facecube.cpp:98]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i_1 to i64" [facecube.cpp:99]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ccRet_ep_0_addr = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_s" [facecube.cpp:99]   --->   Operation 40 'getelementptr' 'ccRet_ep_0_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.32ns)   --->   "store i4 0, i4* %ccRet_ep_0_addr, align 1" [facecube.cpp:99]   --->   Operation 41 'store' <Predicate = (!exitcond9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader19" [facecube.cpp:98]   --->   Operation 42 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader18" [facecube.cpp:101]   --->   Operation 43 'br' <Predicate = (exitcond9)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ %i_10, %.loopexit1 ], [ 0, %.preheader18.preheader ]"   --->   Operation 44 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%exitcond8 = icmp eq i4 %i_2, -8" [facecube.cpp:101]   --->   Operation 45 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%i_10 = add i4 %i_2, 1" [facecube.cpp:101]   --->   Operation 47 'add' 'i_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader13.preheader, label %.preheader15.preheader" [facecube.cpp:101]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_20 = zext i4 %i_2 to i64" [facecube.cpp:104]   --->   Operation 49 'zext' 'tmp_20' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i4 %i_2 to i6" [facecube.cpp:101]   --->   Operation 50 'zext' 'tmp_20_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_2, i2 0)" [facecube.cpp:101]   --->   Operation 51 'bitconcatenate' 'tmp_30' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%tmp_31 = sub i6 %tmp_30, %tmp_20_cast" [facecube.cpp:104]   --->   Operation 52 'sub' 'tmp_31' <Predicate = (!exitcond8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader15" [facecube.cpp:103]   --->   Operation 53 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader13" [facecube.cpp:119]   --->   Operation 54 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ori = phi i2 [ 0, %.preheader15.preheader ], [ %ori_1, %4 ]"   --->   Operation 55 'phi' 'ori' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.95ns)   --->   "%tmp_21 = icmp eq i2 %ori, -1" [facecube.cpp:103]   --->   Operation 56 'icmp' 'tmp_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)"   --->   Operation 57 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.56ns)   --->   "%ori_1 = add i2 %ori, 1" [facecube.cpp:103]   --->   Operation 58 'add' 'ori_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %.loopexit2, label %4" [facecube.cpp:103]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %ori to i6" [facecube.cpp:104]   --->   Operation 60 'zext' 'tmp_26_cast' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%tmp_34 = add i6 %tmp_31, %tmp_26_cast" [facecube.cpp:104]   --->   Operation 61 'add' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_50_cast = sext i6 %tmp_34 to i64" [facecube.cpp:104]   --->   Operation 62 'sext' 'tmp_50_cast' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%cornerFacelet_addr = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_50_cast" [facecube.cpp:104]   --->   Operation 63 'getelementptr' 'cornerFacelet_addr' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%cornerFacelet_load = load i6* %cornerFacelet_addr, align 1" [facecube.cpp:104]   --->   Operation 64 'load' 'cornerFacelet_load' <Predicate = (!tmp_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%cornerFacelet_load = load i6* %cornerFacelet_addr, align 1" [facecube.cpp:104]   --->   Operation 65 'load' 'cornerFacelet_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_27 = zext i6 %cornerFacelet_load to i64" [facecube.cpp:104]   --->   Operation 66 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%facecube_0_f_addr_2 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_27" [facecube.cpp:104]   --->   Operation 67 'getelementptr' 'facecube_0_f_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1" [facecube.cpp:104]   --->   Operation 68 'load' 'facecube_0_f_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 7.85>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1" [facecube.cpp:104]   --->   Operation 69 'load' 'facecube_0_f_load_2' <Predicate = (!tmp_21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_7 : Operation 70 [1/1] (1.13ns)   --->   "%tmp_39 = icmp eq i3 %facecube_0_f_load_2, 3" [facecube.cpp:104]   --->   Operation 70 'icmp' 'tmp_39' <Predicate = (!tmp_21)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.13ns)   --->   "%tmp_48 = icmp eq i3 %facecube_0_f_load_2, 0" [facecube.cpp:104]   --->   Operation 71 'icmp' 'tmp_48' <Predicate = (!tmp_21)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.97ns)   --->   "%tmp_49 = or i1 %tmp_48, %tmp_39" [facecube.cpp:104]   --->   Operation 72 'or' 'tmp_49' <Predicate = (!tmp_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %.loopexit2, label %.preheader15" [facecube.cpp:104]   --->   Operation 73 'br' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i2 %ori to i3" [facecube.cpp:106]   --->   Operation 74 'zext' 'tmp_32_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.56ns)   --->   "%tmp_29 = add i3 %tmp_32_cast, 1" [facecube.cpp:106]   --->   Operation 75 'add' 'tmp_29' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.13ns)   --->   "%tmp_35 = icmp ult i3 %tmp_29, 3" [facecube.cpp:106]   --->   Operation 76 'icmp' 'tmp_35' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_50 = xor i2 %ori, -2" [facecube.cpp:106]   --->   Operation 77 'xor' 'tmp_50' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_52_cast = sext i2 %tmp_50 to i3" [facecube.cpp:106]   --->   Operation 78 'sext' 'tmp_52_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_51 = select i1 %tmp_35, i3 %tmp_29, i3 %tmp_52_cast" [facecube.cpp:106]   --->   Operation 79 'select' 'tmp_51' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_31_cast = zext i3 %tmp_51 to i6" [facecube.cpp:106]   --->   Operation 80 'zext' 'tmp_31_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_52 = add i6 %tmp_31_cast, %tmp_31" [facecube.cpp:106]   --->   Operation 81 'add' 'tmp_52' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i6 %tmp_52 to i64" [facecube.cpp:106]   --->   Operation 82 'sext' 'tmp_53_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%cornerFacelet_addr_1 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_53_cast" [facecube.cpp:106]   --->   Operation 83 'getelementptr' 'cornerFacelet_addr_1' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1" [facecube.cpp:106]   --->   Operation 84 'load' 'cornerFacelet_load_1' <Predicate = (tmp_21) | (tmp_49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_7 : Operation 85 [1/1] (1.65ns)   --->   "%tmp_33 = add i3 %tmp_32_cast, 2" [facecube.cpp:107]   --->   Operation 85 'add' 'tmp_33' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.13ns)   --->   "%tmp_53 = icmp ult i3 %tmp_33, 3" [facecube.cpp:107]   --->   Operation 86 'icmp' 'tmp_53' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.56ns)   --->   "%tmp_54 = add i3 %tmp_32_cast, -1" [facecube.cpp:107]   --->   Operation 87 'add' 'tmp_54' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_55 = select i1 %tmp_53, i3 %tmp_33, i3 %tmp_54" [facecube.cpp:107]   --->   Operation 88 'select' 'tmp_55' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_35_cast = zext i3 %tmp_55 to i6" [facecube.cpp:107]   --->   Operation 89 'zext' 'tmp_35_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_56 = add i6 %tmp_35_cast, %tmp_31" [facecube.cpp:107]   --->   Operation 90 'add' 'tmp_56' <Predicate = (tmp_21) | (tmp_49)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i6 %tmp_56 to i64" [facecube.cpp:107]   --->   Operation 91 'sext' 'tmp_56_cast' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%cornerFacelet_addr_2 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_56_cast" [facecube.cpp:107]   --->   Operation 92 'getelementptr' 'cornerFacelet_addr_2' <Predicate = (tmp_21) | (tmp_49)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1" [facecube.cpp:107]   --->   Operation 93 'load' 'cornerFacelet_load_2' <Predicate = (tmp_21) | (tmp_49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 94 [1/2] (3.25ns)   --->   "%cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1" [facecube.cpp:106]   --->   Operation 94 'load' 'cornerFacelet_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_32 = zext i6 %cornerFacelet_load_1 to i64" [facecube.cpp:106]   --->   Operation 95 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%facecube_0_f_addr_3 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_32" [facecube.cpp:106]   --->   Operation 96 'getelementptr' 'facecube_0_f_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (2.32ns)   --->   "%col1 = load i3* %facecube_0_f_addr_3, align 1" [facecube.cpp:106]   --->   Operation 97 'load' 'col1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1" [facecube.cpp:107]   --->   Operation 98 'load' 'cornerFacelet_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_38 = zext i6 %cornerFacelet_load_2 to i64" [facecube.cpp:107]   --->   Operation 99 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%facecube_0_f_addr_4 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_38" [facecube.cpp:107]   --->   Operation 100 'getelementptr' 'facecube_0_f_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (2.32ns)   --->   "%col2 = load i3* %facecube_0_f_addr_4, align 1" [facecube.cpp:107]   --->   Operation 101 'load' 'col2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 102 [1/2] (2.32ns)   --->   "%col1 = load i3* %facecube_0_f_addr_3, align 1" [facecube.cpp:106]   --->   Operation 102 'load' 'col1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_9 : Operation 103 [1/2] (2.32ns)   --->   "%col2 = load i3* %facecube_0_f_addr_4, align 1" [facecube.cpp:107]   --->   Operation 103 'load' 'col2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_9 : Operation 104 [1/1] (1.76ns)   --->   "br label %5" [facecube.cpp:109]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%in_assign = phi i4 [ 0, %.loopexit2 ], [ %j_2, %._crit_edge ]"   --->   Operation 105 'phi' 'in_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %in_assign, i32 3)" [facecube.cpp:109]   --->   Operation 106 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.73ns)   --->   "%j_2 = add i4 %in_assign, 1" [facecube.cpp:109]   --->   Operation 108 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %.loopexit1.loopexit, label %6" [facecube.cpp:109]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_43 = zext i4 %in_assign to i64" [facecube.cpp:110]   --->   Operation 110 'zext' 'tmp_43' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%cornerColor_1_addr = getelementptr [8 x i3]* @cornerColor_1, i64 0, i64 %tmp_43" [facecube.cpp:110]   --->   Operation 111 'getelementptr' 'cornerColor_1_addr' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%cornerColor_1_load = load i3* %cornerColor_1_addr, align 1" [facecube.cpp:110]   --->   Operation 112 'load' 'cornerColor_1_load' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 113 'br' <Predicate = (tmp_58)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%cornerColor_1_load = load i3* %cornerColor_1_addr, align 1" [facecube.cpp:110]   --->   Operation 114 'load' 'cornerColor_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_11 : Operation 115 [1/1] (1.13ns)   --->   "%tmp_44 = icmp eq i3 %col1, %cornerColor_1_load" [facecube.cpp:110]   --->   Operation 115 'icmp' 'tmp_44' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %7, label %._crit_edge" [facecube.cpp:110]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%cornerColor_2_addr = getelementptr [8 x i3]* @cornerColor_2, i64 0, i64 %tmp_43" [facecube.cpp:110]   --->   Operation 117 'getelementptr' 'cornerColor_2_addr' <Predicate = (tmp_44)> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (3.25ns)   --->   "%cornerColor_2_load = load i3* %cornerColor_2_addr, align 1" [facecube.cpp:110]   --->   Operation 118 'load' 'cornerColor_2_load' <Predicate = (tmp_44)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 12 <SV = 11> <Delay = 8.16>
ST_12 : Operation 119 [1/2] (3.25ns)   --->   "%cornerColor_2_load = load i3* %cornerColor_2_addr, align 1" [facecube.cpp:110]   --->   Operation 119 'load' 'cornerColor_2_load' <Predicate = (tmp_44)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_12 : Operation 120 [1/1] (1.13ns)   --->   "%tmp_47 = icmp eq i3 %col2, %cornerColor_2_load" [facecube.cpp:110]   --->   Operation 120 'icmp' 'tmp_47' <Predicate = (tmp_44)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %_ifconv, label %._crit_edge" [facecube.cpp:110]   --->   Operation 121 'br' <Predicate = (tmp_44)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [facecube.cpp:109]   --->   Operation 122 'br' <Predicate = (!tmp_44) | (!tmp_47)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.30ns)   --->   "%tmp_i = icmp eq i4 %in_assign, 0" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 123 'icmp' 'tmp_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (1.30ns)   --->   "%tmp_i_29 = icmp eq i4 %in_assign, 1" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 124 'icmp' 'tmp_i_29' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (1.30ns)   --->   "%tmp_297_i = icmp eq i4 %in_assign, 2" [cubiecube.cpp:36->facecube.cpp:112]   --->   Operation 125 'icmp' 'tmp_297_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.30ns)   --->   "%tmp_298_i = icmp eq i4 %in_assign, 3" [cubiecube.cpp:38->facecube.cpp:112]   --->   Operation 126 'icmp' 'tmp_298_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (1.30ns)   --->   "%tmp_299_i = icmp eq i4 %in_assign, 4" [cubiecube.cpp:40->facecube.cpp:112]   --->   Operation 127 'icmp' 'tmp_299_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (1.30ns)   --->   "%tmp_300_i = icmp eq i4 %in_assign, 5" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 128 'icmp' 'tmp_300_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (1.30ns)   --->   "%tmp_301_i = icmp eq i4 %in_assign, 6" [cubiecube.cpp:44->facecube.cpp:112]   --->   Operation 129 'icmp' 'tmp_301_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_i, true" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 130 'xor' 'sel_tmp1' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_i_29, %sel_tmp1" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 131 'and' 'sel_tmp2' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp = zext i1 %sel_tmp2 to i2" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 132 'zext' 'sel_tmp' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp_17 = or i1 %sel_tmp2, %tmp_i" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 133 'or' 'tmp_17' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp3 = select i1 %tmp_17, i2 %sel_tmp, i2 -2" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 134 'select' 'sel_tmp3' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp3_cast = sext i2 %sel_tmp3 to i3" [cubiecube.cpp:34->facecube.cpp:112]   --->   Operation 135 'sext' 'sel_tmp3_cast' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_i, %tmp_i_29" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 136 'or' 'sel_tmp6_demorgan' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 137 'xor' 'sel_tmp6' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%sel_tmp7 = and i1 %tmp_297_i, %sel_tmp6" [cubiecube.cpp:36->facecube.cpp:112]   --->   Operation 138 'and' 'sel_tmp7' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.97ns)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_297_i" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 139 'or' 'sel_tmp13_demorgan' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp13_demorgan, true" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 140 'xor' 'sel_tmp4' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %tmp_298_i, %sel_tmp4" [cubiecube.cpp:38->facecube.cpp:112]   --->   Operation 141 'and' 'sel_tmp5' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8_cast = select i1 %sel_tmp5, i3 3, i3 2" [cubiecube.cpp:38->facecube.cpp:112]   --->   Operation 142 'select' 'sel_tmp8_cast' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_18 = or i1 %sel_tmp5, %sel_tmp7" [cubiecube.cpp:38->facecube.cpp:112]   --->   Operation 143 'or' 'tmp_18' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %tmp_18, i3 %sel_tmp8_cast, i3 %sel_tmp3_cast" [cubiecube.cpp:38->facecube.cpp:112]   --->   Operation 144 'select' 'sel_tmp9' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.97ns)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_298_i" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 145 'or' 'sel_tmp22_demorgan' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%sel_tmp8 = xor i1 %sel_tmp22_demorgan, true" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 146 'xor' 'sel_tmp8' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%sel_tmp10 = and i1 %tmp_299_i, %sel_tmp8" [cubiecube.cpp:40->facecube.cpp:112]   --->   Operation 147 'and' 'sel_tmp10' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.97ns)   --->   "%sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %tmp_299_i" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 148 'or' 'sel_tmp33_demorgan' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp11 = xor i1 %sel_tmp33_demorgan, true" [cubiecube.cpp:32->facecube.cpp:112]   --->   Operation 149 'xor' 'sel_tmp11' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp12 = and i1 %tmp_300_i, %sel_tmp11" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 150 'and' 'sel_tmp12' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%sel_tmp13 = select i1 %sel_tmp12, i3 -3, i3 -4" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 151 'select' 'sel_tmp13' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%tmp_19 = or i1 %sel_tmp12, %sel_tmp10" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 152 'or' 'tmp_19' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_0_i = select i1 %tmp_19, i3 %sel_tmp13, i3 %sel_tmp9" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 153 'select' 'p_0_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%tmp20 = or i1 %tmp_300_i, %tmp_301_i" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 154 'or' 'tmp20' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%sel_tmp14 = or i1 %tmp20, %sel_tmp33_demorgan" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 155 'or' 'sel_tmp14' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.98ns) (out node of the LUT)   --->   "%merge_i = select i1 %sel_tmp14, i3 %p_0_i, i3 -1" [cubiecube.cpp:42->facecube.cpp:112]   --->   Operation 156 'select' 'merge_i' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.95ns)   --->   "%tmp_57 = icmp ne i2 %ori, -1" [facecube.cpp:113]   --->   Operation 157 'icmp' 'tmp_57' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.99ns)   --->   "%tmp_25 = select i1 %tmp_57, i2 %ori, i2 %ori_1" [facecube.cpp:113]   --->   Operation 158 'select' 'tmp_25' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%ccRet_co_0_addr = getelementptr [8 x i2]* @ccRet_co_0, i64 0, i64 %tmp_20" [facecube.cpp:113]   --->   Operation 159 'getelementptr' 'ccRet_co_0_addr' <Predicate = (tmp_44 & tmp_47)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.32ns)   --->   "store i2 %tmp_25, i2* %ccRet_co_0_addr, align 1" [facecube.cpp:113]   --->   Operation 160 'store' <Predicate = (tmp_44 & tmp_47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%ccRet_cp_0_addr_1 = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp_20" [facecube.cpp:112]   --->   Operation 161 'getelementptr' 'ccRet_cp_0_addr_1' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (2.32ns)   --->   "store i3 %merge_i, i3* %ccRet_cp_0_addr_1, align 1" [facecube.cpp:112]   --->   Operation 162 'store' <Predicate = (!tmp_58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %.loopexit1" [facecube.cpp:114]   --->   Operation 163 'br' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader18" [facecube.cpp:101]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_4, %.loopexit ], [ 0, %.preheader13.preheader ]"   --->   Operation 165 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i_3, -4" [facecube.cpp:119]   --->   Operation 166 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 167 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i_3, 1" [facecube.cpp:119]   --->   Operation 168 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %12, label %.preheader.preheader" [facecube.cpp:119]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_22 = zext i4 %i_3 to i64" [facecube.cpp:121]   --->   Operation 170 'zext' 'tmp_22' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%edgeFacelet_0_addr = getelementptr [12 x i6]* @edgeFacelet_0, i64 0, i64 %tmp_22" [facecube.cpp:121]   --->   Operation 171 'getelementptr' 'edgeFacelet_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 172 [2/2] (3.25ns)   --->   "%edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2" [facecube.cpp:121]   --->   Operation 172 'load' 'edgeFacelet_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%edgeFacelet_1_addr = getelementptr [12 x i6]* @edgeFacelet_1, i64 0, i64 %tmp_22" [facecube.cpp:121]   --->   Operation 173 'getelementptr' 'edgeFacelet_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 174 [2/2] (3.25ns)   --->   "%edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1" [facecube.cpp:121]   --->   Operation 174 'load' 'edgeFacelet_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 175 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.57>
ST_15 : Operation 176 [1/2] (3.25ns)   --->   "%edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2" [facecube.cpp:121]   --->   Operation 176 'load' 'edgeFacelet_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_23 = zext i6 %edgeFacelet_0_load to i64" [facecube.cpp:121]   --->   Operation 177 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%facecube_0_f_addr = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_23" [facecube.cpp:121]   --->   Operation 178 'getelementptr' 'facecube_0_f_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [2/2] (2.32ns)   --->   "%facecube_0_f_load = load i3* %facecube_0_f_addr, align 1" [facecube.cpp:121]   --->   Operation 179 'load' 'facecube_0_f_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_15 : Operation 180 [1/2] (3.25ns)   --->   "%edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1" [facecube.cpp:121]   --->   Operation 180 'load' 'edgeFacelet_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_24 = zext i6 %edgeFacelet_1_load to i64" [facecube.cpp:121]   --->   Operation 181 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%facecube_0_f_addr_1 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_24" [facecube.cpp:121]   --->   Operation 182 'getelementptr' 'facecube_0_f_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [2/2] (2.32ns)   --->   "%facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1" [facecube.cpp:121]   --->   Operation 183 'load' 'facecube_0_f_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>

State 16 <SV = 6> <Delay = 2.32>
ST_16 : Operation 184 [1/2] (2.32ns)   --->   "%facecube_0_f_load = load i3* %facecube_0_f_addr, align 1" [facecube.cpp:121]   --->   Operation 184 'load' 'facecube_0_f_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_16 : Operation 185 [1/2] (2.32ns)   --->   "%facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1" [facecube.cpp:121]   --->   Operation 185 'load' 'facecube_0_f_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_16 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader" [facecube.cpp:120]   --->   Operation 186 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 7> <Delay = 3.25>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%j_1 = phi i4 [ 0, %.preheader.preheader ], [ %j, %._crit_edge9 ]"   --->   Operation 187 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (1.30ns)   --->   "%tmp_28 = icmp ult i4 %j_1, -4" [facecube.cpp:120]   --->   Operation 188 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 6)"   --->   Operation 189 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (1.73ns)   --->   "%j = add i4 %j_1, 1" [facecube.cpp:120]   --->   Operation 190 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %tmp_28, label %8, label %.loopexit.loopexit" [facecube.cpp:120]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_36 = zext i4 %j_1 to i64" [facecube.cpp:121]   --->   Operation 192 'zext' 'tmp_36' <Predicate = (tmp_28)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%edgeColor_0_addr = getelementptr [12 x i3]* @edgeColor_0, i64 0, i64 %tmp_36" [facecube.cpp:121]   --->   Operation 193 'getelementptr' 'edgeColor_0_addr' <Predicate = (tmp_28)> <Delay = 0.00>
ST_17 : Operation 194 [2/2] (3.25ns)   --->   "%edgeColor_0_load = load i3* %edgeColor_0_addr, align 2" [facecube.cpp:121]   --->   Operation 194 'load' 'edgeColor_0_load' <Predicate = (tmp_28)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 195 'br' <Predicate = (!tmp_28)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 4.38>
ST_18 : Operation 196 [1/2] (3.25ns)   --->   "%edgeColor_0_load = load i3* %edgeColor_0_addr, align 2" [facecube.cpp:121]   --->   Operation 196 'load' 'edgeColor_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_18 : Operation 197 [1/1] (1.13ns)   --->   "%tmp_37 = icmp eq i3 %facecube_0_f_load, %edgeColor_0_load" [facecube.cpp:121]   --->   Operation 197 'icmp' 'tmp_37' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %9, label %._crit_edge9" [facecube.cpp:121]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%edgeColor_1_addr = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_36" [facecube.cpp:121]   --->   Operation 199 'getelementptr' 'edgeColor_1_addr' <Predicate = (tmp_37)> <Delay = 0.00>
ST_18 : Operation 200 [2/2] (3.25ns)   --->   "%edgeColor_1_load = load i3* %edgeColor_1_addr, align 1" [facecube.cpp:121]   --->   Operation 200 'load' 'edgeColor_1_load' <Predicate = (tmp_37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 19 <SV = 9> <Delay = 5.14>
ST_19 : Operation 201 [1/2] (3.25ns)   --->   "%edgeColor_1_load = load i3* %edgeColor_1_addr, align 1" [facecube.cpp:121]   --->   Operation 201 'load' 'edgeColor_1_load' <Predicate = (tmp_37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_19 : Operation 202 [1/1] (1.13ns)   --->   "%tmp_40 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_1_load" [facecube.cpp:121]   --->   Operation 202 'icmp' 'tmp_40' <Predicate = (tmp_37)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %10, label %._crit_edge9" [facecube.cpp:121]   --->   Operation 203 'br' <Predicate = (tmp_37)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%edgeColor_1_addr_1 = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_36" [facecube.cpp:127]   --->   Operation 204 'getelementptr' 'edgeColor_1_addr_1' <Predicate = (!tmp_37) | (!tmp_40)> <Delay = 0.00>
ST_19 : Operation 205 [2/2] (3.25ns)   --->   "%edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1" [facecube.cpp:127]   --->   Operation 205 'load' 'edgeColor_1_load_1' <Predicate = (!tmp_37) | (!tmp_40)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_19 : Operation 206 [1/1] (1.13ns)   --->   "%tmp_42 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_0_load" [facecube.cpp:127]   --->   Operation 206 'icmp' 'tmp_42' <Predicate = (!tmp_37) | (!tmp_40)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [2/2] (5.14ns)   --->   "%tmp_45 = call fastcc zeroext i4 @convert_edge(i4 %j_1)" [facecube.cpp:123]   --->   Operation 207 'call' 'tmp_45' <Predicate = (tmp_37 & tmp_40)> <Delay = 5.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 10> <Delay = 5.36>
ST_20 : Operation 208 [1/2] (3.25ns)   --->   "%edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1" [facecube.cpp:127]   --->   Operation 208 'load' 'edgeColor_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_20 : Operation 209 [1/1] (1.13ns)   --->   "%tmp_41 = icmp eq i3 %facecube_0_f_load, %edgeColor_1_load_1" [facecube.cpp:127]   --->   Operation 209 'icmp' 'tmp_41' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_41, %tmp_42" [facecube.cpp:127]   --->   Operation 210 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %11, label %.preheader" [facecube.cpp:127]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [2/2] (5.14ns)   --->   "%tmp_46 = call fastcc zeroext i4 @convert_edge(i4 %j_1)" [facecube.cpp:129]   --->   Operation 212 'call' 'tmp_46' <Predicate = (or_cond)> <Delay = 5.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 11> <Delay = 2.32>
ST_21 : Operation 213 [1/2] (0.00ns)   --->   "%tmp_46 = call fastcc zeroext i4 @convert_edge(i4 %j_1)" [facecube.cpp:129]   --->   Operation 213 'call' 'tmp_46' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%ccRet_ep_0_addr_2 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_22" [facecube.cpp:129]   --->   Operation 214 'getelementptr' 'ccRet_ep_0_addr_2' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (2.32ns)   --->   "store i4 %tmp_46, i4* %ccRet_ep_0_addr_2, align 1" [facecube.cpp:129]   --->   Operation 215 'store' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%ccRet_eo_0_addr_1 = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_22" [facecube.cpp:130]   --->   Operation 216 'getelementptr' 'ccRet_eo_0_addr_1' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (2.32ns)   --->   "store i1 true, i1* %ccRet_eo_0_addr_1, align 1" [facecube.cpp:130]   --->   Operation 217 'store' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "br label %.loopexit" [facecube.cpp:131]   --->   Operation 218 'br' <Predicate = (tmp_28 & !tmp_37) | (tmp_28 & !tmp_40)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader13" [facecube.cpp:119]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.32>
ST_22 : Operation 220 [1/2] (0.00ns)   --->   "%tmp_45 = call fastcc zeroext i4 @convert_edge(i4 %j_1)" [facecube.cpp:123]   --->   Operation 220 'call' 'tmp_45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%ccRet_ep_0_addr_1 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_22" [facecube.cpp:123]   --->   Operation 221 'getelementptr' 'ccRet_ep_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (2.32ns)   --->   "store i4 %tmp_45, i4* %ccRet_ep_0_addr_1, align 1" [facecube.cpp:123]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%ccRet_eo_0_addr = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_22" [facecube.cpp:124]   --->   Operation 223 'getelementptr' 'ccRet_eo_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (2.32ns)   --->   "store i1 false, i1* %ccRet_eo_0_addr, align 1" [facecube.cpp:124]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "br label %.loopexit" [facecube.cpp:125]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ facecube_0_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ccRet_cp_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ccRet_ep_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cornerFacelet]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ cornerColor_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cornerColor_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ccRet_co_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ edgeFacelet_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edgeFacelet_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edgeColor_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edgeColor_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ccRet_eo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (br               ) [ 01100000000000000000000]
i                    (phi              ) [ 00100000000000000000000]
exitcond1            (icmp             ) [ 00100000000000000000000]
StgValue_26          (speclooptripcount) [ 00000000000000000000000]
i_8                  (add              ) [ 01100000000000000000000]
StgValue_28          (br               ) [ 00000000000000000000000]
tmp                  (zext             ) [ 00000000000000000000000]
ccRet_cp_0_addr      (getelementptr    ) [ 00000000000000000000000]
StgValue_31          (store            ) [ 00000000000000000000000]
StgValue_32          (br               ) [ 01100000000000000000000]
StgValue_33          (br               ) [ 00110000000000000000000]
i_1                  (phi              ) [ 00010000000000000000000]
exitcond9            (icmp             ) [ 00010000000000000000000]
StgValue_36          (speclooptripcount) [ 00000000000000000000000]
i_9                  (add              ) [ 00110000000000000000000]
StgValue_38          (br               ) [ 00000000000000000000000]
tmp_s                (zext             ) [ 00000000000000000000000]
ccRet_ep_0_addr      (getelementptr    ) [ 00000000000000000000000]
StgValue_41          (store            ) [ 00000000000000000000000]
StgValue_42          (br               ) [ 00110000000000000000000]
StgValue_43          (br               ) [ 00011111111111000000000]
i_2                  (phi              ) [ 00001000000000000000000]
exitcond8            (icmp             ) [ 00001111111111000000000]
StgValue_46          (speclooptripcount) [ 00000000000000000000000]
i_10                 (add              ) [ 00011111111111000000000]
StgValue_48          (br               ) [ 00000000000000000000000]
tmp_20               (zext             ) [ 00000111111111000000000]
tmp_20_cast          (zext             ) [ 00000000000000000000000]
tmp_30               (bitconcatenate   ) [ 00000000000000000000000]
tmp_31               (sub              ) [ 00000111000000000000000]
StgValue_53          (br               ) [ 00001111111111000000000]
StgValue_54          (br               ) [ 00001111111111111111111]
ori                  (phi              ) [ 00000111111110000000000]
tmp_21               (icmp             ) [ 00001111111111000000000]
StgValue_57          (speclooptripcount) [ 00000000000000000000000]
ori_1                (add              ) [ 00001111111111000000000]
StgValue_59          (br               ) [ 00000000000000000000000]
tmp_26_cast          (zext             ) [ 00000000000000000000000]
tmp_34               (add              ) [ 00000000000000000000000]
tmp_50_cast          (sext             ) [ 00000000000000000000000]
cornerFacelet_addr   (getelementptr    ) [ 00000010000000000000000]
cornerFacelet_load   (load             ) [ 00000000000000000000000]
tmp_27               (zext             ) [ 00000000000000000000000]
facecube_0_f_addr_2  (getelementptr    ) [ 00001101111111000000000]
facecube_0_f_load_2  (load             ) [ 00000000000000000000000]
tmp_39               (icmp             ) [ 00000000000000000000000]
tmp_48               (icmp             ) [ 00000000000000000000000]
tmp_49               (or               ) [ 00001111111111000000000]
StgValue_73          (br               ) [ 00001111111111000000000]
tmp_32_cast          (zext             ) [ 00000000000000000000000]
tmp_29               (add              ) [ 00000000000000000000000]
tmp_35               (icmp             ) [ 00000000000000000000000]
tmp_50               (xor              ) [ 00000000000000000000000]
tmp_52_cast          (sext             ) [ 00000000000000000000000]
tmp_51               (select           ) [ 00000000000000000000000]
tmp_31_cast          (zext             ) [ 00000000000000000000000]
tmp_52               (add              ) [ 00000000000000000000000]
tmp_53_cast          (sext             ) [ 00000000000000000000000]
cornerFacelet_addr_1 (getelementptr    ) [ 00000000100000000000000]
tmp_33               (add              ) [ 00000000000000000000000]
tmp_53               (icmp             ) [ 00000000000000000000000]
tmp_54               (add              ) [ 00000000000000000000000]
tmp_55               (select           ) [ 00000000000000000000000]
tmp_35_cast          (zext             ) [ 00000000000000000000000]
tmp_56               (add              ) [ 00000000000000000000000]
tmp_56_cast          (sext             ) [ 00000000000000000000000]
cornerFacelet_addr_2 (getelementptr    ) [ 00000000100000000000000]
cornerFacelet_load_1 (load             ) [ 00000000000000000000000]
tmp_32               (zext             ) [ 00000000000000000000000]
facecube_0_f_addr_3  (getelementptr    ) [ 00000000010000000000000]
cornerFacelet_load_2 (load             ) [ 00000000000000000000000]
tmp_38               (zext             ) [ 00000000000000000000000]
facecube_0_f_addr_4  (getelementptr    ) [ 00000000010000000000000]
col1                 (load             ) [ 00000000001110000000000]
col2                 (load             ) [ 00000000001110000000000]
StgValue_104         (br               ) [ 00001111111111000000000]
in_assign            (phi              ) [ 00000000001110000000000]
tmp_58               (bitselect        ) [ 00001111111111000000000]
StgValue_107         (speclooptripcount) [ 00000000000000000000000]
j_2                  (add              ) [ 00001111111111000000000]
StgValue_109         (br               ) [ 00000000000000000000000]
tmp_43               (zext             ) [ 00000000000100000000000]
cornerColor_1_addr   (getelementptr    ) [ 00000000000100000000000]
StgValue_113         (br               ) [ 00000000000000000000000]
cornerColor_1_load   (load             ) [ 00000000000000000000000]
tmp_44               (icmp             ) [ 00001111111111000000000]
StgValue_116         (br               ) [ 00000000000000000000000]
cornerColor_2_addr   (getelementptr    ) [ 00000000000010000000000]
cornerColor_2_load   (load             ) [ 00000000000000000000000]
tmp_47               (icmp             ) [ 00001111111111000000000]
StgValue_121         (br               ) [ 00000000000000000000000]
StgValue_122         (br               ) [ 00001111111111000000000]
tmp_i                (icmp             ) [ 00000000000000000000000]
tmp_i_29             (icmp             ) [ 00000000000000000000000]
tmp_297_i            (icmp             ) [ 00000000000000000000000]
tmp_298_i            (icmp             ) [ 00000000000000000000000]
tmp_299_i            (icmp             ) [ 00000000000000000000000]
tmp_300_i            (icmp             ) [ 00000000000000000000000]
tmp_301_i            (icmp             ) [ 00000000000000000000000]
sel_tmp1             (xor              ) [ 00000000000000000000000]
sel_tmp2             (and              ) [ 00000000000000000000000]
sel_tmp              (zext             ) [ 00000000000000000000000]
tmp_17               (or               ) [ 00000000000000000000000]
sel_tmp3             (select           ) [ 00000000000000000000000]
sel_tmp3_cast        (sext             ) [ 00000000000000000000000]
sel_tmp6_demorgan    (or               ) [ 00000000000000000000000]
sel_tmp6             (xor              ) [ 00000000000000000000000]
sel_tmp7             (and              ) [ 00000000000000000000000]
sel_tmp13_demorgan   (or               ) [ 00000000000000000000000]
sel_tmp4             (xor              ) [ 00000000000000000000000]
sel_tmp5             (and              ) [ 00000000000000000000000]
sel_tmp8_cast        (select           ) [ 00000000000000000000000]
tmp_18               (or               ) [ 00000000000000000000000]
sel_tmp9             (select           ) [ 00000000000000000000000]
sel_tmp22_demorgan   (or               ) [ 00000000000000000000000]
sel_tmp8             (xor              ) [ 00000000000000000000000]
sel_tmp10            (and              ) [ 00000000000000000000000]
sel_tmp33_demorgan   (or               ) [ 00000000000000000000000]
sel_tmp11            (xor              ) [ 00000000000000000000000]
sel_tmp12            (and              ) [ 00000000000000000000000]
sel_tmp13            (select           ) [ 00000000000000000000000]
tmp_19               (or               ) [ 00000000000000000000000]
p_0_i                (select           ) [ 00000000000000000000000]
tmp20                (or               ) [ 00000000000000000000000]
sel_tmp14            (or               ) [ 00000000000000000000000]
merge_i              (select           ) [ 00001111111001000000000]
tmp_57               (icmp             ) [ 00000000000000000000000]
tmp_25               (select           ) [ 00000000000000000000000]
ccRet_co_0_addr      (getelementptr    ) [ 00000000000000000000000]
StgValue_160         (store            ) [ 00000000000000000000000]
ccRet_cp_0_addr_1    (getelementptr    ) [ 00000000000000000000000]
StgValue_162         (store            ) [ 00000000000000000000000]
StgValue_163         (br               ) [ 00000000000000000000000]
StgValue_164         (br               ) [ 00011111111111000000000]
i_3                  (phi              ) [ 00000000000000100000000]
exitcond             (icmp             ) [ 00000000000000111111111]
StgValue_167         (speclooptripcount) [ 00000000000000000000000]
i_4                  (add              ) [ 00001000000000111111111]
StgValue_169         (br               ) [ 00000000000000000000000]
tmp_22               (zext             ) [ 00000000000000011111111]
edgeFacelet_0_addr   (getelementptr    ) [ 00000000000000010000000]
edgeFacelet_1_addr   (getelementptr    ) [ 00000000000000010000000]
StgValue_175         (ret              ) [ 00000000000000000000000]
edgeFacelet_0_load   (load             ) [ 00000000000000000000000]
tmp_23               (zext             ) [ 00000000000000000000000]
facecube_0_f_addr    (getelementptr    ) [ 00000000000000001000000]
edgeFacelet_1_load   (load             ) [ 00000000000000000000000]
tmp_24               (zext             ) [ 00000000000000000000000]
facecube_0_f_addr_1  (getelementptr    ) [ 00000000000000001000000]
facecube_0_f_load    (load             ) [ 00000000000000000111100]
facecube_0_f_load_1  (load             ) [ 00000000000000000111100]
StgValue_186         (br               ) [ 00000000000000111111111]
j_1                  (phi              ) [ 00000000000000000111111]
tmp_28               (icmp             ) [ 00000000000000111111111]
StgValue_189         (speclooptripcount) [ 00000000000000000000000]
j                    (add              ) [ 00000000000000111111111]
StgValue_191         (br               ) [ 00000000000000000000000]
tmp_36               (zext             ) [ 00000000000000000011000]
edgeColor_0_addr     (getelementptr    ) [ 00000000000000000010000]
StgValue_195         (br               ) [ 00000000000000000000000]
edgeColor_0_load     (load             ) [ 00000000000000000001000]
tmp_37               (icmp             ) [ 00000000000000111111111]
StgValue_198         (br               ) [ 00000000000000000000000]
edgeColor_1_addr     (getelementptr    ) [ 00000000000000000001000]
edgeColor_1_load     (load             ) [ 00000000000000000000000]
tmp_40               (icmp             ) [ 00000000000000111111111]
StgValue_203         (br               ) [ 00000000000000000000000]
edgeColor_1_addr_1   (getelementptr    ) [ 00000000000000000000100]
tmp_42               (icmp             ) [ 00000000000000000000100]
edgeColor_1_load_1   (load             ) [ 00000000000000000000000]
tmp_41               (icmp             ) [ 00000000000000000000000]
or_cond              (and              ) [ 00000000000000111111111]
StgValue_211         (br               ) [ 00000000000000111111111]
tmp_46               (call             ) [ 00000000000000000000000]
ccRet_ep_0_addr_2    (getelementptr    ) [ 00000000000000000000000]
StgValue_215         (store            ) [ 00000000000000000000000]
ccRet_eo_0_addr_1    (getelementptr    ) [ 00000000000000000000000]
StgValue_217         (store            ) [ 00000000000000000000000]
StgValue_218         (br               ) [ 00000000000000000000000]
StgValue_219         (br               ) [ 00001000000000111111111]
tmp_45               (call             ) [ 00000000000000000000000]
ccRet_ep_0_addr_1    (getelementptr    ) [ 00000000000000000000000]
StgValue_222         (store            ) [ 00000000000000000000000]
ccRet_eo_0_addr      (getelementptr    ) [ 00000000000000000000000]
StgValue_224         (store            ) [ 00000000000000000000000]
StgValue_225         (br               ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="facecube_0_f">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="facecube_0_f"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ccRet_cp_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ccRet_cp_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ccRet_ep_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ccRet_ep_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cornerFacelet">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cornerFacelet"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cornerColor_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cornerColor_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cornerColor_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cornerColor_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ccRet_co_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ccRet_co_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="edgeFacelet_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edgeFacelet_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="edgeFacelet_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edgeFacelet_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="edgeColor_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edgeColor_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="edgeColor_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edgeColor_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ccRet_eo_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ccRet_eo_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_edge"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="ccRet_cp_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_cp_0_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 StgValue_162/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ccRet_ep_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_ep_0_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/3 StgValue_215/21 StgValue_222/22 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cornerFacelet_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerFacelet_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cornerFacelet_load/5 cornerFacelet_load_1/7 cornerFacelet_load_2/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="facecube_0_f_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="facecube_0_f_addr_2/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
<pin id="186" dir="1" index="7" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="facecube_0_f_load_2/6 col1/8 col2/8 facecube_0_f_load/15 facecube_0_f_load_1/15 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cornerFacelet_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerFacelet_addr_1/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cornerFacelet_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerFacelet_addr_2/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="facecube_0_f_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="facecube_0_f_addr_3/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="facecube_0_f_addr_4_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="facecube_0_f_addr_4/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cornerColor_1_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerColor_1_addr/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cornerColor_1_load/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cornerColor_2_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="1"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerColor_2_addr/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cornerColor_2_load/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ccRet_co_0_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="8"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_co_0_addr/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_160_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ccRet_cp_0_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="9"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_cp_0_addr_1/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="edgeFacelet_0_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeFacelet_0_addr/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edgeFacelet_0_load/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="edgeFacelet_1_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeFacelet_1_addr/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edgeFacelet_1_load/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="facecube_0_f_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="facecube_0_f_addr/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="facecube_0_f_addr_1_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="facecube_0_f_addr_1/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="edgeColor_0_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeColor_0_addr/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edgeColor_0_load/17 "/>
</bind>
</comp>

<comp id="290" class="1004" name="edgeColor_1_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="1"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeColor_1_addr/18 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edgeColor_1_load/18 edgeColor_1_load_1/19 "/>
</bind>
</comp>

<comp id="303" class="1004" name="edgeColor_1_addr_1_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="2"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeColor_1_addr_1/19 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ccRet_ep_0_addr_2_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="7"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_ep_0_addr_2/21 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ccRet_eo_0_addr_1_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="7"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_eo_0_addr_1/21 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/21 StgValue_224/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ccRet_ep_0_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="6"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_ep_0_addr_1/22 "/>
</bind>
</comp>

<comp id="341" class="1004" name="ccRet_eo_0_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="6"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ccRet_eo_0_addr/22 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_1_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_2_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="383" class="1005" name="ori_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ori (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="ori_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ori/5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="in_assign_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_assign (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="in_assign_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_assign/10 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_3_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/14 "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_1_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/17 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_convert_edge_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="2"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_45/19 tmp_46/20 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="2"/>
<pin id="439" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col1 facecube_0_f_load "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="3"/>
<pin id="444" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="col2 facecube_0_f_load_1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="i_8_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="exitcond9_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="i_9_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_s_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="exitcond8_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="i_10_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_20_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_20_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_30_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_31_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_21_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="ori_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ori_1/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_26_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_34_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="0" index="1" bw="2" slack="0"/>
<pin id="534" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_50_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50_cast/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_27_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_39_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_48_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_49_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_32_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="2"/>
<pin id="566" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_29_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_35_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_50_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="2"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_52_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_52_cast/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_51_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="0"/>
<pin id="594" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_31_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_52_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="3"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_53_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_33_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_53_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_54_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_55_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="0" index="2" bw="3" slack="0"/>
<pin id="634" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_35_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_56_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="6" slack="3"/>
<pin id="645" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_56_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_32_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_38_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_58_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="0" index="2" bw="3" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="j_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_43_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_44_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="2"/>
<pin id="683" dir="0" index="1" bw="3" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_47_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="3"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_i_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="2"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_i_29_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="2"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_29/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_297_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="2"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_297_i/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_298_i_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="2"/>
<pin id="713" dir="0" index="1" bw="3" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_298_i/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_299_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="2"/>
<pin id="719" dir="0" index="1" bw="4" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_299_i/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_300_i_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="2"/>
<pin id="725" dir="0" index="1" bw="4" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_300_i/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_301_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="2"/>
<pin id="731" dir="0" index="1" bw="4" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_301_i/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sel_tmp1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sel_tmp2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sel_tmp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_17_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sel_tmp3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="2" slack="0"/>
<pin id="761" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/12 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sel_tmp3_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="0"/>
<pin id="767" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp3_cast/12 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sel_tmp6_demorgan_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sel_tmp6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/12 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sel_tmp7_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sel_tmp13_demorgan_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sel_tmp4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sel_tmp5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sel_tmp8_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="3" slack="0"/>
<pin id="808" dir="0" index="2" bw="3" slack="0"/>
<pin id="809" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8_cast/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_18_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sel_tmp9_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="0" index="2" bw="2" slack="0"/>
<pin id="823" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/12 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sel_tmp22_demorgan_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp22_demorgan/12 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sel_tmp8_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sel_tmp10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sel_tmp33_demorgan_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp33_demorgan/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sel_tmp11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp11/12 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sel_tmp12_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sel_tmp13_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="3" slack="0"/>
<pin id="866" dir="0" index="2" bw="3" slack="0"/>
<pin id="867" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/12 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_19_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_0_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="3" slack="0"/>
<pin id="880" dir="0" index="2" bw="3" slack="0"/>
<pin id="881" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp20_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp20/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sel_tmp14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14/12 "/>
</bind>
</comp>

<comp id="897" class="1004" name="merge_i_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="3" slack="0"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/12 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_57_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="7"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_25_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="7"/>
<pin id="914" dir="0" index="2" bw="2" slack="7"/>
<pin id="915" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="exitcond_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="3" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="925" class="1004" name="i_4_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_22_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_23_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="0"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_24_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_28_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="3" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="953" class="1004" name="j_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/17 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_36_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_37_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="2"/>
<pin id="966" dir="0" index="1" bw="3" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/18 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_40_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="3"/>
<pin id="972" dir="0" index="1" bw="3" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/19 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_42_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="3" slack="3"/>
<pin id="978" dir="0" index="1" bw="3" slack="1"/>
<pin id="979" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/19 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_41_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="4"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/20 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_cond_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="1"/>
<pin id="990" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/20 "/>
</bind>
</comp>

<comp id="995" class="1005" name="i_8_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="0"/>
<pin id="997" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="i_9_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="0"/>
<pin id="1005" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_10_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="4" slack="0"/>
<pin id="1013" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_20_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="8"/>
<pin id="1018" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_31_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="1"/>
<pin id="1024" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_21_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="2"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="ori_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="0"/>
<pin id="1035" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ori_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="cornerFacelet_addr_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1041" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cornerFacelet_addr "/>
</bind>
</comp>

<comp id="1044" class="1005" name="facecube_0_f_addr_2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="1"/>
<pin id="1046" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="facecube_0_f_addr_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="cornerFacelet_addr_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="1"/>
<pin id="1054" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cornerFacelet_addr_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="cornerFacelet_addr_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="5" slack="1"/>
<pin id="1059" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cornerFacelet_addr_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="facecube_0_f_addr_3_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="1"/>
<pin id="1064" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="facecube_0_f_addr_3 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="facecube_0_f_addr_4_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="facecube_0_f_addr_4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_58_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="3"/>
<pin id="1074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="j_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="0"/>
<pin id="1078" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_43_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="1"/>
<pin id="1083" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="cornerColor_1_addr_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="1"/>
<pin id="1088" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cornerColor_1_addr "/>
</bind>
</comp>

<comp id="1091" class="1005" name="tmp_44_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="cornerColor_2_addr_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="1"/>
<pin id="1097" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cornerColor_2_addr "/>
</bind>
</comp>

<comp id="1103" class="1005" name="merge_i_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="1"/>
<pin id="1105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="1111" class="1005" name="i_4_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="4" slack="0"/>
<pin id="1113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_22_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="6"/>
<pin id="1118" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="edgeFacelet_0_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="4" slack="1"/>
<pin id="1126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeFacelet_0_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="edgeFacelet_1_addr_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="1"/>
<pin id="1131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeFacelet_1_addr "/>
</bind>
</comp>

<comp id="1134" class="1005" name="facecube_0_f_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="1"/>
<pin id="1136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="facecube_0_f_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="facecube_0_f_addr_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="1"/>
<pin id="1141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="facecube_0_f_addr_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_28_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="4"/>
<pin id="1146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="j_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="4" slack="0"/>
<pin id="1150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_36_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="1"/>
<pin id="1155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="edgeColor_0_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="4" slack="1"/>
<pin id="1161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeColor_0_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="edgeColor_0_load_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="3" slack="1"/>
<pin id="1166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="edgeColor_0_load "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_37_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="edgeColor_1_addr_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="1"/>
<pin id="1175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeColor_1_addr "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_40_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="2"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="edgeColor_1_addr_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeColor_1_addr_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_42_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="92" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="434"><net_src comp="430" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="418" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="142" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="142" pin="7"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="142" pin="7"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="142" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="354" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="354" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="354" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="468"><net_src comp="365" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="365" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="365" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="485"><net_src comp="376" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="26" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="376" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="376" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="376" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="376" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="44" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="387" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="46" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="387" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="387" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="544"><net_src comp="129" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="550"><net_src comp="142" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="142" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="383" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="383" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="574" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="568" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="616"><net_src comp="564" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="564" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="618" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="612" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="655"><net_src comp="129" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="660"><net_src comp="129" pin="7"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="399" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="68" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="399" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="32" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="399" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="685"><net_src comp="437" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="195" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="442" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="208" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="395" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="24" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="395" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="32" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="395" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="395" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="395" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="76" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="395" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="78" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="395" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="80" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="693" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="82" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="699" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="741" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="693" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="747" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="60" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="693" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="699" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="82" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="705" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="769" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="705" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="82" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="711" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="56" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="62" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="799" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="781" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="805" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="765" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="787" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="711" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="82" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="717" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="827" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="717" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="82" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="723" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="851" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="84" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="86" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="857" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="839" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="863" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="819" pin="3"/><net_sink comp="877" pin=2"/></net>

<net id="889"><net_src comp="723" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="729" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="845" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="891" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="877" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="64" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="383" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="46" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="383" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="911" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="923"><net_src comp="411" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="38" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="411" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="32" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="411" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="940"><net_src comp="242" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="945"><net_src comp="255" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="951"><net_src comp="422" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="38" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="422" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="32" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="422" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="968"><net_src comp="437" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="284" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="442" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="297" pin="3"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="442" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="437" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="297" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="998"><net_src comp="453" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1006"><net_src comp="470" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1014"><net_src comp="487" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1019"><net_src comp="493" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1025"><net_src comp="509" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1032"><net_src comp="515" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="521" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1042"><net_src comp="122" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1047"><net_src comp="135" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1055"><net_src comp="148" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1060"><net_src comp="156" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1065"><net_src comp="168" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1070"><net_src comp="176" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1075"><net_src comp="662" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="670" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1084"><net_src comp="676" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1089"><net_src comp="188" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1094"><net_src comp="681" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="201" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1106"><net_src comp="897" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1114"><net_src comp="925" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1119"><net_src comp="931" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1123"><net_src comp="1116" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1127"><net_src comp="235" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1132"><net_src comp="248" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1137"><net_src comp="261" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1142"><net_src comp="269" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1147"><net_src comp="947" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="953" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1156"><net_src comp="959" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1162"><net_src comp="277" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1167"><net_src comp="284" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1172"><net_src comp="964" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="290" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1181"><net_src comp="970" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="303" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1190"><net_src comp="976" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="987" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ccRet_cp_0 | {2 13 }
	Port: ccRet_ep_0 | {3 21 22 }
	Port: ccRet_co_0 | {12 }
	Port: ccRet_eo_0 | {21 22 }
 - Input state : 
	Port: toCubieCube : facecube_0_f | {6 7 8 9 15 16 }
	Port: toCubieCube : cornerFacelet | {5 6 7 8 }
	Port: toCubieCube : cornerColor_1 | {10 11 }
	Port: toCubieCube : cornerColor_2 | {11 12 }
	Port: toCubieCube : edgeFacelet_0 | {14 15 }
	Port: toCubieCube : edgeFacelet_1 | {14 15 }
	Port: toCubieCube : edgeColor_0 | {17 18 }
	Port: toCubieCube : edgeColor_1 | {18 19 20 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_8 : 1
		StgValue_28 : 2
		tmp : 1
		ccRet_cp_0_addr : 2
		StgValue_31 : 3
	State 3
		exitcond9 : 1
		i_9 : 1
		StgValue_38 : 2
		tmp_s : 1
		ccRet_ep_0_addr : 2
		StgValue_41 : 3
	State 4
		exitcond8 : 1
		i_10 : 1
		StgValue_48 : 2
		tmp_20 : 1
		tmp_20_cast : 1
		tmp_30 : 1
		tmp_31 : 2
	State 5
		tmp_21 : 1
		ori_1 : 1
		StgValue_59 : 2
		tmp_26_cast : 1
		tmp_34 : 2
		tmp_50_cast : 3
		cornerFacelet_addr : 4
		cornerFacelet_load : 5
	State 6
		tmp_27 : 1
		facecube_0_f_addr_2 : 2
		facecube_0_f_load_2 : 3
	State 7
		tmp_39 : 1
		tmp_48 : 1
		tmp_49 : 2
		StgValue_73 : 2
		tmp_29 : 1
		tmp_35 : 2
		tmp_51 : 3
		tmp_31_cast : 4
		tmp_52 : 5
		tmp_53_cast : 6
		cornerFacelet_addr_1 : 7
		cornerFacelet_load_1 : 8
		tmp_33 : 1
		tmp_53 : 2
		tmp_54 : 1
		tmp_55 : 3
		tmp_35_cast : 4
		tmp_56 : 5
		tmp_56_cast : 6
		cornerFacelet_addr_2 : 7
		cornerFacelet_load_2 : 8
	State 8
		tmp_32 : 1
		facecube_0_f_addr_3 : 2
		col1 : 3
		tmp_38 : 1
		facecube_0_f_addr_4 : 2
		col2 : 3
	State 9
	State 10
		tmp_58 : 1
		j_2 : 1
		StgValue_109 : 2
		tmp_43 : 1
		cornerColor_1_addr : 2
		cornerColor_1_load : 3
	State 11
		tmp_44 : 1
		StgValue_116 : 2
		cornerColor_2_load : 1
	State 12
		tmp_47 : 1
		StgValue_121 : 2
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp : 1
		tmp_17 : 1
		sel_tmp3 : 1
		sel_tmp3_cast : 2
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp13_demorgan : 1
		sel_tmp4 : 1
		sel_tmp5 : 1
		sel_tmp8_cast : 1
		tmp_18 : 1
		sel_tmp9 : 1
		sel_tmp22_demorgan : 1
		sel_tmp8 : 1
		sel_tmp10 : 1
		sel_tmp33_demorgan : 1
		sel_tmp11 : 1
		sel_tmp12 : 1
		sel_tmp13 : 1
		tmp_19 : 1
		p_0_i : 1
		tmp20 : 1
		sel_tmp14 : 1
		merge_i : 2
		tmp_25 : 1
		StgValue_160 : 2
	State 13
		StgValue_162 : 1
	State 14
		exitcond : 1
		i_4 : 1
		StgValue_169 : 2
		tmp_22 : 1
		edgeFacelet_0_addr : 2
		edgeFacelet_0_load : 3
		edgeFacelet_1_addr : 2
		edgeFacelet_1_load : 3
	State 15
		tmp_23 : 1
		facecube_0_f_addr : 2
		facecube_0_f_load : 3
		tmp_24 : 1
		facecube_0_f_addr_1 : 2
		facecube_0_f_load_1 : 3
	State 16
	State 17
		tmp_28 : 1
		j : 1
		StgValue_191 : 2
		tmp_36 : 1
		edgeColor_0_addr : 2
		edgeColor_0_load : 3
	State 18
		tmp_37 : 1
		StgValue_198 : 2
		edgeColor_1_load : 1
	State 19
		tmp_40 : 1
		StgValue_203 : 2
		edgeColor_1_load_1 : 1
	State 20
		tmp_41 : 1
		or_cond : 2
		StgValue_211 : 2
	State 21
		StgValue_215 : 1
		StgValue_217 : 1
	State 22
		StgValue_222 : 1
		StgValue_224 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_447     |    0    |    0    |    9    |
|          |      exitcond9_fu_464     |    0    |    0    |    9    |
|          |      exitcond8_fu_481     |    0    |    0    |    9    |
|          |       tmp_21_fu_515       |    0    |    0    |    8    |
|          |       tmp_39_fu_546       |    0    |    0    |    9    |
|          |       tmp_48_fu_552       |    0    |    0    |    9    |
|          |       tmp_35_fu_574       |    0    |    0    |    9    |
|          |       tmp_53_fu_618       |    0    |    0    |    9    |
|          |       tmp_44_fu_681       |    0    |    0    |    9    |
|          |       tmp_47_fu_687       |    0    |    0    |    9    |
|          |        tmp_i_fu_693       |    0    |    0    |    9    |
|   icmp   |      tmp_i_29_fu_699      |    0    |    0    |    9    |
|          |      tmp_297_i_fu_705     |    0    |    0    |    9    |
|          |      tmp_298_i_fu_711     |    0    |    0    |    9    |
|          |      tmp_299_i_fu_717     |    0    |    0    |    9    |
|          |      tmp_300_i_fu_723     |    0    |    0    |    9    |
|          |      tmp_301_i_fu_729     |    0    |    0    |    9    |
|          |       tmp_57_fu_905       |    0    |    0    |    8    |
|          |      exitcond_fu_919      |    0    |    0    |    9    |
|          |       tmp_28_fu_947       |    0    |    0    |    9    |
|          |       tmp_37_fu_964       |    0    |    0    |    9    |
|          |       tmp_40_fu_970       |    0    |    0    |    9    |
|          |       tmp_42_fu_976       |    0    |    0    |    9    |
|          |       tmp_41_fu_981       |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |         i_8_fu_453        |    0    |    0    |    13   |
|          |         i_9_fu_470        |    0    |    0    |    13   |
|          |        i_10_fu_487        |    0    |    0    |    13   |
|          |        ori_1_fu_521       |    0    |    0    |    10   |
|          |       tmp_34_fu_531       |    0    |    0    |    15   |
|          |       tmp_29_fu_568       |    0    |    0    |    10   |
|    add   |       tmp_52_fu_602       |    0    |    0    |    15   |
|          |       tmp_33_fu_612       |    0    |    0    |    12   |
|          |       tmp_54_fu_624       |    0    |    0    |    10   |
|          |       tmp_56_fu_642       |    0    |    0    |    15   |
|          |         j_2_fu_670        |    0    |    0    |    13   |
|          |         i_4_fu_925        |    0    |    0    |    13   |
|          |          j_fu_953         |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   call   |  grp_convert_edge_fu_430  |  2.1002 |    8    |   126   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_51_fu_590       |    0    |    0    |    3    |
|          |       tmp_55_fu_630       |    0    |    0    |    3    |
|          |      sel_tmp3_fu_757      |    0    |    0    |    2    |
|          |    sel_tmp8_cast_fu_805   |    0    |    0    |    3    |
|  select  |      sel_tmp9_fu_819      |    0    |    0    |    3    |
|          |      sel_tmp13_fu_863     |    0    |    0    |    3    |
|          |        p_0_i_fu_877       |    0    |    0    |    3    |
|          |       merge_i_fu_897      |    0    |    0    |    3    |
|          |       tmp_25_fu_911       |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_49_fu_558       |    0    |    0    |    2    |
|          |       tmp_17_fu_751       |    0    |    0    |    2    |
|          |  sel_tmp6_demorgan_fu_769 |    0    |    0    |    2    |
|          | sel_tmp13_demorgan_fu_787 |    0    |    0    |    2    |
|    or    |       tmp_18_fu_813       |    0    |    0    |    2    |
|          | sel_tmp22_demorgan_fu_827 |    0    |    0    |    2    |
|          | sel_tmp33_demorgan_fu_845 |    0    |    0    |    2    |
|          |       tmp_19_fu_871       |    0    |    0    |    2    |
|          |        tmp20_fu_885       |    0    |    0    |    2    |
|          |      sel_tmp14_fu_891     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    sub   |       tmp_31_fu_509       |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_50_fu_580       |    0    |    0    |    2    |
|          |      sel_tmp1_fu_735      |    0    |    0    |    2    |
|    xor   |      sel_tmp6_fu_775      |    0    |    0    |    2    |
|          |      sel_tmp4_fu_793      |    0    |    0    |    2    |
|          |      sel_tmp8_fu_833      |    0    |    0    |    2    |
|          |      sel_tmp11_fu_851     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp2_fu_741      |    0    |    0    |    2    |
|          |      sel_tmp7_fu_781      |    0    |    0    |    2    |
|    and   |      sel_tmp5_fu_799      |    0    |    0    |    2    |
|          |      sel_tmp10_fu_839     |    0    |    0    |    2    |
|          |      sel_tmp12_fu_857     |    0    |    0    |    2    |
|          |       or_cond_fu_987      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_459        |    0    |    0    |    0    |
|          |        tmp_s_fu_476       |    0    |    0    |    0    |
|          |       tmp_20_fu_493       |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_497    |    0    |    0    |    0    |
|          |     tmp_26_cast_fu_527    |    0    |    0    |    0    |
|          |       tmp_27_fu_541       |    0    |    0    |    0    |
|          |     tmp_32_cast_fu_564    |    0    |    0    |    0    |
|          |     tmp_31_cast_fu_598    |    0    |    0    |    0    |
|   zext   |     tmp_35_cast_fu_638    |    0    |    0    |    0    |
|          |       tmp_32_fu_652       |    0    |    0    |    0    |
|          |       tmp_38_fu_657       |    0    |    0    |    0    |
|          |       tmp_43_fu_676       |    0    |    0    |    0    |
|          |       sel_tmp_fu_747      |    0    |    0    |    0    |
|          |       tmp_22_fu_931       |    0    |    0    |    0    |
|          |       tmp_23_fu_937       |    0    |    0    |    0    |
|          |       tmp_24_fu_942       |    0    |    0    |    0    |
|          |       tmp_36_fu_959       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       tmp_30_fu_501       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_50_cast_fu_536    |    0    |    0    |    0    |
|          |     tmp_52_cast_fu_586    |    0    |    0    |    0    |
|   sext   |     tmp_53_cast_fu_607    |    0    |    0    |    0    |
|          |     tmp_56_cast_fu_647    |    0    |    0    |    0    |
|          |    sel_tmp3_cast_fu_765   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|       tmp_58_fu_662       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  2.1002 |    8    |   589   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| cornerColor_1_addr_reg_1086 |    3   |
| cornerColor_2_addr_reg_1095 |    3   |
|cornerFacelet_addr_1_reg_1052|    5   |
|cornerFacelet_addr_2_reg_1057|    5   |
| cornerFacelet_addr_reg_1039 |    5   |
|  edgeColor_0_addr_reg_1159  |    4   |
|  edgeColor_0_load_reg_1164  |    3   |
| edgeColor_1_addr_1_reg_1182 |    4   |
|  edgeColor_1_addr_reg_1173  |    4   |
| edgeFacelet_0_addr_reg_1124 |    4   |
| edgeFacelet_1_addr_reg_1129 |    4   |
| facecube_0_f_addr_1_reg_1139|    6   |
| facecube_0_f_addr_2_reg_1044|    6   |
| facecube_0_f_addr_3_reg_1062|    6   |
| facecube_0_f_addr_4_reg_1067|    6   |
|  facecube_0_f_addr_reg_1134 |    6   |
|        i_10_reg_1011        |    4   |
|         i_1_reg_361         |    4   |
|         i_2_reg_372         |    4   |
|         i_3_reg_407         |    4   |
|         i_4_reg_1111        |    4   |
|         i_8_reg_995         |    4   |
|         i_9_reg_1003        |    4   |
|          i_reg_350          |    4   |
|      in_assign_reg_395      |    4   |
|         j_1_reg_418         |    4   |
|         j_2_reg_1076        |    4   |
|          j_reg_1148         |    4   |
|       merge_i_reg_1103      |    3   |
|        ori_1_reg_1033       |    2   |
|         ori_reg_383         |    2   |
|           reg_437           |    3   |
|           reg_442           |    3   |
|       tmp_20_reg_1016       |   64   |
|       tmp_21_reg_1029       |    1   |
|       tmp_22_reg_1116       |   64   |
|       tmp_28_reg_1144       |    1   |
|       tmp_31_reg_1022       |    6   |
|       tmp_36_reg_1153       |   64   |
|       tmp_37_reg_1169       |    1   |
|       tmp_40_reg_1178       |    1   |
|       tmp_42_reg_1187       |    1   |
|       tmp_43_reg_1081       |   64   |
|       tmp_44_reg_1091       |    1   |
|       tmp_58_reg_1072       |    1   |
+-----------------------------+--------+
|            Total            |   404  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_101 |  p1  |   2  |   3  |    6   ||    9    |
| grp_access_fu_115 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_115 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_129 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_142 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_195 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_297 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_326 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_326 |  p1  |   2  |   1  |    2   |
|    ori_reg_383    |  p0  |   2  |   2  |    4   ||    9    |
| in_assign_reg_395 |  p0  |   2  |   4  |    8   ||    9    |
|    j_1_reg_418    |  p0  |   2  |   4  |    8   ||    9    |
|      reg_437      |  p0  |   2  |   3  |    6   ||    9    |
|      reg_442      |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  || 37.6522 ||   246   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    8   |   589  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   37   |    -   |   246  |
|  Register |    -   |   404  |    -   |
+-----------+--------+--------+--------+
|   Total   |   39   |   412  |   835  |
+-----------+--------+--------+--------+
