#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000159313e02c0 .scope module, "alu_int_tb" "alu_int_tb" 2 5;
 .timescale -9 -12;
P_00000159313ddde0 .param/l "CLK_PERIOD" 1 2 8, +C4<00000000000000000000000000001010>;
v000001593144aef0_0 .var "ALU_OP_test", 4 0;
v0000015931449cd0_0 .var "OP1_test", 31 0;
v0000015931449190_0 .var "OP2_test", 31 0;
v000001593144a270_0 .net "RESULT_test", 31 0, v00000159313d9050_0;  1 drivers
v000001593144aa90_0 .net "SIGN_BIT_test", 0 0, L_000001593144ae50;  1 drivers
v000001593144a630_0 .net "SLTU_BIT_test", 0 0, L_000001593144a1d0;  1 drivers
v0000015931449d70_0 .net "ZERO_test", 0 0, L_00000159313d7660;  1 drivers
v000001593144a6d0_0 .var "clk", 0 0;
S_00000159313ec7a0 .scope module, "uut" "alu_int" 2 19, 3 1 0, S_00000159313e02c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OP1";
    .port_info 1 /INPUT 32 "OP2";
    .port_info 2 /INPUT 5 "ALU_OP";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /OUTPUT 1 "SIGN_BIT";
    .port_info 6 /OUTPUT 1 "SLTU_BIT";
L_00000159313d7900 .functor BUFZ 32, v0000015931449190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000159313d72e0 .functor AND 32, v0000015931449cd0_0, v0000015931449190_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000159313d7970 .functor OR 32, v0000015931449cd0_0, v0000015931449190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000159313d7740 .functor XOR 32, v0000015931449cd0_0, v0000015931449190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000159313d7660 .functor NOT 1, L_000001593144ab30, C4<0>, C4<0>, C4<0>;
v00000159313d8830_0 .net "ADD", 31 0, L_00000159314492d0;  1 drivers
v00000159313d8ab0_0 .net "ALU_OP", 4 0, v000001593144aef0_0;  1 drivers
v00000159313d8970_0 .net "AND", 31 0, L_00000159313d72e0;  1 drivers
v00000159313d8a10_0 .net "FORWARD", 31 0, L_00000159313d7900;  1 drivers
v00000159313d88d0_0 .net "OP1", 31 0, v0000015931449cd0_0;  1 drivers
v00000159313d83d0_0 .net "OP2", 31 0, v0000015931449190_0;  1 drivers
v00000159313d8fb0_0 .net "OR", 31 0, L_00000159313d7970;  1 drivers
v00000159313d9050_0 .var "RESULT", 31 0;
v00000159313d8b50_0 .net "SIGN_BIT", 0 0, L_000001593144ae50;  alias, 1 drivers
v00000159313d8c90_0 .net "SLL", 31 0, L_000001593144a310;  1 drivers
v00000159313d8dd0_0 .net "SLT", 31 0, L_0000015931449230;  1 drivers
v00000159313d90f0_0 .net "SLTU", 31 0, L_0000015931449690;  1 drivers
v00000159313d9190_0 .net "SLTU_BIT", 0 0, L_000001593144a1d0;  alias, 1 drivers
v00000159314490f0_0 .net "SRA", 31 0, L_0000015931449870;  1 drivers
v000001593144a770_0 .net "SRL", 31 0, L_000001593144adb0;  1 drivers
v000001593144a810_0 .net "XOR", 31 0, L_00000159313d7740;  1 drivers
v000001593144a590_0 .net "ZERO", 0 0, L_00000159313d7660;  alias, 1 drivers
v000001593144ad10_0 .net *"_ivl_16", 0 0, L_0000015931449c30;  1 drivers
L_000001593144b0b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001593144abd0_0 .net/2u *"_ivl_18", 31 0, L_000001593144b0b8;  1 drivers
L_000001593144b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001593144a4f0_0 .net/2u *"_ivl_20", 31 0, L_000001593144b100;  1 drivers
v000001593144a8b0_0 .net *"_ivl_24", 0 0, L_0000015931449f50;  1 drivers
L_000001593144b148 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001593144a950_0 .net/2u *"_ivl_26", 31 0, L_000001593144b148;  1 drivers
L_000001593144b190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001593144a9f0_0 .net/2u *"_ivl_28", 31 0, L_000001593144b190;  1 drivers
v000001593144ac70_0 .net *"_ivl_33", 0 0, L_000001593144ab30;  1 drivers
E_00000159313ddfa0/0 .event anyedge, v00000159313d8ab0_0, v00000159313d8830_0, v00000159313d8c90_0, v00000159313d8dd0_0;
E_00000159313ddfa0/1 .event anyedge, v00000159313d90f0_0, v000001593144a810_0, v000001593144a770_0, v00000159314490f0_0;
E_00000159313ddfa0/2 .event anyedge, v00000159313d8fb0_0, v00000159313d8970_0, v00000159313d8a10_0;
E_00000159313ddfa0 .event/or E_00000159313ddfa0/0, E_00000159313ddfa0/1, E_00000159313ddfa0/2;
L_00000159314492d0 .arith/sum 32, v0000015931449cd0_0, v0000015931449190_0;
L_000001593144a310 .shift/l 32, v0000015931449cd0_0, v0000015931449190_0;
L_000001593144adb0 .shift/r 32, v0000015931449cd0_0, v0000015931449190_0;
L_0000015931449870 .shift/r 32, v0000015931449cd0_0, v0000015931449190_0;
L_0000015931449c30 .cmp/gt.s 32, v0000015931449190_0, v0000015931449cd0_0;
L_0000015931449230 .functor MUXZ 32, L_000001593144b100, L_000001593144b0b8, L_0000015931449c30, C4<>;
L_0000015931449f50 .cmp/gt 32, v0000015931449190_0, v0000015931449cd0_0;
L_0000015931449690 .functor MUXZ 32, L_000001593144b190, L_000001593144b148, L_0000015931449f50, C4<>;
L_000001593144ab30 .reduce/or v00000159313d9050_0;
L_000001593144ae50 .part v00000159313d9050_0, 31, 1;
L_000001593144a1d0 .part L_0000015931449690, 0, 1;
    .scope S_00000159313ec7a0;
T_0 ;
    %wait E_00000159313ddfa0;
    %load/vec4 v00000159313d8ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v00000159313d8830_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v00000159313d8c90_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v00000159313d8dd0_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v00000159313d90f0_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001593144a810_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001593144a770_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v00000159314490f0_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v00000159313d8fb0_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v00000159313d8970_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v00000159313d8a10_0;
    %assign/vec4 v00000159313d9050_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000159313e02c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001593144a6d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000159313e02c0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001593144a6d0_0;
    %inv;
    %assign/vec4 v000001593144a6d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000159313e02c0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001593144aef0_0, 0, 5;
T_3.0 ;
    %load/vec4 v000001593144aef0_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015931449cd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000015931449cd0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015931449190_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000015931449190_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_3.5, 5;
    %delay 50000, 0;
    %vpi_call 2 43 "$display", "ALU Operation: %d, OP1: %h, OP2: %h", v000001593144aef0_0, v0000015931449cd0_0, v0000015931449190_0 {0 0 0};
    %vpi_call 2 44 "$display", "Result: %h", v000001593144a270_0 {0 0 0};
    %vpi_call 2 45 "$display", "ZERO Flag: %b", v0000015931449d70_0 {0 0 0};
    %vpi_call 2 46 "$display", "SIGN Bit: %b", v000001593144aa90_0 {0 0 0};
    %vpi_call 2 47 "$display", "SLTU Bit: %b", v000001593144a630_0 {0 0 0};
    %load/vec4 v0000015931449190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015931449190_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %load/vec4 v0000015931449cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015931449cd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v000001593144aef0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001593144aef0_0, 0, 5;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_test.v";
    "./../../code/alu_int/alu_int.v";
