# generated on Thu May 25 16:53:11 2017
# Top Cell: Adder

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.113  |   N/A   |  9.113  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|    9    |   N/A   |    9    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.549%
------------------------------------------------------------
