# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do trca_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ahmad/Desktop/sum project vhdl/sumpro/HA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:00 on Apr 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ahmad/Desktop/sum project vhdl/sumpro/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity HA
# -- Compiling architecture flow of HA
# End time: 20:43:00 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ahmad/Desktop/sum project vhdl/sumpro/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:01 on Apr 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ahmad/Desktop/sum project vhdl/sumpro/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FA
# -- Compiling architecture flow of FA
# End time: 20:43:01 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ahmad/Desktop/sum project vhdl/sumpro/RCA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:01 on Apr 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ahmad/Desktop/sum project vhdl/sumpro/RCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RCA
# -- Compiling architecture flow of RCA
# End time: 20:43:01 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ahmad/Desktop/sum project vhdl/sumpro/trca.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:01 on Apr 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ahmad/Desktop/sum project vhdl/sumpro/trca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity trca
# -- Compiling architecture flow of trca
# End time: 20:43:01 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/ahmad/Desktop/sum project vhdl/sumpro/trca_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:16 on Apr 26,2022
# vcom -reportprogress 300 -work work C:/Users/ahmad/Desktop/sum project vhdl/sumpro/trca_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity trca_tb
# -- Compiling architecture flow of trca_tb
# End time: 20:43:16 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.trca_tb
# vsim -gui -l msim_transcript work.trca_tb 
# Start time: 20:43:24 on Apr 26,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.trca_tb(flow)
# Loading work.trca(flow)
# Loading work.fa(flow)
# Loading work.ha(flow)
# Loading work.rca(flow)
add wave  \
sim:/trca_tb/xtb \
sim:/trca_tb/ytb \
sim:/trca_tb/ztb \
sim:/trca_tb/Stb \
sim:/trca_tb/Cout
run
# End time: 20:47:29 on Apr 26,2022, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
