IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.98        Core1: 30.67        
Core2: 51.54        Core3: 26.53        
Core4: 36.23        Core5: 44.27        
Core6: 29.89        Core7: 28.02        
Core8: 57.35        Core9: 62.31        
Core10: 55.89        Core11: 49.06        
Core12: 26.91        Core13: 54.86        
Core14: 76.02        Core15: 63.83        
Core16: 65.48        Core17: 26.53        
Core18: 25.55        Core19: 39.20        
Core20: 25.41        Core21: 36.66        
Core22: 65.54        Core23: 58.31        
Core24: 58.78        Core25: 19.19        
Core26: 83.33        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.03
Socket1: 35.83
DDR read Latency(ns)
Socket0: 164.97
Socket1: 163.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.58        Core1: 45.96        
Core2: 32.99        Core3: 23.61        
Core4: 47.97        Core5: 61.67        
Core6: 30.58        Core7: 23.02        
Core8: 55.91        Core9: 61.36        
Core10: 50.23        Core11: 53.48        
Core12: 31.69        Core13: 50.15        
Core14: 48.80        Core15: 70.27        
Core16: 64.90        Core17: 22.98        
Core18: 22.19        Core19: 38.15        
Core20: 21.41        Core21: 36.38        
Core22: 62.84        Core23: 60.52        
Core24: 56.75        Core25: 21.49        
Core26: 74.28        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.56
Socket1: 34.25
DDR read Latency(ns)
Socket0: 176.93
Socket1: 160.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.59        Core1: 41.27        
Core2: 44.93        Core3: 20.07        
Core4: 42.46        Core5: 46.88        
Core6: 30.36        Core7: 20.43        
Core8: 55.91        Core9: 56.76        
Core10: 53.91        Core11: 45.46        
Core12: 30.84        Core13: 28.00        
Core14: 49.26        Core15: 60.32        
Core16: 61.66        Core17: 21.43        
Core18: 20.42        Core19: 33.83        
Core20: 21.20        Core21: 25.35        
Core22: 61.32        Core23: 56.93        
Core24: 35.08        Core25: 19.76        
Core26: 68.22        Core27: 22.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.07
Socket1: 26.97
DDR read Latency(ns)
Socket0: 164.23
Socket1: 173.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 38.53        
Core2: 45.33        Core3: 23.83        
Core4: 30.79        Core5: 51.94        
Core6: 28.67        Core7: 23.29        
Core8: 59.41        Core9: 52.49        
Core10: 58.36        Core11: 43.65        
Core12: 31.16        Core13: 27.47        
Core14: 56.45        Core15: 54.23        
Core16: 62.35        Core17: 23.04        
Core18: 22.23        Core19: 32.20        
Core20: 23.92        Core21: 24.30        
Core22: 62.67        Core23: 52.19        
Core24: 60.48        Core25: 17.13        
Core26: 75.17        Core27: 22.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.48
Socket1: 26.80
DDR read Latency(ns)
Socket0: 154.14
Socket1: 184.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.99        Core1: 39.21        
Core2: 49.25        Core3: 26.27        
Core4: 33.17        Core5: 39.12        
Core6: 28.78        Core7: 24.52        
Core8: 57.59        Core9: 56.20        
Core10: 58.24        Core11: 41.54        
Core12: 31.82        Core13: 36.61        
Core14: 54.92        Core15: 56.46        
Core16: 64.27        Core17: 24.52        
Core18: 23.52        Core19: 33.65        
Core20: 25.63        Core21: 33.56        
Core22: 64.88        Core23: 53.98        
Core24: 62.93        Core25: 17.73        
Core26: 85.73        Core27: 23.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.74
Socket1: 31.11
DDR read Latency(ns)
Socket0: 157.23
Socket1: 172.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.09        Core1: 39.98        
Core2: 45.78        Core3: 23.83        
Core4: 44.61        Core5: 46.34        
Core6: 29.31        Core7: 23.15        
Core8: 56.15        Core9: 63.78        
Core10: 52.97        Core11: 52.42        
Core12: 27.00        Core13: 44.13        
Core14: 47.33        Core15: 57.03        
Core16: 63.18        Core17: 23.50        
Core18: 22.01        Core19: 38.11        
Core20: 22.30        Core21: 40.50        
Core22: 62.67        Core23: 49.94        
Core24: 55.40        Core25: 21.18        
Core26: 72.45        Core27: 23.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.67
Socket1: 33.29
DDR read Latency(ns)
Socket0: 168.21
Socket1: 164.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 28.94        
Core2: 49.29        Core3: 19.20        
Core4: 36.39        Core5: 35.33        
Core6: 64.68        Core7: 20.44        
Core8: 45.48        Core9: 43.71        
Core10: 82.98        Core11: 43.75        
Core12: 35.99        Core13: 42.82        
Core14: 38.65        Core15: 38.68        
Core16: 74.49        Core17: 20.07        
Core18: 19.31        Core19: 20.91        
Core20: 18.94        Core21: 31.84        
Core22: 91.05        Core23: 62.16        
Core24: 76.38        Core25: 24.07        
Core26: 74.30        Core27: 33.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.56
Socket1: 36.36
DDR read Latency(ns)
Socket0: 172.33
Socket1: 644.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 28.72        
Core2: 66.62        Core3: 18.86        
Core4: 35.63        Core5: 44.12        
Core6: 58.63        Core7: 20.30        
Core8: 44.06        Core9: 48.19        
Core10: 81.97        Core11: 59.35        
Core12: 33.41        Core13: 42.12        
Core14: 38.93        Core15: 39.18        
Core16: 74.31        Core17: 20.55        
Core18: 19.18        Core19: 20.40        
Core20: 18.13        Core21: 31.46        
Core22: 90.63        Core23: 62.10        
Core24: 78.15        Core25: 24.28        
Core26: 78.89        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.91
Socket1: 36.43
DDR read Latency(ns)
Socket0: 171.70
Socket1: 632.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.04        Core1: 29.34        
Core2: 68.04        Core3: 19.32        
Core4: 36.02        Core5: 39.81        
Core6: 53.08        Core7: 20.04        
Core8: 43.76        Core9: 44.12        
Core10: 81.10        Core11: 41.37        
Core12: 37.25        Core13: 33.61        
Core14: 38.96        Core15: 38.54        
Core16: 74.03        Core17: 19.88        
Core18: 19.66        Core19: 18.33        
Core20: 18.59        Core21: 40.17        
Core22: 91.80        Core23: 63.05        
Core24: 80.54        Core25: 23.19        
Core26: 41.01        Core27: 35.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.38
Socket1: 36.21
DDR read Latency(ns)
Socket0: 169.19
Socket1: 660.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 29.14        
Core2: 76.01        Core3: 21.51        
Core4: 36.39        Core5: 38.66        
Core6: 62.01        Core7: 21.38        
Core8: 48.70        Core9: 51.57        
Core10: 87.59        Core11: 43.64        
Core12: 38.62        Core13: 41.55        
Core14: 38.18        Core15: 36.95        
Core16: 79.24        Core17: 21.41        
Core18: 25.85        Core19: 22.90        
Core20: 25.53        Core21: 62.06        
Core22: 89.76        Core23: 75.96        
Core24: 92.24        Core25: 20.37        
Core26: 41.45        Core27: 37.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.53
Socket1: 42.95
DDR read Latency(ns)
Socket0: 183.07
Socket1: 663.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 30.70        
Core2: 44.84        Core3: 20.98        
Core4: 34.56        Core5: 41.43        
Core6: 60.18        Core7: 21.95        
Core8: 46.63        Core9: 48.43        
Core10: 84.83        Core11: 42.21        
Core12: 38.44        Core13: 37.39        
Core14: 31.92        Core15: 36.95        
Core16: 78.40        Core17: 21.95        
Core18: 25.49        Core19: 18.51        
Core20: 25.22        Core21: 61.13        
Core22: 90.46        Core23: 75.16        
Core24: 92.97        Core25: 20.06        
Core26: 83.25        Core27: 37.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.56
Socket1: 41.82
DDR read Latency(ns)
Socket0: 177.69
Socket1: 663.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 30.47        
Core2: 77.18        Core3: 21.75        
Core4: 34.54        Core5: 35.90        
Core6: 61.08        Core7: 21.31        
Core8: 46.66        Core9: 47.04        
Core10: 84.97        Core11: 41.12        
Core12: 35.69        Core13: 37.84        
Core14: 41.10        Core15: 36.77        
Core16: 78.38        Core17: 21.56        
Core18: 26.02        Core19: 20.87        
Core20: 24.54        Core21: 60.65        
Core22: 90.57        Core23: 75.44        
Core24: 94.02        Core25: 20.43        
Core26: 82.01        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.97
Socket1: 41.99
DDR read Latency(ns)
Socket0: 175.84
Socket1: 667.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 32.03        
Core2: 54.78        Core3: 20.25        
Core4: 32.08        Core5: 39.16        
Core6: 42.46        Core7: 23.54        
Core8: 46.67        Core9: 50.35        
Core10: 85.80        Core11: 29.56        
Core12: 41.29        Core13: 31.94        
Core14: 67.79        Core15: 41.83        
Core16: 81.23        Core17: 19.83        
Core18: 25.14        Core19: 30.42        
Core20: 26.58        Core21: 22.40        
Core22: 79.26        Core23: 102.56        
Core24: 41.23        Core25: 20.44        
Core26: 65.52        Core27: 75.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.61
Socket1: 37.68
DDR read Latency(ns)
Socket0: 169.67
Socket1: 1019.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.48        Core1: 32.28        
Core2: 54.72        Core3: 21.10        
Core4: 32.76        Core5: 31.43        
Core6: 42.86        Core7: 24.27        
Core8: 49.08        Core9: 31.46        
Core10: 87.17        Core11: 52.51        
Core12: 40.29        Core13: 43.31        
Core14: 65.55        Core15: 45.14        
Core16: 85.21        Core17: 20.54        
Core18: 26.97        Core19: 29.50        
Core20: 26.94        Core21: 57.92        
Core22: 80.86        Core23: 108.91        
Core24: 54.38        Core25: 19.96        
Core26: 63.06        Core27: 76.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.08
Socket1: 50.59
DDR read Latency(ns)
Socket0: 181.36
Socket1: 975.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.26        Core1: 33.95        
Core2: 54.78        Core3: 19.39        
Core4: 33.26        Core5: 42.79        
Core6: 41.25        Core7: 24.67        
Core8: 48.65        Core9: 51.86        
Core10: 87.62        Core11: 42.04        
Core12: 29.20        Core13: 46.45        
Core14: 61.10        Core15: 46.05        
Core16: 85.72        Core17: 20.68        
Core18: 26.88        Core19: 27.45        
Core20: 27.89        Core21: 62.64        
Core22: 81.70        Core23: 110.99        
Core24: 56.14        Core25: 20.16        
Core26: 63.35        Core27: 78.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.47
Socket1: 52.77
DDR read Latency(ns)
Socket0: 182.84
Socket1: 978.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 31.05        
Core2: 56.65        Core3: 21.06        
Core4: 33.06        Core5: 39.71        
Core6: 40.98        Core7: 24.27        
Core8: 48.04        Core9: 53.87        
Core10: 87.28        Core11: 53.12        
Core12: 42.05        Core13: 43.09        
Core14: 63.89        Core15: 45.50        
Core16: 83.63        Core17: 20.69        
Core18: 26.47        Core19: 26.81        
Core20: 27.29        Core21: 62.49        
Core22: 76.20        Core23: 110.09        
Core24: 56.06        Core25: 19.74        
Core26: 62.42        Core27: 78.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.48
Socket1: 51.95
DDR read Latency(ns)
Socket0: 181.49
Socket1: 985.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.21        Core1: 34.82        
Core2: 54.37        Core3: 21.60        
Core4: 34.12        Core5: 46.82        
Core6: 31.94        Core7: 23.94        
Core8: 52.71        Core9: 53.91        
Core10: 87.92        Core11: 43.50        
Core12: 42.34        Core13: 40.14        
Core14: 65.18        Core15: 44.04        
Core16: 84.02        Core17: 20.91        
Core18: 26.92        Core19: 29.85        
Core20: 27.12        Core21: 62.62        
Core22: 76.66        Core23: 111.68        
Core24: 57.98        Core25: 20.32        
Core26: 62.19        Core27: 78.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.98
Socket1: 51.81
DDR read Latency(ns)
Socket0: 181.19
Socket1: 944.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.64        Core1: 33.32        
Core2: 52.55        Core3: 19.97        
Core4: 34.69        Core5: 18.19        
Core6: 43.09        Core7: 23.89        
Core8: 53.13        Core9: 52.87        
Core10: 87.86        Core11: 36.39        
Core12: 40.74        Core13: 41.75        
Core14: 64.30        Core15: 44.88        
Core16: 84.87        Core17: 20.39        
Core18: 27.23        Core19: 28.41        
Core20: 26.37        Core21: 63.10        
Core22: 77.91        Core23: 111.81        
Core24: 57.30        Core25: 19.74        
Core26: 60.78        Core27: 78.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.22
Socket1: 51.87
DDR read Latency(ns)
Socket0: 182.85
Socket1: 943.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 45.03        
Core2: 64.65        Core3: 40.01        
Core4: 29.32        Core5: 46.64        
Core6: 42.90        Core7: 42.13        
Core8: 31.78        Core9: 51.22        
Core10: 79.93        Core11: 88.67        
Core12: 28.22        Core13: 35.91        
Core14: 34.57        Core15: 57.12        
Core16: 76.62        Core17: 41.47        
Core18: 20.83        Core19: 57.06        
Core20: 20.29        Core21: 57.68        
Core22: 59.07        Core23: 75.25        
Core24: 51.77        Core25: 28.97        
Core26: 72.02        Core27: 54.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.01
Socket1: 48.90
DDR read Latency(ns)
Socket0: 188.04
Socket1: 192.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.08        Core1: 45.22        
Core2: 66.36        Core3: 42.33        
Core4: 36.81        Core5: 30.45        
Core6: 47.36        Core7: 42.24        
Core8: 32.95        Core9: 63.55        
Core10: 80.38        Core11: 62.32        
Core12: 27.87        Core13: 52.70        
Core14: 27.46        Core15: 65.95        
Core16: 64.20        Core17: 41.23        
Core18: 24.35        Core19: 56.72        
Core20: 24.96        Core21: 65.90        
Core22: 61.36        Core23: 63.03        
Core24: 53.36        Core25: 29.89        
Core26: 73.97        Core27: 89.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.76
Socket1: 58.58
DDR read Latency(ns)
Socket0: 183.34
Socket1: 179.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 41.82        
Core2: 65.48        Core3: 32.64        
Core4: 33.94        Core5: 51.00        
Core6: 45.91        Core7: 34.87        
Core8: 31.55        Core9: 70.15        
Core10: 70.32        Core11: 65.49        
Core12: 30.33        Core13: 47.51        
Core14: 34.51        Core15: 66.76        
Core16: 64.11        Core17: 35.40        
Core18: 24.82        Core19: 54.76        
Core20: 24.03        Core21: 64.67        
Core22: 58.39        Core23: 45.40        
Core24: 52.26        Core25: 24.73        
Core26: 43.34        Core27: 62.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.39
Socket1: 48.71
DDR read Latency(ns)
Socket0: 179.74
Socket1: 173.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.07        Core1: 37.03        
Core2: 48.89        Core3: 34.94        
Core4: 33.00        Core5: 41.75        
Core6: 42.73        Core7: 36.35        
Core8: 31.66        Core9: 51.85        
Core10: 75.48        Core11: 27.66        
Core12: 28.21        Core13: 35.30        
Core14: 35.83        Core15: 56.32        
Core16: 67.73        Core17: 36.68        
Core18: 21.80        Core19: 48.66        
Core20: 21.47        Core21: 60.80        
Core22: 58.99        Core23: 39.96        
Core24: 48.18        Core25: 24.76        
Core26: 68.87        Core27: 71.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.30
Socket1: 45.43
DDR read Latency(ns)
Socket0: 180.21
Socket1: 185.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 34.69        
Core2: 61.95        Core3: 35.83        
Core4: 28.43        Core5: 53.32        
Core6: 41.90        Core7: 38.01        
Core8: 28.43        Core9: 54.64        
Core10: 74.49        Core11: 48.00        
Core12: 26.87        Core13: 40.47        
Core14: 31.44        Core15: 56.16        
Core16: 76.22        Core17: 40.70        
Core18: 20.76        Core19: 52.65        
Core20: 20.22        Core21: 52.86        
Core22: 52.59        Core23: 57.62        
Core24: 50.85        Core25: 26.61        
Core26: 66.72        Core27: 38.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.90
Socket1: 43.28
DDR read Latency(ns)
Socket0: 188.76
Socket1: 188.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.83        Core1: 45.83        
Core2: 61.05        Core3: 41.65        
Core4: 33.44        Core5: 48.80        
Core6: 46.75        Core7: 42.50        
Core8: 31.58        Core9: 54.71        
Core10: 83.76        Core11: 57.67        
Core12: 30.47        Core13: 41.50        
Core14: 35.09        Core15: 57.90        
Core16: 72.51        Core17: 41.87        
Core18: 23.21        Core19: 55.06        
Core20: 23.93        Core21: 64.13        
Core22: 59.60        Core23: 79.10        
Core24: 52.42        Core25: 29.85        
Core26: 78.61        Core27: 67.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.03
Socket1: 54.43
DDR read Latency(ns)
Socket0: 186.24
Socket1: 189.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.53        Core1: 43.12        
Core2: 49.77        Core3: 37.19        
Core4: 23.69        Core5: 53.56        
Core6: 31.85        Core7: 40.53        
Core8: 35.15        Core9: 74.69        
Core10: 59.49        Core11: 66.47        
Core12: 27.87        Core13: 59.59        
Core14: 33.96        Core15: 42.05        
Core16: 61.72        Core17: 43.03        
Core18: 20.58        Core19: 43.61        
Core20: 19.23        Core21: 29.74        
Core22: 86.32        Core23: 65.94        
Core24: 36.62        Core25: 28.90        
Core26: 47.99        Core27: 19.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.19
Socket1: 43.53
DDR read Latency(ns)
Socket0: 577.66
Socket1: 169.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 42.88        
Core2: 50.46        Core3: 37.40        
Core4: 24.01        Core5: 50.21        
Core6: 31.93        Core7: 39.78        
Core8: 44.39        Core9: 71.21        
Core10: 60.12        Core11: 57.30        
Core12: 26.03        Core13: 60.55        
Core14: 29.05        Core15: 56.90        
Core16: 58.81        Core17: 43.96        
Core18: 20.93        Core19: 44.90        
Core20: 19.62        Core21: 29.05        
Core22: 86.79        Core23: 66.87        
Core24: 37.42        Core25: 28.32        
Core26: 47.95        Core27: 19.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.44
Socket1: 43.74
DDR read Latency(ns)
Socket0: 585.22
Socket1: 170.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.03        Core1: 45.39        
Core2: 48.46        Core3: 36.86        
Core4: 25.77        Core5: 52.68        
Core6: 33.50        Core7: 39.36        
Core8: 38.88        Core9: 61.71        
Core10: 62.00        Core11: 55.10        
Core12: 25.69        Core13: 66.00        
Core14: 31.43        Core15: 62.12        
Core16: 59.54        Core17: 43.26        
Core18: 21.23        Core19: 44.67        
Core20: 19.77        Core21: 33.22        
Core22: 90.67        Core23: 72.31        
Core24: 37.75        Core25: 33.69        
Core26: 48.21        Core27: 21.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.17
Socket1: 47.23
DDR read Latency(ns)
Socket0: 627.49
Socket1: 168.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 42.96        
Core2: 44.31        Core3: 31.28        
Core4: 28.51        Core5: 40.05        
Core6: 31.61        Core7: 32.06        
Core8: 32.15        Core9: 74.81        
Core10: 57.13        Core11: 55.16        
Core12: 27.14        Core13: 58.55        
Core14: 28.14        Core15: 41.50        
Core16: 60.39        Core17: 35.29        
Core18: 19.83        Core19: 42.20        
Core20: 17.97        Core21: 33.90        
Core22: 85.27        Core23: 66.58        
Core24: 34.71        Core25: 35.11        
Core26: 48.44        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.21
Socket1: 42.72
DDR read Latency(ns)
Socket0: 671.60
Socket1: 170.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 43.25        
Core2: 45.92        Core3: 36.31        
Core4: 24.16        Core5: 47.27        
Core6: 31.82        Core7: 39.64        
Core8: 38.68        Core9: 64.64        
Core10: 63.19        Core11: 61.90        
Core12: 28.15        Core13: 64.78        
Core14: 31.41        Core15: 54.30        
Core16: 75.52        Core17: 42.86        
Core18: 20.10        Core19: 32.89        
Core20: 18.72        Core21: 34.58        
Core22: 88.23        Core23: 64.57        
Core24: 36.72        Core25: 31.54        
Core26: 44.82        Core27: 21.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.82
Socket1: 45.34
DDR read Latency(ns)
Socket0: 582.31
Socket1: 183.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 43.44        
Core2: 44.30        Core3: 36.94        
Core4: 23.68        Core5: 55.99        
Core6: 29.69        Core7: 41.42        
Core8: 34.67        Core9: 68.44        
Core10: 56.91        Core11: 51.36        
Core12: 25.53        Core13: 58.59        
Core14: 30.21        Core15: 40.98        
Core16: 63.68        Core17: 43.67        
Core18: 20.80        Core19: 42.69        
Core20: 19.60        Core21: 32.77        
Core22: 86.53        Core23: 66.45        
Core24: 34.69        Core25: 28.67        
Core26: 44.89        Core27: 19.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.21
Socket1: 43.98
DDR read Latency(ns)
Socket0: 575.49
Socket1: 170.92
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.21        Core1: 27.74        
Core2: 64.76        Core3: 21.09        
Core4: 36.21        Core5: 34.34        
Core6: 58.11        Core7: 21.04        
Core8: 93.29        Core9: 44.02        
Core10: 92.08        Core11: 42.09        
Core12: 45.16        Core13: 35.21        
Core14: 48.23        Core15: 28.44        
Core16: 82.58        Core17: 21.07        
Core18: 29.81        Core19: 34.29        
Core20: 26.06        Core21: 57.95        
Core22: 86.72        Core23: 29.89        
Core24: 46.51        Core25: 17.34        
Core26: 43.42        Core27: 17.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.45
Socket1: 33.05
DDR read Latency(ns)
Socket0: 154.97
Socket1: 603.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 26.18        
Core2: 64.95        Core3: 20.35        
Core4: 35.40        Core5: 40.83        
Core6: 52.87        Core7: 20.20        
Core8: 89.25        Core9: 47.65        
Core10: 91.15        Core11: 51.89        
Core12: 60.29        Core13: 34.92        
Core14: 43.31        Core15: 28.47        
Core16: 81.77        Core17: 20.41        
Core18: 34.28        Core19: 31.40        
Core20: 21.79        Core21: 56.50        
Core22: 84.24        Core23: 32.02        
Core24: 36.15        Core25: 16.69        
Core26: 43.35        Core27: 15.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.19
Socket1: 31.67
DDR read Latency(ns)
Socket0: 155.68
Socket1: 650.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.03        Core1: 26.73        
Core2: 61.35        Core3: 21.14        
Core4: 36.49        Core5: 39.10        
Core6: 51.97        Core7: 22.81        
Core8: 90.45        Core9: 47.54        
Core10: 90.04        Core11: 51.32        
Core12: 62.45        Core13: 54.32        
Core14: 41.15        Core15: 29.90        
Core16: 80.48        Core17: 21.79        
Core18: 50.16        Core19: 33.55        
Core20: 16.68        Core21: 71.22        
Core22: 86.04        Core23: 59.57        
Core24: 44.89        Core25: 17.13        
Core26: 42.34        Core27: 26.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.06
Socket1: 41.77
DDR read Latency(ns)
Socket0: 166.56
Socket1: 526.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.81        Core1: 46.53        
Core2: 60.93        Core3: 27.99        
Core4: 41.29        Core5: 61.47        
Core6: 58.01        Core7: 29.88        
Core8: 93.32        Core9: 55.68        
Core10: 94.46        Core11: 64.09        
Core12: 70.71        Core13: 105.34        
Core14: 42.34        Core15: 32.90        
Core16: 81.03        Core17: 28.54        
Core18: 52.07        Core19: 40.45        
Core20: 18.35        Core21: 83.44        
Core22: 94.06        Core23: 114.41        
Core24: 45.21        Core25: 18.23        
Core26: 42.39        Core27: 48.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.96
Socket1: 65.77
DDR read Latency(ns)
Socket0: 200.13
Socket1: 388.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.99        Core1: 47.06        
Core2: 64.23        Core3: 30.02        
Core4: 39.09        Core5: 34.10        
Core6: 54.97        Core7: 29.95        
Core8: 90.39        Core9: 53.93        
Core10: 95.91        Core11: 21.53        
Core12: 70.95        Core13: 106.68        
Core14: 46.26        Core15: 32.88        
Core16: 81.85        Core17: 29.73        
Core18: 54.14        Core19: 38.76        
Core20: 18.38        Core21: 84.32        
Core22: 93.97        Core23: 114.84        
Core24: 48.32        Core25: 18.31        
Core26: 42.23        Core27: 47.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.84
Socket1: 66.72
DDR read Latency(ns)
Socket0: 201.97
Socket1: 391.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.02        Core1: 46.92        
Core2: 58.95        Core3: 29.17        
Core4: 38.39        Core5: 41.21        
Core6: 55.69        Core7: 30.18        
Core8: 90.59        Core9: 26.04        
Core10: 96.41        Core11: 38.00        
Core12: 69.32        Core13: 106.88        
Core14: 42.83        Core15: 33.54        
Core16: 81.47        Core17: 29.33        
Core18: 54.48        Core19: 33.68        
Core20: 18.11        Core21: 85.34        
Core22: 93.26        Core23: 115.52        
Core24: 48.54        Core25: 18.58        
Core26: 42.16        Core27: 47.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.60
Socket1: 67.14
DDR read Latency(ns)
Socket0: 202.89
Socket1: 392.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 34.28        
Core2: 45.91        Core3: 24.57        
Core4: 25.87        Core5: 41.22        
Core6: 36.30        Core7: 27.08        
Core8: 57.35        Core9: 43.82        
Core10: 54.69        Core11: 48.36        
Core12: 28.84        Core13: 14.61        
Core14: 37.71        Core15: 49.30        
Core16: 54.04        Core17: 27.85        
Core18: 20.01        Core19: 27.28        
Core20: 20.63        Core21: 22.32        
Core22: 59.48        Core23: 53.47        
Core24: 50.10        Core25: 20.77        
Core26: 51.71        Core27: 20.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.91
Socket1: 25.13
DDR read Latency(ns)
Socket0: 164.78
Socket1: 201.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.66        Core1: 37.47        
Core2: 46.06        Core3: 24.19        
Core4: 26.94        Core5: 41.13        
Core6: 25.94        Core7: 26.85        
Core8: 38.26        Core9: 45.25        
Core10: 55.70        Core11: 47.04        
Core12: 24.62        Core13: 14.83        
Core14: 38.67        Core15: 55.45        
Core16: 51.41        Core17: 28.62        
Core18: 20.41        Core19: 32.37        
Core20: 20.81        Core21: 22.20        
Core22: 63.80        Core23: 55.94        
Core24: 49.94        Core25: 21.12        
Core26: 52.64        Core27: 20.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.26
Socket1: 25.40
DDR read Latency(ns)
Socket0: 166.46
Socket1: 199.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 37.36        
Core2: 44.33        Core3: 24.32        
Core4: 26.35        Core5: 38.76        
Core6: 34.79        Core7: 26.10        
Core8: 44.58        Core9: 32.00        
Core10: 56.60        Core11: 44.50        
Core12: 31.73        Core13: 14.74        
Core14: 39.24        Core15: 50.12        
Core16: 57.01        Core17: 27.29        
Core18: 20.52        Core19: 31.21        
Core20: 20.71        Core21: 21.98        
Core22: 63.85        Core23: 48.37        
Core24: 54.85        Core25: 20.55        
Core26: 48.88        Core27: 20.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.54
Socket1: 24.24
DDR read Latency(ns)
Socket0: 166.55
Socket1: 229.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.88        Core1: 35.39        
Core2: 38.29        Core3: 21.70        
Core4: 27.34        Core5: 38.15        
Core6: 36.91        Core7: 23.28        
Core8: 41.60        Core9: 43.33        
Core10: 59.73        Core11: 43.95        
Core12: 32.97        Core13: 14.09        
Core14: 41.46        Core15: 49.19        
Core16: 55.50        Core17: 23.23        
Core18: 20.92        Core19: 28.10        
Core20: 21.29        Core21: 18.39        
Core22: 66.02        Core23: 32.76        
Core24: 51.60        Core25: 19.22        
Core26: 53.97        Core27: 18.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.85
Socket1: 20.51
DDR read Latency(ns)
Socket0: 164.93
Socket1: 293.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.56        Core1: 41.19        
Core2: 43.97        Core3: 24.48        
Core4: 25.77        Core5: 43.18        
Core6: 35.37        Core7: 27.42        
Core8: 42.97        Core9: 40.50        
Core10: 55.24        Core11: 49.61        
Core12: 26.37        Core13: 14.99        
Core14: 38.07        Core15: 54.42        
Core16: 47.79        Core17: 28.74        
Core18: 20.44        Core19: 27.13        
Core20: 20.99        Core21: 22.75        
Core22: 63.14        Core23: 58.62        
Core24: 51.61        Core25: 20.88        
Core26: 54.36        Core27: 20.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.51
Socket1: 25.92
DDR read Latency(ns)
Socket0: 166.70
Socket1: 196.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 38.18        
Core2: 44.53        Core3: 23.50        
Core4: 27.14        Core5: 40.33        
Core6: 35.80        Core7: 25.82        
Core8: 41.46        Core9: 45.00        
Core10: 55.81        Core11: 45.83        
Core12: 27.24        Core13: 14.67        
Core14: 38.81        Core15: 53.63        
Core16: 48.30        Core17: 27.01        
Core18: 20.44        Core19: 31.01        
Core20: 20.78        Core21: 22.53        
Core22: 63.95        Core23: 49.27        
Core24: 53.42        Core25: 21.07        
Core26: 51.64        Core27: 20.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.98
Socket1: 24.47
DDR read Latency(ns)
Socket0: 167.96
Socket1: 215.63
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.46        Core1: 37.15        
Core2: 53.10        Core3: 37.91        
Core4: 25.34        Core5: 50.50        
Core6: 43.97        Core7: 38.11        
Core8: 59.67        Core9: 32.11        
Core10: 56.07        Core11: 49.65        
Core12: 26.98        Core13: 25.23        
Core14: 33.57        Core15: 43.74        
Core16: 54.67        Core17: 38.37        
Core18: 23.63        Core19: 28.76        
Core20: 22.93        Core21: 47.38        
Core22: 47.90        Core23: 73.37        
Core24: 51.14        Core25: 24.68        
Core26: 49.20        Core27: 75.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.32
Socket1: 44.90
DDR read Latency(ns)
Socket0: 175.38
Socket1: 193.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.99        Core1: 35.37        
Core2: 53.12        Core3: 37.01        
Core4: 25.29        Core5: 40.12        
Core6: 43.69        Core7: 36.14        
Core8: 39.13        Core9: 35.66        
Core10: 54.71        Core11: 50.77        
Core12: 21.89        Core13: 24.35        
Core14: 30.99        Core15: 42.25        
Core16: 54.87        Core17: 37.06        
Core18: 24.52        Core19: 29.90        
Core20: 23.62        Core21: 45.75        
Core22: 48.09        Core23: 66.00        
Core24: 48.50        Core25: 22.43        
Core26: 53.91        Core27: 72.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.11
Socket1: 42.63
DDR read Latency(ns)
Socket0: 170.61
Socket1: 194.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.22        Core1: 33.72        
Core2: 38.60        Core3: 34.31        
Core4: 25.55        Core5: 36.14        
Core6: 45.27        Core7: 33.93        
Core8: 50.24        Core9: 35.02        
Core10: 56.12        Core11: 49.01        
Core12: 25.86        Core13: 23.53        
Core14: 30.66        Core15: 42.24        
Core16: 55.23        Core17: 35.19        
Core18: 24.03        Core19: 36.19        
Core20: 22.62        Core21: 44.33        
Core22: 47.93        Core23: 56.00        
Core24: 50.12        Core25: 21.45        
Core26: 52.44        Core27: 70.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.19
Socket1: 40.06
DDR read Latency(ns)
Socket0: 167.95
Socket1: 195.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.93        Core1: 29.79        
Core2: 50.35        Core3: 31.51        
Core4: 25.16        Core5: 41.04        
Core6: 46.58        Core7: 31.96        
Core8: 44.23        Core9: 33.53        
Core10: 57.27        Core11: 46.04        
Core12: 26.59        Core13: 22.58        
Core14: 32.17        Core15: 40.77        
Core16: 56.24        Core17: 32.29        
Core18: 24.19        Core19: 36.82        
Core20: 23.43        Core21: 41.12        
Core22: 48.96        Core23: 38.64        
Core24: 50.81        Core25: 20.06        
Core26: 55.75        Core27: 66.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.89
Socket1: 35.59
DDR read Latency(ns)
Socket0: 164.53
Socket1: 201.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.63        Core1: 26.46        
Core2: 50.09        Core3: 28.56        
Core4: 25.92        Core5: 34.61        
Core6: 43.25        Core7: 28.51        
Core8: 19.40        Core9: 32.22        
Core10: 57.81        Core11: 44.69        
Core12: 27.28        Core13: 20.99        
Core14: 24.94        Core15: 40.77        
Core16: 57.02        Core17: 27.77        
Core18: 24.90        Core19: 31.60        
Core20: 23.41        Core21: 31.06        
Core22: 48.94        Core23: 24.45        
Core24: 50.17        Core25: 17.47        
Core26: 48.61        Core27: 61.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.14
Socket1: 29.30
DDR read Latency(ns)
Socket0: 163.41
Socket1: 215.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 34.40        
Core2: 52.51        Core3: 36.39        
Core4: 25.64        Core5: 42.95        
Core6: 40.88        Core7: 34.03        
Core8: 52.72        Core9: 30.55        
Core10: 56.89        Core11: 33.85        
Core12: 26.60        Core13: 23.85        
Core14: 30.78        Core15: 40.68        
Core16: 55.50        Core17: 34.87        
Core18: 24.18        Core19: 35.83        
Core20: 24.25        Core21: 38.27        
Core22: 47.68        Core23: 66.34        
Core24: 50.71        Core25: 21.98        
Core26: 54.32        Core27: 70.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.64
Socket1: 40.11
DDR read Latency(ns)
Socket0: 170.92
Socket1: 195.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.91        Core1: 28.06        
Core2: 46.57        Core3: 22.29        
Core4: 48.05        Core5: 46.15        
Core6: 30.96        Core7: 23.05        
Core8: 48.03        Core9: 42.65        
Core10: 57.38        Core11: 42.36        
Core12: 49.21        Core13: 16.86        
Core14: 46.49        Core15: 46.50        
Core16: 74.75        Core17: 22.83        
Core18: 20.28        Core19: 23.92        
Core20: 19.64        Core21: 52.47        
Core22: 69.66        Core23: 31.38        
Core24: 44.65        Core25: 21.62        
Core26: 69.12        Core27: 29.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.84
Socket1: 30.41
DDR read Latency(ns)
Socket0: 173.17
Socket1: 231.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.55        Core1: 27.38        
Core2: 44.78        Core3: 21.92        
Core4: 46.71        Core5: 44.27        
Core6: 32.28        Core7: 23.30        
Core8: 62.58        Core9: 41.85        
Core10: 59.41        Core11: 41.59        
Core12: 54.59        Core13: 16.90        
Core14: 50.63        Core15: 44.64        
Core16: 74.31        Core17: 23.98        
Core18: 20.49        Core19: 22.01        
Core20: 20.59        Core21: 53.77        
Core22: 71.95        Core23: 21.39        
Core24: 51.64        Core25: 21.83        
Core26: 67.22        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.63
Socket1: 29.35
DDR read Latency(ns)
Socket0: 176.79
Socket1: 238.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.18        Core1: 27.10        
Core2: 34.83        Core3: 24.71        
Core4: 34.82        Core5: 44.70        
Core6: 32.94        Core7: 26.56        
Core8: 48.93        Core9: 36.82        
Core10: 65.33        Core11: 39.43        
Core12: 60.19        Core13: 18.10        
Core14: 50.72        Core15: 43.79        
Core16: 77.18        Core17: 26.91        
Core18: 25.16        Core19: 23.32        
Core20: 24.84        Core21: 49.98        
Core22: 75.18        Core23: 26.77        
Core24: 54.08        Core25: 18.56        
Core26: 68.99        Core27: 23.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.98
Socket1: 29.89
DDR read Latency(ns)
Socket0: 174.31
Socket1: 276.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 27.39        
Core2: 41.83        Core3: 25.01        
Core4: 35.26        Core5: 45.59        
Core6: 32.50        Core7: 25.90        
Core8: 53.70        Core9: 40.64        
Core10: 64.44        Core11: 35.15        
Core12: 62.44        Core13: 18.19        
Core14: 52.58        Core15: 22.07        
Core16: 75.36        Core17: 25.77        
Core18: 24.48        Core19: 23.37        
Core20: 23.78        Core21: 47.55        
Core22: 74.16        Core23: 20.97        
Core24: 54.59        Core25: 18.33        
Core26: 76.80        Core27: 21.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.02
Socket1: 28.12
DDR read Latency(ns)
Socket0: 173.05
Socket1: 279.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.02        Core1: 29.06        
Core2: 47.80        Core3: 28.53        
Core4: 35.47        Core5: 48.80        
Core6: 32.94        Core7: 28.89        
Core8: 54.26        Core9: 42.84        
Core10: 64.73        Core11: 19.45        
Core12: 51.13        Core13: 19.52        
Core14: 53.64        Core15: 44.76        
Core16: 78.55        Core17: 28.16        
Core18: 24.31        Core19: 24.80        
Core20: 24.37        Core21: 54.85        
Core22: 74.35        Core23: 34.18        
Core24: 49.30        Core25: 19.90        
Core26: 71.58        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.78
Socket1: 34.20
DDR read Latency(ns)
Socket0: 177.95
Socket1: 252.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.64        Core1: 28.70        
Core2: 53.52        Core3: 26.25        
Core4: 35.78        Core5: 49.91        
Core6: 33.98        Core7: 26.77        
Core8: 51.29        Core9: 42.51        
Core10: 67.66        Core11: 55.65        
Core12: 52.67        Core13: 18.54        
Core14: 56.14        Core15: 43.36        
Core16: 78.97        Core17: 27.20        
Core18: 24.03        Core19: 24.01        
Core20: 24.37        Core21: 52.02        
Core22: 65.82        Core23: 32.04        
Core24: 35.97        Core25: 19.03        
Core26: 78.15        Core27: 37.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.36
Socket1: 32.65
DDR read Latency(ns)
Socket0: 160.70
Socket1: 262.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.04        Core1: 60.70        
Core2: 42.75        Core3: 47.59        
Core4: 19.48        Core5: 38.85        
Core6: 36.58        Core7: 47.52        
Core8: 37.04        Core9: 51.02        
Core10: 88.20        Core11: 55.02        
Core12: 25.71        Core13: 32.76        
Core14: 28.61        Core15: 49.64        
Core16: 76.01        Core17: 45.97        
Core18: 19.17        Core19: 41.56        
Core20: 18.58        Core21: 68.14        
Core22: 38.89        Core23: 108.00        
Core24: 36.05        Core25: 31.09        
Core26: 21.39        Core27: 107.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.57
Socket1: 62.98
DDR read Latency(ns)
Socket0: 606.40
Socket1: 203.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.87        Core1: 55.06        
Core2: 39.50        Core3: 42.81        
Core4: 19.85        Core5: 37.09        
Core6: 24.19        Core7: 43.74        
Core8: 28.79        Core9: 50.49        
Core10: 83.31        Core11: 45.22        
Core12: 24.83        Core13: 30.57        
Core14: 25.67        Core15: 42.15        
Core16: 72.32        Core17: 41.80        
Core18: 19.36        Core19: 39.95        
Core20: 18.30        Core21: 57.94        
Core22: 38.75        Core23: 88.47        
Core24: 38.97        Core25: 28.38        
Core26: 24.41        Core27: 95.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.43
Socket1: 55.15
DDR read Latency(ns)
Socket0: 553.43
Socket1: 198.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.27        Core1: 44.05        
Core2: 36.98        Core3: 32.93        
Core4: 19.13        Core5: 33.78        
Core6: 34.29        Core7: 34.71        
Core8: 40.50        Core9: 49.25        
Core10: 76.59        Core11: 45.00        
Core12: 23.99        Core13: 29.20        
Core14: 27.99        Core15: 30.70        
Core16: 66.97        Core17: 35.24        
Core18: 18.35        Core19: 33.60        
Core20: 18.66        Core21: 43.48        
Core22: 38.33        Core23: 60.58        
Core24: 30.67        Core25: 25.04        
Core26: 23.70        Core27: 58.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.47
Socket1: 41.48
DDR read Latency(ns)
Socket0: 520.16
Socket1: 193.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 62.65        
Core2: 42.01        Core3: 47.52        
Core4: 19.53        Core5: 38.04        
Core6: 36.45        Core7: 49.11        
Core8: 34.71        Core9: 50.52        
Core10: 87.81        Core11: 45.07        
Core12: 24.55        Core13: 31.84        
Core14: 20.46        Core15: 51.67        
Core16: 76.54        Core17: 46.07        
Core18: 19.71        Core19: 45.17        
Core20: 18.59        Core21: 67.04        
Core22: 39.19        Core23: 107.40        
Core24: 39.57        Core25: 31.02        
Core26: 25.64        Core27: 106.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.76
Socket1: 62.67
DDR read Latency(ns)
Socket0: 609.31
Socket1: 202.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 54.82        
Core2: 40.24        Core3: 41.91        
Core4: 19.62        Core5: 31.85        
Core6: 35.01        Core7: 42.88        
Core8: 35.19        Core9: 51.63        
Core10: 82.61        Core11: 60.57        
Core12: 25.31        Core13: 22.47        
Core14: 26.57        Core15: 35.32        
Core16: 71.76        Core17: 40.67        
Core18: 19.01        Core19: 39.55        
Core20: 18.27        Core21: 57.28        
Core22: 38.65        Core23: 86.35        
Core24: 35.34        Core25: 27.84        
Core26: 24.27        Core27: 93.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.00
Socket1: 52.37
DDR read Latency(ns)
Socket0: 551.27
Socket1: 197.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 37.84        
Core2: 33.33        Core3: 25.93        
Core4: 18.76        Core5: 32.96        
Core6: 34.08        Core7: 26.14        
Core8: 36.73        Core9: 43.86        
Core10: 66.90        Core11: 49.91        
Core12: 25.26        Core13: 29.81        
Core14: 26.29        Core15: 28.71        
Core16: 59.07        Core17: 26.29        
Core18: 17.94        Core19: 29.24        
Core20: 18.26        Core21: 19.90        
Core22: 37.05        Core23: 32.37        
Core24: 36.30        Core25: 19.00        
Core26: 22.68        Core27: 28.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.10
Socket1: 26.52
DDR read Latency(ns)
Socket0: 378.48
Socket1: 179.01
