//[File]            : bn1_wf_agg_top.h
//[Revision time]   : Wed Sep 28 20:07:01 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.


#ifndef __BN1_WF_AGG_TOP_REGS_H__
#define __BN1_WF_AGG_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define BN1_WF_AGG_TOP_BASE                                    0x820f2000

#define BN1_WF_AGG_TOP_SCR_ADDR                                (BN1_WF_AGG_TOP_BASE + 0x0)
#define BN1_WF_AGG_TOP_SCR0_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x4)
#define BN1_WF_AGG_TOP_SCR1_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x8)
#define BN1_WF_AGG_TOP_BCR_ADDR                                (BN1_WF_AGG_TOP_BASE + 0xc)
#define BN1_WF_AGG_TOP_BWCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x10)
#define BN1_WF_AGG_TOP_ARCR0_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x14)
#define BN1_WF_AGG_TOP_ARUCR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x18)
#define BN1_WF_AGG_TOP_ARDCR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x1c)
#define BN1_WF_AGG_TOP_AALCR0_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x20)
#define BN1_WF_AGG_TOP_AALCR1_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x24)
#define BN1_WF_AGG_TOP_PCR0_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x28)
#define BN1_WF_AGG_TOP_PCR1_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x2c)
#define BN1_WF_AGG_TOP_TTCR0_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x30)
#define BN1_WF_AGG_TOP_TTCR1_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x34)
#define BN1_WF_AGG_TOP_ACR1_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x38)
#define BN1_WF_AGG_TOP_ACR4_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x3c)
#define BN1_WF_AGG_TOP_ACR5_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x40)
#define BN1_WF_AGG_TOP_ACR6_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x44)
#define BN1_WF_AGG_TOP_ACR8_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x4c)
#define BN1_WF_AGG_TOP_MRCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x50)
#define BN1_WF_AGG_TOP_MMPDR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x54)
#define BN1_WF_AGG_TOP_GFPDR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x58)
#define BN1_WF_AGG_TOP_VHTPDR_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x5c)
#define BN1_WF_AGG_TOP_HEPDR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x60)
#define BN1_WF_AGG_TOP_CTCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x64)
#define BN1_WF_AGG_TOP_ATCR3_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x68)
#define BN1_WF_AGG_TOP_SRCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x6c)
#define BN1_WF_AGG_TOP_VBCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x70)
#define BN1_WF_AGG_TOP_TCR_ADDR                                (BN1_WF_AGG_TOP_BASE + 0x74)
#define BN1_WF_AGG_TOP_SRHS_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x78)
#define BN1_WF_AGG_TOP_DBRCR0_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x7c)
#define BN1_WF_AGG_TOP_DBRCR1_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x80)
#define BN1_WF_AGG_TOP_CTETCR_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x84)
#define BN1_WF_AGG_TOP_WPDR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x88)
#define BN1_WF_AGG_TOP_PLRPDR_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x8c)
#define BN1_WF_AGG_TOP_CECR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x90)
#define BN1_WF_AGG_TOP_OMRCR0_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x94)
#define BN1_WF_AGG_TOP_OMRCR1_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x98)
#define BN1_WF_AGG_TOP_OMRCR2_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x9c)
#define BN1_WF_AGG_TOP_OMRCR3_ADDR                             (BN1_WF_AGG_TOP_BASE + 0xa0)
#define BN1_WF_AGG_TOP_TMCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0xa4)
#define BN1_WF_AGG_TOP_TWTCR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0xa8)
#define BN1_WF_AGG_TOP_TWTSTACR_ADDR                           (BN1_WF_AGG_TOP_BASE + 0xac)
#define BN1_WF_AGG_TOP_TWTE0TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xb0)
#define BN1_WF_AGG_TOP_TWTE1TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xb4)
#define BN1_WF_AGG_TOP_TWTE2TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xb8)
#define BN1_WF_AGG_TOP_TWTE3TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xbc)
#define BN1_WF_AGG_TOP_TWTE4TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xc0)
#define BN1_WF_AGG_TOP_TWTE5TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xc4)
#define BN1_WF_AGG_TOP_TWTE6TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xc8)
#define BN1_WF_AGG_TOP_TWTE7TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xcc)
#define BN1_WF_AGG_TOP_TWTE8TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xd0)
#define BN1_WF_AGG_TOP_TWTE9TB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xd4)
#define BN1_WF_AGG_TOP_TWTEATB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xd8)
#define BN1_WF_AGG_TOP_TWTEBTB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xdc)
#define BN1_WF_AGG_TOP_TWTECTB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xe0)
#define BN1_WF_AGG_TOP_TWTEDTB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xe4)
#define BN1_WF_AGG_TOP_TWTEETB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xe8)
#define BN1_WF_AGG_TOP_TWTEFTB_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xec)
#define BN1_WF_AGG_TOP_B0SPPSCR_ADDR                           (BN1_WF_AGG_TOP_BASE + 0xf0)
#define BN1_WF_AGG_TOP_B0SPPCR_ADDR                            (BN1_WF_AGG_TOP_BASE + 0xf4)
#define BN1_WF_AGG_TOP_B0ACR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0xf8)
#define BN1_WF_AGG_TOP_RCR_ADDR                                (BN1_WF_AGG_TOP_BASE + 0xfc)
#define BN1_WF_AGG_TOP_ATCR0_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x100)
#define BN1_WF_AGG_TOP_ATCR1_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x104)
#define BN1_WF_AGG_TOP_B1SPPSCR_ADDR                           (BN1_WF_AGG_TOP_BASE + 0x108)
#define BN1_WF_AGG_TOP_B1SPPCR_ADDR                            (BN1_WF_AGG_TOP_BASE + 0x10c)
#define BN1_WF_AGG_TOP_B1ACR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x110)
#define BN1_WF_AGG_TOP_B2SPPSCR_ADDR                           (BN1_WF_AGG_TOP_BASE + 0x114)
#define BN1_WF_AGG_TOP_B2SPPCR_ADDR                            (BN1_WF_AGG_TOP_BASE + 0x118)
#define BN1_WF_AGG_TOP_B2ACR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x11c)
#define BN1_WF_AGG_TOP_B3SPPSCR_ADDR                           (BN1_WF_AGG_TOP_BASE + 0x120)
#define BN1_WF_AGG_TOP_B3SPPCR_ADDR                            (BN1_WF_AGG_TOP_BASE + 0x124)
#define BN1_WF_AGG_TOP_B3ACR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x128)
#define BN1_WF_AGG_TOP_AALCR2_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x12c)
#define BN1_WF_AGG_TOP_AALCR3_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x130)
#define BN1_WF_AGG_TOP_AALCR4_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x134)
#define BN1_WF_AGG_TOP_AALCR5_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x138)
#define BN1_WF_AGG_TOP_AALCR6_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x13c)
#define BN1_WF_AGG_TOP_AALCR7_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x140)
#define BN1_WF_AGG_TOP_TCCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x144)
#define BN1_WF_AGG_TOP_TFCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x148)
#define BN1_WF_AGG_TOP_MUCR0_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x14c)
#define BN1_WF_AGG_TOP_MUCR1_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x150)
#define BN1_WF_AGG_TOP_CSDCR0_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x154)
#define BN1_WF_AGG_TOP_CSDCR1_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x158)
#define BN1_WF_AGG_TOP_CSDCR2_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x15c)
#define BN1_WF_AGG_TOP_CSDCR3_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x160)
#define BN1_WF_AGG_TOP_CSDCR4_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x164)
#define BN1_WF_AGG_TOP_TBCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x16c)
#define BN1_WF_AGG_TOP_DYNSCR_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x170)
#define BN1_WF_AGG_TOP_DYNSSCR_ADDR                            (BN1_WF_AGG_TOP_BASE + 0x190)
#define BN1_WF_AGG_TOP_PPCR_ADDR                               (BN1_WF_AGG_TOP_BASE + 0x1b0)
#define BN1_WF_AGG_TOP_TCSR1_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2d4)
#define BN1_WF_AGG_TOP_TCSR2_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2d8)
#define BN1_WF_AGG_TOP_CHDCR0_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x2dc)
#define BN1_WF_AGG_TOP_CHDCR1_ADDR                             (BN1_WF_AGG_TOP_BASE + 0x2e0)
#define BN1_WF_AGG_TOP_DCR_ADDR                                (BN1_WF_AGG_TOP_BASE + 0x2e4)
#define BN1_WF_AGG_TOP_SMDCR_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2e8)
#define BN1_WF_AGG_TOP_TXCMDSMCR_ADDR                          (BN1_WF_AGG_TOP_BASE + 0x2ec)
#define BN1_WF_AGG_TOP_SMCR0_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2f0)
#define BN1_WF_AGG_TOP_SMCR1_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2f4)
#define BN1_WF_AGG_TOP_SMCR2_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2f8)
#define BN1_WF_AGG_TOP_SMCR3_ADDR                              (BN1_WF_AGG_TOP_BASE + 0x2fc)





#define BN1_WF_AGG_TOP_SCR_SPARE_ADDR                          BN1_WF_AGG_TOP_SCR_ADDR
#define BN1_WF_AGG_TOP_SCR_SPARE_MASK                          0xFFFFFFFF
#define BN1_WF_AGG_TOP_SCR_SPARE_SHFT                          0


#define BN1_WF_AGG_TOP_SCR0_SPARE0_ADDR                        BN1_WF_AGG_TOP_SCR0_ADDR
#define BN1_WF_AGG_TOP_SCR0_SPARE0_MASK                        0xFFFFFFFF
#define BN1_WF_AGG_TOP_SCR0_SPARE0_SHFT                        0


#define BN1_WF_AGG_TOP_SCR1_SPARE1_ADDR                        BN1_WF_AGG_TOP_SCR1_ADDR
#define BN1_WF_AGG_TOP_SCR1_SPARE1_MASK                        0xFFFFFFFF
#define BN1_WF_AGG_TOP_SCR1_SPARE1_SHFT                        0


#define BN1_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_ADDR                  BN1_WF_AGG_TOP_BCR_ADDR
#define BN1_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_MASK                  0x00008000
#define BN1_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_SHFT                  15
#define BN1_WF_AGG_TOP_BCR_NAF_BUSY_EN_ADDR                    BN1_WF_AGG_TOP_BCR_ADDR
#define BN1_WF_AGG_TOP_BCR_NAF_BUSY_EN_MASK                    0x00000010
#define BN1_WF_AGG_TOP_BCR_NAF_BUSY_EN_SHFT                    4
#define BN1_WF_AGG_TOP_BCR_NBCN_BUSY_EN_ADDR                   BN1_WF_AGG_TOP_BCR_ADDR
#define BN1_WF_AGG_TOP_BCR_NBCN_BUSY_EN_MASK                   0x00000008
#define BN1_WF_AGG_TOP_BCR_NBCN_BUSY_EN_SHFT                   3
#define BN1_WF_AGG_TOP_BCR_BMC_BUSY0_EN_ADDR                   BN1_WF_AGG_TOP_BCR_ADDR
#define BN1_WF_AGG_TOP_BCR_BMC_BUSY0_EN_MASK                   0x00000002
#define BN1_WF_AGG_TOP_BCR_BMC_BUSY0_EN_SHFT                   1
#define BN1_WF_AGG_TOP_BCR_BCN_BUSY0_EN_ADDR                   BN1_WF_AGG_TOP_BCR_ADDR
#define BN1_WF_AGG_TOP_BCR_BCN_BUSY0_EN_MASK                   0x00000001
#define BN1_WF_AGG_TOP_BCR_BCN_BUSY0_EN_SHFT                   0


#define BN1_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_ADDR        BN1_WF_AGG_TOP_BWCR_ADDR
#define BN1_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_MASK        0x00000020
#define BN1_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_SHFT        5


#define BN1_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_ADDR                 BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_MASK                 0x80000000
#define BN1_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_SHFT                 31
#define BN1_WF_AGG_TOP_ARCR0_DS_DMCS_TH_ADDR                   BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_DS_DMCS_TH_MASK                   0x07000000
#define BN1_WF_AGG_TOP_ARCR0_DS_DMCS_TH_SHFT                   24
#define BN1_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_ADDR             BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_MASK             0x00700000
#define BN1_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_SHFT             20
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_ADDR     BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_MASK     0x00080000
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_SHFT     19
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_ADDR        BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_MASK        0x00030000
#define BN1_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_SHFT        16
#define BN1_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_ADDR             BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_MASK             0x00001F00
#define BN1_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_SHFT             8
#define BN1_WF_AGG_TOP_ARCR0_AR_APPLY_TBL_PWROFS_ADDR          BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_AR_APPLY_TBL_PWROFS_MASK          0x00000010
#define BN1_WF_AGG_TOP_ARCR0_AR_APPLY_TBL_PWROFS_SHFT          4
#define BN1_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_ADDR                  BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_MASK                  0x00000008
#define BN1_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_SHFT                  3
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_ADDR               BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_MASK               0x00000004
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_SHFT               2
#define BN1_WF_AGG_TOP_ARCR0_FB_SGI_DIS_ADDR                   BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_FB_SGI_DIS_MASK                   0x00000002
#define BN1_WF_AGG_TOP_ARCR0_FB_SGI_DIS_SHFT                   1
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_ADDR                    BN1_WF_AGG_TOP_ARCR0_ADDR
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_MASK                    0x00000001
#define BN1_WF_AGG_TOP_ARCR0_INI_RATE1_SHFT                    0


#define BN1_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_MASK         0x70000000
#define BN1_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_SHFT         28
#define BN1_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_MASK         0x07000000
#define BN1_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_SHFT         24
#define BN1_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_MASK         0x00700000
#define BN1_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_SHFT         20
#define BN1_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_MASK         0x00070000
#define BN1_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_SHFT         16
#define BN1_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_MASK         0x00007000
#define BN1_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_SHFT         12
#define BN1_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_MASK         0x00000700
#define BN1_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_SHFT         8
#define BN1_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_MASK         0x00000070
#define BN1_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_SHFT         4
#define BN1_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_ADDR         BN1_WF_AGG_TOP_ARUCR_ADDR
#define BN1_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_MASK         0x00000007
#define BN1_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_SHFT         0


#define BN1_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_MASK       0x70000000
#define BN1_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_SHFT       28
#define BN1_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_MASK       0x07000000
#define BN1_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_SHFT       24
#define BN1_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_MASK       0x00700000
#define BN1_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_SHFT       20
#define BN1_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_MASK       0x00070000
#define BN1_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_SHFT       16
#define BN1_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_MASK       0x00007000
#define BN1_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_SHFT       12
#define BN1_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_MASK       0x00000700
#define BN1_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_SHFT       8
#define BN1_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_MASK       0x00000070
#define BN1_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_SHFT       4
#define BN1_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_ADDR       BN1_WF_AGG_TOP_ARDCR_ADDR
#define BN1_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_MASK       0x00000007
#define BN1_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_SHFT       0


#define BN1_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR0_ADDR
#define BN1_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR0_ADDR
#define BN1_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR1_ADDR
#define BN1_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR1_ADDR
#define BN1_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_ADDR             BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_MASK             0x000C0000
#define BN1_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_SHFT             18
#define BN1_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_ADDR        BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_MASK        0x00020000
#define BN1_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_SHFT        17
#define BN1_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_ADDR     BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_MASK     0x00010000
#define BN1_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_SHFT     16
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_ADDR    BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_MASK    0x00008000
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_SHFT    15
#define BN1_WF_AGG_TOP_PCR0_TXOP_MODE0_ADDR                    BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_TXOP_MODE0_MASK                    0x00004000
#define BN1_WF_AGG_TOP_PCR0_TXOP_MODE0_SHFT                    14
#define BN1_WF_AGG_TOP_PCR0_VHT_PROTECTION0_ADDR               BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_VHT_PROTECTION0_MASK               0x00002000
#define BN1_WF_AGG_TOP_PCR0_VHT_PROTECTION0_SHFT               13
#define BN1_WF_AGG_TOP_PCR0_ERP_PROTECTION0_ADDR               BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_ERP_PROTECTION0_MASK               0x00001F00
#define BN1_WF_AGG_TOP_PCR0_ERP_PROTECTION0_SHFT               8
#define BN1_WF_AGG_TOP_PCR0_BW160_PROTECTION0_ADDR             BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_BW160_PROTECTION0_MASK             0x00000080
#define BN1_WF_AGG_TOP_PCR0_BW160_PROTECTION0_SHFT             7
#define BN1_WF_AGG_TOP_PCR0_BW80_PROTECTION0_ADDR              BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_BW80_PROTECTION0_MASK              0x00000040
#define BN1_WF_AGG_TOP_PCR0_BW80_PROTECTION0_SHFT              6
#define BN1_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_ADDR              BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_MASK              0x00000020
#define BN1_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_SHFT              5
#define BN1_WF_AGG_TOP_PCR0_BW40_PROTECTION0_ADDR              BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_BW40_PROTECTION0_MASK              0x00000010
#define BN1_WF_AGG_TOP_PCR0_BW40_PROTECTION0_SHFT              4
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_MODE0_ADDR              BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_MODE0_MASK              0x00000008
#define BN1_WF_AGG_TOP_PCR0_PROTECTION_MODE0_SHFT              3
#define BN1_WF_AGG_TOP_PCR0_BW20_PROTECTION0_ADDR              BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_BW20_PROTECTION0_MASK              0x00000004
#define BN1_WF_AGG_TOP_PCR0_BW20_PROTECTION0_SHFT              2
#define BN1_WF_AGG_TOP_PCR0_GF_PROTECTION0_ADDR                BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_GF_PROTECTION0_MASK                0x00000002
#define BN1_WF_AGG_TOP_PCR0_GF_PROTECTION0_SHFT                1
#define BN1_WF_AGG_TOP_PCR0_MM_PROTECTION0_ADDR                BN1_WF_AGG_TOP_PCR0_ADDR
#define BN1_WF_AGG_TOP_PCR0_MM_PROTECTION0_MASK                0x00000001
#define BN1_WF_AGG_TOP_PCR0_MM_PROTECTION0_SHFT                0


#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_ADDR        BN1_WF_AGG_TOP_PCR1_ADDR
#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_MASK        0x3F000000
#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_SHFT        24
#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_ADDR        BN1_WF_AGG_TOP_PCR1_ADDR
#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_MASK        0x007FFFFF
#define BN1_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_SHFT        0


#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_ADDR     BN1_WF_AGG_TOP_TTCR0_ADDR
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_MASK     0xFF000000
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_SHFT     24
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_ADDR     BN1_WF_AGG_TOP_TTCR0_ADDR
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_MASK     0x00FF0000
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_SHFT     16
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_ADDR     BN1_WF_AGG_TOP_TTCR0_ADDR
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_MASK     0x0000FF00
#define BN1_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_SHFT     8
#define BN1_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_ADDR BN1_WF_AGG_TOP_TTCR0_ADDR
#define BN1_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_MASK 0x00000002
#define BN1_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_SHFT 1
#define BN1_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_ADDR      BN1_WF_AGG_TOP_TTCR0_ADDR
#define BN1_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_MASK      0x00000001
#define BN1_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_SHFT      0


#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_ADDR     BN1_WF_AGG_TOP_TTCR1_ADDR
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_MASK     0xFF000000
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_SHFT     24
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_ADDR     BN1_WF_AGG_TOP_TTCR1_ADDR
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_MASK     0x00FF0000
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_SHFT     16
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_ADDR     BN1_WF_AGG_TOP_TTCR1_ADDR
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_MASK     0x0000FF00
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_SHFT     8
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_ADDR     BN1_WF_AGG_TOP_TTCR1_ADDR
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_MASK     0x000000FF
#define BN1_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_SHFT     0


#define BN1_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_ADDR                  BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_MASK                  0x1F000000
#define BN1_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_SHFT                  24
#define BN1_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_ADDR                BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_MASK                0x001F0000
#define BN1_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_SHFT                16
#define BN1_WF_AGG_TOP_ACR1_FWLOG_NOACK_EN_ADDR                BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_FWLOG_NOACK_EN_MASK                0x00004000
#define BN1_WF_AGG_TOP_ACR1_FWLOG_NOACK_EN_SHFT                14
#define BN1_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_ADDR               BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_MASK               0x00002000
#define BN1_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_SHFT               13
#define BN1_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_ADDR                 BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_MASK                 0x00001F00
#define BN1_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_SHFT                 8
#define BN1_WF_AGG_TOP_ACR1_RIFS_REQ_EN_ADDR                   BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_RIFS_REQ_EN_MASK                   0x00000080
#define BN1_WF_AGG_TOP_ACR1_RIFS_REQ_EN_SHFT                   7
#define BN1_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_ADDR  BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_MASK  0x00000040
#define BN1_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_SHFT  6
#define BN1_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_ADDR          BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_MASK          0x00000020
#define BN1_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_SHFT          5
#define BN1_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_ADDR           BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_MASK           0x00000008
#define BN1_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_SHFT           3
#define BN1_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_ADDR               BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_MASK               0x00000004
#define BN1_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_SHFT               2
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_ADDR          BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_MASK          0x00000002
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_SHFT          1
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_ADDR             BN1_WF_AGG_TOP_ACR1_ADDR
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_MASK             0x00000001
#define BN1_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_SHFT             0


#define BN1_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_ADDR            BN1_WF_AGG_TOP_ACR4_ADDR
#define BN1_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_MASK            0x001F0000
#define BN1_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_SHFT            16
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_ADDR              BN1_WF_AGG_TOP_ACR4_ADDR
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_MASK              0x00000002
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_SHFT              1
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_ADDR              BN1_WF_AGG_TOP_ACR4_ADDR
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_MASK              0x00000001
#define BN1_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_SHFT              0


#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_ADDR         BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_MASK         0xF0000000
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_SHFT         28
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_ADDR         BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_MASK         0x0FFF0000
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_SHFT         16
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_ADDR        BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_MASK        0x00007F00
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_SHFT        8
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_ADDR          BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_MASK          0x00000020
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_SHFT          5
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_ADDR           BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_MASK           0x00000010
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_SHFT           4
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_ADDR           BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_MASK           0x00000008
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_SHFT           3
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_ADDR           BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_MASK           0x00000004
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_SHFT           2
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_ADDR           BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_MASK           0x00000002
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_SHFT           1
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_ADDR           BN1_WF_AGG_TOP_ACR5_ADDR
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_MASK           0x00000001
#define BN1_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_SHFT           0


#define BN1_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_ADDR             BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_MASK             0x08000000
#define BN1_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_SHFT             27
#define BN1_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_ADDR                 BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_MASK                 0x04000000
#define BN1_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_SHFT                 26
#define BN1_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_ADDR           BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_MASK           0x00100000
#define BN1_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_SHFT           20
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_HE_EN_ADDR               BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_HE_EN_MASK               0x00080000
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_HE_EN_SHFT               19
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_VHT_EN_ADDR              BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_VHT_EN_MASK              0x00040000
#define BN1_WF_AGG_TOP_ACR6_MLOSYNCTX_VHT_EN_SHFT              18
#define BN1_WF_AGG_TOP_ACR6_EMLSR_TPE_EN_ADDR                  BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_EMLSR_TPE_EN_MASK                  0x00020000
#define BN1_WF_AGG_TOP_ACR6_EMLSR_TPE_EN_SHFT                  17
#define BN1_WF_AGG_TOP_ACR6_SN_WB_MODE_ADDR                    BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_SN_WB_MODE_MASK                    0x00010000
#define BN1_WF_AGG_TOP_ACR6_SN_WB_MODE_SHFT                    16
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_ADDR            BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_MASK            0x00008000
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_SHFT            15
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_ADDR      BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_MASK      0x00004000
#define BN1_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_SHFT      14
#define BN1_WF_AGG_TOP_ACR6_SR_DIS_TXOP_ADDR                   BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_SR_DIS_TXOP_MASK                   0x00002000
#define BN1_WF_AGG_TOP_ACR6_SR_DIS_TXOP_SHFT                   13
#define BN1_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_ADDR             BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_MASK             0x00001000
#define BN1_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_SHFT             12
#define BN1_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_ADDR          BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_MASK          0x00000800
#define BN1_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_SHFT          11
#define BN1_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_ADDR               BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_MASK               0x00000400
#define BN1_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_SHFT               10
#define BN1_WF_AGG_TOP_ACR6_TXS_DISABLE_ADDR                   BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_TXS_DISABLE_MASK                   0x00000080
#define BN1_WF_AGG_TOP_ACR6_TXS_DISABLE_SHFT                   7
#define BN1_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_ADDR                BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_MASK                0x00000040
#define BN1_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_SHFT                6
#define BN1_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_ADDR            BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_MASK            0x00000008
#define BN1_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_SHFT            3
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_ADDR     BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_MASK     0x00000004
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_SHFT     2
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_ADDR     BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_MASK     0x00000002
#define BN1_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_SHFT     1
#define BN1_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_ADDR             BN1_WF_AGG_TOP_ACR6_ADDR
#define BN1_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_MASK             0x00000001
#define BN1_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_SHFT             0


#define BN1_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_ADDR                  BN1_WF_AGG_TOP_ACR8_ADDR
#define BN1_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_MASK                  0xFFFF0000
#define BN1_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_SHFT                  16
#define BN1_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_ADDR                BN1_WF_AGG_TOP_ACR8_ADDR
#define BN1_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_SHFT                0


#define BN1_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_ADDR      BN1_WF_AGG_TOP_MRCR_ADDR
#define BN1_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_MASK      0x1F000000
#define BN1_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_SHFT      24
#define BN1_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_ADDR              BN1_WF_AGG_TOP_MRCR_ADDR
#define BN1_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_MASK              0x0000F000
#define BN1_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_SHFT              12
#define BN1_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_ADDR            BN1_WF_AGG_TOP_MRCR_ADDR
#define BN1_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_MASK            0x00000F80
#define BN1_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_SHFT            7
#define BN1_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_ADDR            BN1_WF_AGG_TOP_MRCR_ADDR
#define BN1_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_MASK            0x00000040
#define BN1_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_SHFT            6
#define BN1_WF_AGG_TOP_MRCR_RTY_MODE0_ADDR                     BN1_WF_AGG_TOP_MRCR_ADDR
#define BN1_WF_AGG_TOP_MRCR_RTY_MODE0_MASK                     0x00000003
#define BN1_WF_AGG_TOP_MRCR_RTY_MODE0_SHFT                     0


#define BN1_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_ADDR             BN1_WF_AGG_TOP_MMPDR_ADDR
#define BN1_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_MASK             0x00007FFF
#define BN1_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_SHFT             0


#define BN1_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_ADDR             BN1_WF_AGG_TOP_GFPDR_ADDR
#define BN1_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_MASK             0x00007FFF
#define BN1_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_SHFT             0


#define BN1_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_ADDR           BN1_WF_AGG_TOP_VHTPDR_ADDR
#define BN1_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_MASK           0x00007FFF
#define BN1_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_SHFT           0


#define BN1_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_ADDR            BN1_WF_AGG_TOP_HEPDR_ADDR
#define BN1_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_MASK            0x7FFF0000
#define BN1_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_SHFT            16
#define BN1_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_ADDR             BN1_WF_AGG_TOP_HEPDR_ADDR
#define BN1_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_MASK             0x00007FFF
#define BN1_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_SHFT             0


#define BN1_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_ADDR                 BN1_WF_AGG_TOP_CTCR_ADDR
#define BN1_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_MASK                 0x00008000
#define BN1_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_SHFT                 15
#define BN1_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_ADDR                  BN1_WF_AGG_TOP_CTCR_ADDR
#define BN1_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_MASK                  0x00000004
#define BN1_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_SHFT                  2
#define BN1_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_ADDR                BN1_WF_AGG_TOP_CTCR_ADDR
#define BN1_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_MASK                0x00000002
#define BN1_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_SHFT                1


#define BN1_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_ADDR             BN1_WF_AGG_TOP_ATCR3_ADDR
#define BN1_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_MASK             0x0FFF0000
#define BN1_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_SHFT             16
#define BN1_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_ADDR     BN1_WF_AGG_TOP_ATCR3_ADDR
#define BN1_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_MASK     0x00000002
#define BN1_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_SHFT     1
#define BN1_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_ADDR               BN1_WF_AGG_TOP_ATCR3_ADDR
#define BN1_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_MASK               0x00000001
#define BN1_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_SHFT               0


#define BN1_WF_AGG_TOP_SRCR_CSR_PTYPE_TRANS_CTS_IN_TXOP_ADDR   BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_CSR_PTYPE_TRANS_CTS_IN_TXOP_MASK   0x01000000
#define BN1_WF_AGG_TOP_SRCR_CSR_PTYPE_TRANS_CTS_IN_TXOP_SHFT   24
#define BN1_WF_AGG_TOP_SRCR_CSRA_DUR_TH_ADDR                   BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_CSRA_DUR_TH_MASK                   0x00FF0000
#define BN1_WF_AGG_TOP_SRCR_CSRA_DUR_TH_SHFT                   16
#define BN1_WF_AGG_TOP_SRCR_SR_ALIGN_REM_TIME_EN_ADDR          BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_SR_ALIGN_REM_TIME_EN_MASK          0x00000008
#define BN1_WF_AGG_TOP_SRCR_SR_ALIGN_REM_TIME_EN_SHFT          3
#define BN1_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_ADDR      BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_MASK      0x00000004
#define BN1_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_SHFT      2
#define BN1_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_ADDR      BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_MASK      0x00000002
#define BN1_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_SHFT      1
#define BN1_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_ADDR                BN1_WF_AGG_TOP_SRCR_ADDR
#define BN1_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_SHFT                0


#define BN1_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_ADDR     BN1_WF_AGG_TOP_VBCR_ADDR
#define BN1_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_MASK     0x00000001
#define BN1_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_SHFT     0


#define BN1_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_ADDR             BN1_WF_AGG_TOP_TCR_ADDR
#define BN1_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_MASK             0x0000000F
#define BN1_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_SHFT             0


#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_ADDR      BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_MASK      0x80000000
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_SHFT      31
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_ADDR          BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_MASK          0x03000000
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_SHFT          24
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_ADDR      BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_MASK      0x00800000
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_SHFT      23
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_ADDR          BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_MASK          0x00030000
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_SHFT          16
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_ADDR      BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_MASK      0x00008000
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_SHFT      15
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_ADDR          BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_MASK          0x00000300
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_SHFT          8
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_ADDR      BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_MASK      0x00000080
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_SHFT      7
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_ADDR          BN1_WF_AGG_TOP_SRHS_ADDR
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_MASK          0x00000003
#define BN1_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_SHFT          0


#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_ADDR BN1_WF_AGG_TOP_DBRCR0_ADDR
#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_MASK 0x03FF0000
#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_SHFT 16
#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_ADDR BN1_WF_AGG_TOP_DBRCR0_ADDR
#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_MASK 0x000003FF
#define BN1_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_SHFT 0


#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_ADDR BN1_WF_AGG_TOP_DBRCR1_ADDR
#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_MASK 0x03FF0000
#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_SHFT 16
#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_ADDR BN1_WF_AGG_TOP_DBRCR1_ADDR
#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_MASK 0x000003FF
#define BN1_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_SHFT 0


#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_ADDR  BN1_WF_AGG_TOP_CTETCR_ADDR
#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_MASK  0x0000FF00
#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_SHFT  8
#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_ADDR            BN1_WF_AGG_TOP_CTETCR_ADDR
#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_MASK            0x000000FF
#define BN1_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_SHFT            0


#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_ADDR         BN1_WF_AGG_TOP_WPDR_ADDR
#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_MASK         0x80000000
#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_SHFT         31
#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_ADDR            BN1_WF_AGG_TOP_WPDR_ADDR
#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_MASK            0x7FFF0000
#define BN1_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_SHFT            16
#define BN1_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_ADDR                BN1_WF_AGG_TOP_WPDR_ADDR
#define BN1_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_MASK                0x00007FFF
#define BN1_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_SHFT                0


#define BN1_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_ADDR           BN1_WF_AGG_TOP_PLRPDR_ADDR
#define BN1_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_MASK           0x00007FFF
#define BN1_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_SHFT           0


#define BN1_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_ADDR          BN1_WF_AGG_TOP_CECR_ADDR
#define BN1_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_MASK          0x0000C000
#define BN1_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_SHFT          14


#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_MASK         0x80000000
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_SHFT         31
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_ADDR               BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_MASK               0x3F000000
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_SHFT               24
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_MASK         0x00800000
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_SHFT         23
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_ADDR               BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_MASK               0x003F0000
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_SHFT               16
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_MASK         0x00008000
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_SHFT         15
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_ADDR               BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_MASK               0x00003F00
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_SHFT               8
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_MASK         0x00000080
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_SHFT         7
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_ADDR               BN1_WF_AGG_TOP_OMRCR0_ADDR
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_MASK               0x0000003F
#define BN1_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_SHFT               0


#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_MASK         0x80000000
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_SHFT         31
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_ADDR               BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_MASK               0x3F000000
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_SHFT               24
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_MASK         0x00800000
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_SHFT         23
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_ADDR               BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_MASK               0x003F0000
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_SHFT               16
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_MASK         0x00008000
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_SHFT         15
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_ADDR               BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_MASK               0x00003F00
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_SHFT               8
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_MASK         0x00000080
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_SHFT         7
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_ADDR               BN1_WF_AGG_TOP_OMRCR1_ADDR
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_MASK               0x0000003F
#define BN1_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_SHFT               0


#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_MASK         0x80000000
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_SHFT         31
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_ADDR               BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_MASK               0x3F000000
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_SHFT               24
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_MASK         0x00800000
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_SHFT         23
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_ADDR               BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_MASK               0x003F0000
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_SHFT               16
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_MASK         0x00008000
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_SHFT         15
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_ADDR               BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_MASK               0x00003F00
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_SHFT               8
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_MASK         0x00000080
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_SHFT         7
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_ADDR               BN1_WF_AGG_TOP_OMRCR2_ADDR
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_MASK               0x0000003F
#define BN1_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_SHFT               0


#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_MASK         0x80000000
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_SHFT         31
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_ADDR               BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_MASK               0x3F000000
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_SHFT               24
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_MASK         0x00800000
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_SHFT         23
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_ADDR               BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_MASK               0x003F0000
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_SHFT               16
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_MASK         0x00008000
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_SHFT         15
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_ADDR               BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_MASK               0x00003F00
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_SHFT               8
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_ADDR         BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_MASK         0x00000080
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_SHFT         7
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_ADDR               BN1_WF_AGG_TOP_OMRCR3_ADDR
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_MASK               0x0000003F
#define BN1_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_SHFT               0


#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_ADDR           BN1_WF_AGG_TOP_TMCR_ADDR
#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_MASK           0x00010000
#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_SHFT           16
#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_ADDR              BN1_WF_AGG_TOP_TMCR_ADDR
#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_MASK              0x00007FFF
#define BN1_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_SHFT              0


#define BN1_WF_AGG_TOP_TWTCR_TWTTXCTRL_ADDR                    BN1_WF_AGG_TOP_TWTCR_ADDR
#define BN1_WF_AGG_TOP_TWTCR_TWTTXCTRL_MASK                    0x00000001
#define BN1_WF_AGG_TOP_TWTCR_TWTTXCTRL_SHFT                    0


#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_ADDR             BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_MASK             0x80000000
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_SHFT             31
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_ADDR            BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_MASK            0x0F000000
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_SHFT            24
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_ADDR             BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_MASK             0x00800000
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_SHFT             23
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_ADDR            BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_MASK            0x000F0000
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_SHFT            16
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_ADDR             BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_MASK             0x00008000
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_SHFT             15
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_ADDR            BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_MASK            0x00000F00
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_SHFT            8
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_ADDR             BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_MASK             0x00000080
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_SHFT             7
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_ADDR            BN1_WF_AGG_TOP_TWTSTACR_ADDR
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_MASK            0x0000000F
#define BN1_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_SHFT            0


#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE0TB_ADDR
#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE0TB_ADDR
#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE1TB_ADDR
#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE1TB_ADDR
#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE2TB_ADDR
#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE2TB_ADDR
#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE3TB_ADDR
#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE3TB_ADDR
#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE4TB_ADDR
#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE4TB_ADDR
#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE5TB_ADDR
#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE5TB_ADDR
#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE6TB_ADDR
#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE6TB_ADDR
#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE7TB_ADDR
#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE7TB_ADDR
#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE8TB_ADDR
#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE8TB_ADDR
#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTE9TB_ADDR
#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTE9TB_ADDR
#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTEATB_ADDR
#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTEATB_ADDR
#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTEBTB_ADDR
#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTEBTB_ADDR
#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTECTB_ADDR
#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTECTB_ADDR
#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTEDTB_ADDR
#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTEDTB_ADDR
#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTEETB_ADDR
#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTEETB_ADDR
#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_ADDR           BN1_WF_AGG_TOP_TWTEFTB_ADDR
#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_MASK           0xFFF00000
#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_SHFT           20
#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_ADDR         BN1_WF_AGG_TOP_TWTEFTB_ADDR
#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_MASK         0x000FFFFF
#define BN1_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_SHFT         0


#define BN1_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_ADDR   BN1_WF_AGG_TOP_B0SPPSCR_ADDR
#define BN1_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_MASK   0x0000FFFF
#define BN1_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_SHFT   0


#define BN1_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_ADDR       BN1_WF_AGG_TOP_B0SPPCR_ADDR
#define BN1_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_MASK       0x0000FFFF
#define BN1_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_SHFT       0


#define BN1_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_ADDR                BN1_WF_AGG_TOP_B0ACR_ADDR
#define BN1_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_SHFT                0


#define BN1_WF_AGG_TOP_RCR_R2I_LTF_REP_ADDR                    BN1_WF_AGG_TOP_RCR_ADDR
#define BN1_WF_AGG_TOP_RCR_R2I_LTF_REP_MASK                    0x00000070
#define BN1_WF_AGG_TOP_RCR_R2I_LTF_REP_SHFT                    4
#define BN1_WF_AGG_TOP_RCR_I2R_LTF_REP_ADDR                    BN1_WF_AGG_TOP_RCR_ADDR
#define BN1_WF_AGG_TOP_RCR_I2R_LTF_REP_MASK                    0x00000007
#define BN1_WF_AGG_TOP_RCR_I2R_LTF_REP_SHFT                    0


#define BN1_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_ADDR        BN1_WF_AGG_TOP_ATCR0_ADDR
#define BN1_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_MASK        0x80000000
#define BN1_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_SHFT        31
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_ADDR              BN1_WF_AGG_TOP_ATCR0_ADDR
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_MASK              0x40000000
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_SHFT              30
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_ADDR                 BN1_WF_AGG_TOP_ATCR0_ADDR
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_MASK                 0x000FFFFF
#define BN1_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_SHFT                 0


#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_ADDR BN1_WF_AGG_TOP_ATCR1_ADDR
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_MASK 0xFFFF0000
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_SHFT 16
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_ADDR BN1_WF_AGG_TOP_ATCR1_ADDR
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_MASK 0x00000002
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_SHFT 1
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_ADDR          BN1_WF_AGG_TOP_ATCR1_ADDR
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_MASK          0x00000001
#define BN1_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_SHFT          0


#define BN1_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_ADDR   BN1_WF_AGG_TOP_B1SPPSCR_ADDR
#define BN1_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_MASK   0x0000FFFF
#define BN1_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_SHFT   0


#define BN1_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_ADDR       BN1_WF_AGG_TOP_B1SPPCR_ADDR
#define BN1_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_MASK       0x0000FFFF
#define BN1_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_SHFT       0


#define BN1_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_ADDR                BN1_WF_AGG_TOP_B1ACR_ADDR
#define BN1_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_SHFT                0


#define BN1_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_ADDR   BN1_WF_AGG_TOP_B2SPPSCR_ADDR
#define BN1_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_MASK   0x0000FFFF
#define BN1_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_SHFT   0


#define BN1_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_ADDR       BN1_WF_AGG_TOP_B2SPPCR_ADDR
#define BN1_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_MASK       0x0000FFFF
#define BN1_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_SHFT       0


#define BN1_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_ADDR                BN1_WF_AGG_TOP_B2ACR_ADDR
#define BN1_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_SHFT                0


#define BN1_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_ADDR   BN1_WF_AGG_TOP_B3SPPSCR_ADDR
#define BN1_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_MASK   0x0000FFFF
#define BN1_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_SHFT   0


#define BN1_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_ADDR       BN1_WF_AGG_TOP_B3SPPCR_ADDR
#define BN1_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_MASK       0x0000FFFF
#define BN1_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_SHFT       0


#define BN1_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_ADDR                BN1_WF_AGG_TOP_B3ACR_ADDR
#define BN1_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_MASK                0x00000001
#define BN1_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_SHFT                0


#define BN1_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR2_ADDR
#define BN1_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR2_ADDR
#define BN1_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR3_ADDR
#define BN1_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR3_ADDR
#define BN1_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR4_ADDR
#define BN1_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR4_ADDR
#define BN1_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR5_ADDR
#define BN1_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR5_ADDR
#define BN1_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR6_ADDR
#define BN1_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR6_ADDR
#define BN1_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR7_ADDR
#define BN1_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_MASK              0x03FF0000
#define BN1_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_SHFT              16
#define BN1_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_ADDR              BN1_WF_AGG_TOP_AALCR7_ADDR
#define BN1_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_MASK              0x000003FF
#define BN1_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_SHFT              0


#define BN1_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_ADDR            BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_MASK            0x00000FE0
#define BN1_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_SHFT            5
#define BN1_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_ADDR          BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_MASK          0x00000010
#define BN1_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_SHFT          4
#define BN1_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_ADDR  BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_MASK  0x00000008
#define BN1_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_SHFT  3
#define BN1_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_ADDR              BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_MASK              0x00000004
#define BN1_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_SHFT              2
#define BN1_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_ADDR BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_MASK 0x00000002
#define BN1_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_SHFT 1
#define BN1_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_ADDR         BN1_WF_AGG_TOP_TCCR_ADDR
#define BN1_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_MASK         0x00000001
#define BN1_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_SHFT         0


#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_ADDR         BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_MASK         0x00100000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_SHFT         20
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_ADDR         BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_MASK         0x00080000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_SHFT         19
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_ADDR     BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_MASK     0x00040000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_SHFT     18
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_ADDR             BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_MASK             0x00020000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_SHFT             17
#define BN1_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_ADDR        BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_MASK        0x00010000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_SHFT        16
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_MASK           0x00008000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_SHFT           15
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_MASK           0x00004000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_SHFT           14
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_MASK           0x00002000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_SHFT           13
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_MASK           0x00001000
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_SHFT           12
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_MASK           0x00000800
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_SHFT           11
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_MASK           0x00000400
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_SHFT           10
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_MASK           0x00000200
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_SHFT           9
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_MASK           0x00000100
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_SHFT           8
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_MASK           0x00000080
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_SHFT           7
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_MASK           0x00000040
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_SHFT           6
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_MASK           0x00000020
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_SHFT           5
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_MASK           0x00000010
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_SHFT           4
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_MASK           0x00000008
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_SHFT           3
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_MASK           0x00000004
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_SHFT           2
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_MASK           0x00000002
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_SHFT           1
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_ADDR           BN1_WF_AGG_TOP_TFCR_ADDR
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_MASK           0x00000001
#define BN1_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_SHFT           0


#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_ADDR                   BN1_WF_AGG_TOP_MUCR0_ADDR
#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_MASK                   0x001E0000
#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SHFT                   17
#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_ADDR               BN1_WF_AGG_TOP_MUCR0_ADDR
#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_MASK               0x00010000
#define BN1_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_SHFT               16
#define BN1_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_ADDR              BN1_WF_AGG_TOP_MUCR0_ADDR
#define BN1_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_MASK              0x00001000
#define BN1_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_SHFT              12
#define BN1_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_ADDR                 BN1_WF_AGG_TOP_MUCR0_ADDR
#define BN1_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_MASK                 0x00000380
#define BN1_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_SHFT                 7
#define BN1_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_ADDR      BN1_WF_AGG_TOP_MUCR0_ADDR
#define BN1_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_MASK      0x00000001
#define BN1_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_SHFT      0


#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_ADDR   BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_MASK   0x02000000
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_SHFT   25
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_ADDR          BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_MASK          0x01000000
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_SHFT          24
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_ADDR             BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_MASK             0x00800000
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_SHFT             23
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_ADDR   BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_MASK   0x00400000
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_SHFT   22
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_ADDR      BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_MASK      0x00200000
#define BN1_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_SHFT      21
#define BN1_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_ADDR      BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_MASK      0x00100000
#define BN1_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_SHFT      20
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_ADDR          BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_MASK          0x00080000
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_SHFT          19
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_ADDR             BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_MASK             0x00040000
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_SHFT             18
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_ADDR   BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_MASK   0x00020000
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_SHFT   17
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_ADDR      BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_MASK      0x00010000
#define BN1_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_SHFT      16
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_ADDR    BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_MASK    0x00000080
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_SHFT    7
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_ADDR           BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_MASK           0x00000040
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_SHFT           6
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_ADDR              BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_MASK              0x00000020
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_SHFT              5
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_ADDR    BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_MASK    0x00000010
#define BN1_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_SHFT    4
#define BN1_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_ADDR       BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_MASK       0x00000008
#define BN1_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_SHFT       3
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_ADDR           BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_MASK           0x00000004
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_SHFT           2
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_ADDR              BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_MASK              0x00000002
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_SHFT              1
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_ADDR    BN1_WF_AGG_TOP_MUCR1_ADDR
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_MASK    0x00000001
#define BN1_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_SHFT    0


#define BN1_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_ADDR           BN1_WF_AGG_TOP_CSDCR0_ADDR
#define BN1_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_MASK           0xFFFFFFFF
#define BN1_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_SHFT           0


#define BN1_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_ADDR           BN1_WF_AGG_TOP_CSDCR1_ADDR
#define BN1_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_MASK           0xFFFFFFFF
#define BN1_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_SHFT           0


#define BN1_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_ADDR          BN1_WF_AGG_TOP_CSDCR2_ADDR
#define BN1_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_MASK          0xFFFFFFFF
#define BN1_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_SHFT          0


#define BN1_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_ADDR          BN1_WF_AGG_TOP_CSDCR3_ADDR
#define BN1_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_MASK          0xFFFFFFFF
#define BN1_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_SHFT          0


#define BN1_WF_AGG_TOP_CSDCR4_CE_NONSF_ADDR                    BN1_WF_AGG_TOP_CSDCR4_ADDR
#define BN1_WF_AGG_TOP_CSDCR4_CE_NONSF_MASK                    0xFFFFFFFF
#define BN1_WF_AGG_TOP_CSDCR4_CE_NONSF_SHFT                    0


#define BN1_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_ADDR           BN1_WF_AGG_TOP_TBCR_ADDR
#define BN1_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_MASK           0x0F000000
#define BN1_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_SHFT           24
#define BN1_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_ADDR           BN1_WF_AGG_TOP_TBCR_ADDR
#define BN1_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_MASK           0x000F0000
#define BN1_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_SHFT           16
#define BN1_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_ADDR           BN1_WF_AGG_TOP_TBCR_ADDR
#define BN1_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_MASK           0x00000F00
#define BN1_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_SHFT           8
#define BN1_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_ADDR           BN1_WF_AGG_TOP_TBCR_ADDR
#define BN1_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_MASK           0x000000C0
#define BN1_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_SHFT           6
#define BN1_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_ADDR           BN1_WF_AGG_TOP_TBCR_ADDR
#define BN1_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_MASK           0x0000000F
#define BN1_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_SHFT           0


#define BN1_WF_AGG_TOP_DYNSCR_DS_EN_ADDR                       BN1_WF_AGG_TOP_DYNSCR_ADDR
#define BN1_WF_AGG_TOP_DYNSCR_DS_EN_MASK                       0xFFFFFFFF
#define BN1_WF_AGG_TOP_DYNSCR_DS_EN_SHFT                       0


#define BN1_WF_AGG_TOP_DYNSSCR_DS_STATUS_ADDR                  BN1_WF_AGG_TOP_DYNSSCR_ADDR
#define BN1_WF_AGG_TOP_DYNSSCR_DS_STATUS_MASK                  0xFFFFFFFF
#define BN1_WF_AGG_TOP_DYNSSCR_DS_STATUS_SHFT                  0


#define BN1_WF_AGG_TOP_PPCR_FUNCQ_PP_EN_ADDR                   BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_FUNCQ_PP_EN_MASK                   0x00010000
#define BN1_WF_AGG_TOP_PPCR_FUNCQ_PP_EN_SHFT                   16
#define BN1_WF_AGG_TOP_PPCR_AC33_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC33_PP_EN_MASK                    0x00008000
#define BN1_WF_AGG_TOP_PPCR_AC33_PP_EN_SHFT                    15
#define BN1_WF_AGG_TOP_PPCR_AC32_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC32_PP_EN_MASK                    0x00004000
#define BN1_WF_AGG_TOP_PPCR_AC32_PP_EN_SHFT                    14
#define BN1_WF_AGG_TOP_PPCR_AC31_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC31_PP_EN_MASK                    0x00002000
#define BN1_WF_AGG_TOP_PPCR_AC31_PP_EN_SHFT                    13
#define BN1_WF_AGG_TOP_PPCR_AC30_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC30_PP_EN_MASK                    0x00001000
#define BN1_WF_AGG_TOP_PPCR_AC30_PP_EN_SHFT                    12
#define BN1_WF_AGG_TOP_PPCR_AC23_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC23_PP_EN_MASK                    0x00000800
#define BN1_WF_AGG_TOP_PPCR_AC23_PP_EN_SHFT                    11
#define BN1_WF_AGG_TOP_PPCR_AC22_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC22_PP_EN_MASK                    0x00000400
#define BN1_WF_AGG_TOP_PPCR_AC22_PP_EN_SHFT                    10
#define BN1_WF_AGG_TOP_PPCR_AC21_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC21_PP_EN_MASK                    0x00000200
#define BN1_WF_AGG_TOP_PPCR_AC21_PP_EN_SHFT                    9
#define BN1_WF_AGG_TOP_PPCR_AC20_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC20_PP_EN_MASK                    0x00000100
#define BN1_WF_AGG_TOP_PPCR_AC20_PP_EN_SHFT                    8
#define BN1_WF_AGG_TOP_PPCR_AC13_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC13_PP_EN_MASK                    0x00000080
#define BN1_WF_AGG_TOP_PPCR_AC13_PP_EN_SHFT                    7
#define BN1_WF_AGG_TOP_PPCR_AC12_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC12_PP_EN_MASK                    0x00000040
#define BN1_WF_AGG_TOP_PPCR_AC12_PP_EN_SHFT                    6
#define BN1_WF_AGG_TOP_PPCR_AC11_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC11_PP_EN_MASK                    0x00000020
#define BN1_WF_AGG_TOP_PPCR_AC11_PP_EN_SHFT                    5
#define BN1_WF_AGG_TOP_PPCR_AC10_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC10_PP_EN_MASK                    0x00000010
#define BN1_WF_AGG_TOP_PPCR_AC10_PP_EN_SHFT                    4
#define BN1_WF_AGG_TOP_PPCR_AC03_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC03_PP_EN_MASK                    0x00000008
#define BN1_WF_AGG_TOP_PPCR_AC03_PP_EN_SHFT                    3
#define BN1_WF_AGG_TOP_PPCR_AC02_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC02_PP_EN_MASK                    0x00000004
#define BN1_WF_AGG_TOP_PPCR_AC02_PP_EN_SHFT                    2
#define BN1_WF_AGG_TOP_PPCR_AC01_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC01_PP_EN_MASK                    0x00000002
#define BN1_WF_AGG_TOP_PPCR_AC01_PP_EN_SHFT                    1
#define BN1_WF_AGG_TOP_PPCR_AC00_PP_EN_ADDR                    BN1_WF_AGG_TOP_PPCR_ADDR
#define BN1_WF_AGG_TOP_PPCR_AC00_PP_EN_MASK                    0x00000001
#define BN1_WF_AGG_TOP_PPCR_AC00_PP_EN_SHFT                    0


#define BN1_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_ADDR             BN1_WF_AGG_TOP_TCSR1_ADDR
#define BN1_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_MASK             0xFF000000
#define BN1_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_SHFT             24
#define BN1_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_ADDR         BN1_WF_AGG_TOP_TCSR1_ADDR
#define BN1_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_MASK         0x00FF0000
#define BN1_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_SHFT         16
#define BN1_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_ADDR             BN1_WF_AGG_TOP_TCSR1_ADDR
#define BN1_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_MASK             0x0000FF00
#define BN1_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_SHFT             8
#define BN1_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_ADDR            BN1_WF_AGG_TOP_TCSR1_ADDR
#define BN1_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_MASK            0x000000FF
#define BN1_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_SHFT            0


#define BN1_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_ADDR             BN1_WF_AGG_TOP_TCSR2_ADDR
#define BN1_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_MASK             0x80000000
#define BN1_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_SHFT             31
#define BN1_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_ADDR           BN1_WF_AGG_TOP_TCSR2_ADDR
#define BN1_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_MASK           0x000000FF
#define BN1_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_SHFT           0


#define BN1_WF_AGG_TOP_CHDCR0_CH_DBG_0_ADDR                    BN1_WF_AGG_TOP_CHDCR0_ADDR
#define BN1_WF_AGG_TOP_CHDCR0_CH_DBG_0_MASK                    0xFFFFFFFF
#define BN1_WF_AGG_TOP_CHDCR0_CH_DBG_0_SHFT                    0


#define BN1_WF_AGG_TOP_CHDCR1_CH_DBG_1_ADDR                    BN1_WF_AGG_TOP_CHDCR1_ADDR
#define BN1_WF_AGG_TOP_CHDCR1_CH_DBG_1_MASK                    0xFFFFFFFF
#define BN1_WF_AGG_TOP_CHDCR1_CH_DBG_1_SHFT                    0


#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_ADDR                 BN1_WF_AGG_TOP_DCR_ADDR
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_MASK                 0x3F000000
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_SHFT                 24
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_ADDR                 BN1_WF_AGG_TOP_DCR_ADDR
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_MASK                 0x003F0000
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_SHFT                 16
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_ADDR                 BN1_WF_AGG_TOP_DCR_ADDR
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_MASK                 0x00003F00
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_SHFT                 8
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_ADDR                 BN1_WF_AGG_TOP_DCR_ADDR
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_MASK                 0x0000003F
#define BN1_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_SHFT                 0


#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_ADDR             BN1_WF_AGG_TOP_SMDCR_ADDR
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_MASK             0x3F000000
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_SHFT             24
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_ADDR             BN1_WF_AGG_TOP_SMDCR_ADDR
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_MASK             0x003F0000
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_SHFT             16
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_ADDR             BN1_WF_AGG_TOP_SMDCR_ADDR
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_MASK             0x00003F00
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_SHFT             8
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_ADDR             BN1_WF_AGG_TOP_SMDCR_ADDR
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_MASK             0x0000003F
#define BN1_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_SHFT             0


#define BN1_WF_AGG_TOP_TXCMDSMCR_BAR_CS_ADDR                   BN1_WF_AGG_TOP_TXCMDSMCR_ADDR
#define BN1_WF_AGG_TOP_TXCMDSMCR_BAR_CS_MASK                   0x00003000
#define BN1_WF_AGG_TOP_TXCMDSMCR_BAR_CS_SHFT                   12
#define BN1_WF_AGG_TOP_TXCMDSMCR_RPT_CS_ADDR                   BN1_WF_AGG_TOP_TXCMDSMCR_ADDR
#define BN1_WF_AGG_TOP_TXCMDSMCR_RPT_CS_MASK                   0x00000700
#define BN1_WF_AGG_TOP_TXCMDSMCR_RPT_CS_SHFT                   8
#define BN1_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_ADDR                BN1_WF_AGG_TOP_TXCMDSMCR_ADDR
#define BN1_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_MASK                0x00000070
#define BN1_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_SHFT                4
#define BN1_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_ADDR                 BN1_WF_AGG_TOP_TXCMDSMCR_ADDR
#define BN1_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_MASK                 0x00000007
#define BN1_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_SHFT                 0


#define BN1_WF_AGG_TOP_SMCR0_FTWTBL_CS0_ADDR                   BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_FTWTBL_CS0_MASK                   0x00300000
#define BN1_WF_AGG_TOP_SMCR0_FTWTBL_CS0_SHFT                   20
#define BN1_WF_AGG_TOP_SMCR0_FTMPDU_CS0_ADDR                   BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_FTMPDU_CS0_MASK                   0x00030000
#define BN1_WF_AGG_TOP_SMCR0_FTMPDU_CS0_SHFT                   16
#define BN1_WF_AGG_TOP_SMCR0_AGG_CS0_ADDR                      BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_AGG_CS0_MASK                      0x00007000
#define BN1_WF_AGG_TOP_SMCR0_AGG_CS0_SHFT                      12
#define BN1_WF_AGG_TOP_SMCR0_PP_CS0_ADDR                       BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_PP_CS0_MASK                       0x00000700
#define BN1_WF_AGG_TOP_SMCR0_PP_CS0_SHFT                       8
#define BN1_WF_AGG_TOP_SMCR0_PS_CS0_ADDR                       BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_PS_CS0_MASK                       0x00000070
#define BN1_WF_AGG_TOP_SMCR0_PS_CS0_SHFT                       4
#define BN1_WF_AGG_TOP_SMCR0_SRCH_CS0_ADDR                     BN1_WF_AGG_TOP_SMCR0_ADDR
#define BN1_WF_AGG_TOP_SMCR0_SRCH_CS0_MASK                     0x0000000F
#define BN1_WF_AGG_TOP_SMCR0_SRCH_CS0_SHFT                     0


#define BN1_WF_AGG_TOP_SMCR1_FTWTBL_CS1_ADDR                   BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_FTWTBL_CS1_MASK                   0x00300000
#define BN1_WF_AGG_TOP_SMCR1_FTWTBL_CS1_SHFT                   20
#define BN1_WF_AGG_TOP_SMCR1_FTMPDU_CS1_ADDR                   BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_FTMPDU_CS1_MASK                   0x00030000
#define BN1_WF_AGG_TOP_SMCR1_FTMPDU_CS1_SHFT                   16
#define BN1_WF_AGG_TOP_SMCR1_AGG_CS1_ADDR                      BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_AGG_CS1_MASK                      0x00007000
#define BN1_WF_AGG_TOP_SMCR1_AGG_CS1_SHFT                      12
#define BN1_WF_AGG_TOP_SMCR1_PP_CS1_ADDR                       BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_PP_CS1_MASK                       0x00000700
#define BN1_WF_AGG_TOP_SMCR1_PP_CS1_SHFT                       8
#define BN1_WF_AGG_TOP_SMCR1_PS_CS1_ADDR                       BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_PS_CS1_MASK                       0x00000070
#define BN1_WF_AGG_TOP_SMCR1_PS_CS1_SHFT                       4
#define BN1_WF_AGG_TOP_SMCR1_SRCH_CS1_ADDR                     BN1_WF_AGG_TOP_SMCR1_ADDR
#define BN1_WF_AGG_TOP_SMCR1_SRCH_CS1_MASK                     0x0000000F
#define BN1_WF_AGG_TOP_SMCR1_SRCH_CS1_SHFT                     0


#define BN1_WF_AGG_TOP_SMCR2_FTWTBL_CS2_ADDR                   BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_FTWTBL_CS2_MASK                   0x00300000
#define BN1_WF_AGG_TOP_SMCR2_FTWTBL_CS2_SHFT                   20
#define BN1_WF_AGG_TOP_SMCR2_FTMPDU_CS2_ADDR                   BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_FTMPDU_CS2_MASK                   0x00030000
#define BN1_WF_AGG_TOP_SMCR2_FTMPDU_CS2_SHFT                   16
#define BN1_WF_AGG_TOP_SMCR2_AGG_CS2_ADDR                      BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_AGG_CS2_MASK                      0x00007000
#define BN1_WF_AGG_TOP_SMCR2_AGG_CS2_SHFT                      12
#define BN1_WF_AGG_TOP_SMCR2_PP_CS2_ADDR                       BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_PP_CS2_MASK                       0x00000700
#define BN1_WF_AGG_TOP_SMCR2_PP_CS2_SHFT                       8
#define BN1_WF_AGG_TOP_SMCR2_PS_CS2_ADDR                       BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_PS_CS2_MASK                       0x00000070
#define BN1_WF_AGG_TOP_SMCR2_PS_CS2_SHFT                       4
#define BN1_WF_AGG_TOP_SMCR2_SRCH_CS2_ADDR                     BN1_WF_AGG_TOP_SMCR2_ADDR
#define BN1_WF_AGG_TOP_SMCR2_SRCH_CS2_MASK                     0x0000000F
#define BN1_WF_AGG_TOP_SMCR2_SRCH_CS2_SHFT                     0


#define BN1_WF_AGG_TOP_SMCR3_FTWTBL_CS3_ADDR                   BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_FTWTBL_CS3_MASK                   0x00300000
#define BN1_WF_AGG_TOP_SMCR3_FTWTBL_CS3_SHFT                   20
#define BN1_WF_AGG_TOP_SMCR3_FTMPDU_CS3_ADDR                   BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_FTMPDU_CS3_MASK                   0x00030000
#define BN1_WF_AGG_TOP_SMCR3_FTMPDU_CS3_SHFT                   16
#define BN1_WF_AGG_TOP_SMCR3_AGG_CS3_ADDR                      BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_AGG_CS3_MASK                      0x00007000
#define BN1_WF_AGG_TOP_SMCR3_AGG_CS3_SHFT                      12
#define BN1_WF_AGG_TOP_SMCR3_PP_CS3_ADDR                       BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_PP_CS3_MASK                       0x00000700
#define BN1_WF_AGG_TOP_SMCR3_PP_CS3_SHFT                       8
#define BN1_WF_AGG_TOP_SMCR3_PS_CS3_ADDR                       BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_PS_CS3_MASK                       0x00000070
#define BN1_WF_AGG_TOP_SMCR3_PS_CS3_SHFT                       4
#define BN1_WF_AGG_TOP_SMCR3_SRCH_CS3_ADDR                     BN1_WF_AGG_TOP_SMCR3_ADDR
#define BN1_WF_AGG_TOP_SMCR3_SRCH_CS3_MASK                     0x0000000F
#define BN1_WF_AGG_TOP_SMCR3_SRCH_CS3_SHFT                     0

#ifdef __cplusplus
}
#endif

#endif // __BN1_WF_AGG_TOP_REGS_H__
