
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Oct  6 17:17:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 492.195 ; gain = 213.324
Command: read_checkpoint -auto_incremental -incremental C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1176.527 ; gain = 494.477
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'REn', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_MEM.sv:20]
INFO: [Synth 8-11241] undeclared symbol 'XAOut', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:50]
INFO: [Synth 8-11241] undeclared symbol 'XBOut', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:51]
INFO: [Synth 8-11241] undeclared symbol 'ALUWE', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:63]
WARNING: [Synth 8-8895] 'XBOut' is already implicitly declared on line 51 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:68]
WARNING: [Synth 8-8895] 'XAOut' is already implicitly declared on line 50 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:68]
WARNING: [Synth 8-8895] 'ALUWE' is already implicitly declared on line 63 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:70]
INFO: [Synth 8-11241] undeclared symbol 'XnoWriters', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:72]
INFO: [Synth 8-11241] undeclared symbol 'EXOverlayS', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:74]
INFO: [Synth 8-11241] undeclared symbol 'EXOverlayD', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:76]
WARNING: [Synth 8-8895] 'EXOverlayD' is already implicitly declared on line 76 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:90]
WARNING: [Synth 8-8895] 'EXOverlayS' is already implicitly declared on line 74 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:91]
WARNING: [Synth 8-8895] 'XnoWriters' is already implicitly declared on line 72 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:93]
INFO: [Synth 8-11241] undeclared symbol 'MDOut', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:109]
INFO: [Synth 8-11241] undeclared symbol 'MCOut', assumed default net type 'wire' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:110]
WARNING: [Synth 8-8895] 'MDOut' is already implicitly declared on line 109 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:119]
WARNING: [Synth 8-8895] 'MCOut' is already implicitly declared on line 110 [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:119]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:9]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:27]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:31]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:39]
INFO: [Synth 8-6157] synthesizing module 'CU_ID' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_ID.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CU_ID' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_ID.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CU_EX' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_EX.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CU_EX' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_EX.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BypassOverlay' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/BypassOverlay.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'BypassOverlay' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/BypassOverlay.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CU_MEM' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_MEM.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CU_MEM' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_MEM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CU_WB' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_WB.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CU_WB' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU_WB.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'MemAddrIn' does not match port width (10) of module 'CU' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:60]
WARNING: [Synth 8-689] width (16) of port connection 'MemAddrOut' does not match port width (10) of module 'CU' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:61]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/RegisterFile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/RegisterFile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/DataMem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/DataMem.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'AddrIn' does not match port width (10) of module 'DataMem' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:95]
WARNING: [Synth 8-689] width (16) of port connection 'AddrOut' does not match port width (10) of module 'DataMem' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:3]
WARNING: [Synth 8-87] always_comb on 'EXOverlayD_reg' did not result in combinational logic [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:76]
WARNING: [Synth 8-87] always_comb on 'EXOverlayS_reg' did not result in combinational logic [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:74]
WARNING: [Synth 8-87] always_comb on 'O_reg' did not result in combinational logic [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:10]
WARNING: [Synth 8-87] always_comb on 'N_reg' did not result in combinational logic [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:13]
WARNING: [Synth 8-87] always_comb on 'Z_reg' did not result in combinational logic [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:14]
WARNING: [Synth 8-7129] Port Payload[49] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[48] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[47] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[44] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[43] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[42] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[25] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[24] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[23] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[22] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[21] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[20] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[19] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[18] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[17] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[16] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[7] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[6] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[5] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[4] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[3] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[2] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[1] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Payload[0] in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module CU_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[15] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[14] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[13] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[12] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[11] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port COut[10] in module CU_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module CU_ID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.980 ; gain = 602.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.980 ; gain = 602.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.980 ; gain = 602.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1284.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'sys_clk', please type 'set_clock_uncertainty -help' for usage info. [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/constrs_1/new/constraints.xdc:2]
Finished Parsing XDC File [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1345.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1345.430 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.430 ; gain = 663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.430 ; gain = 663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.430 ; gain = 663.379
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'EXOverlayS_reg' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'EXOverlayD_reg' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:13]
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/ALU.sv:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1345.430 ; gain = 663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 3     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   50 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'CU/MB_reg' and it is trimmed from '50' to '47' bits. [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CU.sv:43]
INFO: [Synth 8-12589] Found 34 bits of RAM  (i_0) with no load. RAM width may be reduced from 50 to 16 
INFO: [Synth 8-12589] Found 6 bits of RAM  (i_5) with no load. RAM width may be reduced from 16 to 10 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1345.430 ; gain = 663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+-----------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------+-----------+----------------------+-----------------+
|CPU         | DM/mem_reg  | Implied   | 1 K x 16             | RAM256X1S x 64  | 
|CPU         | RF/file_reg | Implied   | 16 x 16              | RAM32M x 18     | 
+------------+-------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1486.402 ; gain = 804.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1521.875 ; gain = 839.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+-----------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------+-----------+----------------------+-----------------+
|CPU         | DM/mem_reg  | Implied   | 1 K x 16             | RAM256X1S x 64  | 
|CPU         | RF/file_reg | Implied   | 16 x 16              | RAM32M x 18     | 
+------------+-------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1539.105 ; gain = 857.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    17|
|3     |LUT1      |     2|
|4     |LUT2      |    23|
|5     |LUT3      |    87|
|6     |LUT4      |    21|
|7     |LUT5      |   187|
|8     |LUT6      |    59|
|9     |RAM256X1S |    64|
|10    |RAM32M    |    17|
|11    |FDRE      |   159|
|12    |FDSE      |     4|
|13    |LD        |    23|
|14    |IBUF      |    36|
|15    |OBUF      |    32|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1741.199 ; gain = 1059.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1741.199 ; gain = 998.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1741.199 ; gain = 1059.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1741.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1741.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  LD => LDCE: 22 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances

Synth Design complete | Checksum: bdd58f79
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 62 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1741.199 ; gain = 1243.086
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1741.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.runs/synth_1/CPU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  6 17:19:17 2025...
