(kicad_pcb (version 20171130) (host pcbnew "(5.1.2)-2")

  (general
    (thickness 1.6)
    (drawings 8)
    (tracks 0)
    (zones 0)
    (modules 4)
    (nets 5)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.1)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements 7FF9FFFF)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 5V)
  (net 3 LED_5V_CLOCK)
  (net 4 LED_5V_DATA)

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net 5V)
    (add_net GND)
    (add_net LED_5V_CLOCK)
    (add_net LED_5V_DATA)
  )

  (module Custom:1X02_ACTUAL_SIZE (layer F.Cu) (tedit 5E1A2FB6) (tstamp 5E1A46F3)
    (at 169.164 89.916 90)
    (descr "PLATED THROUGH HOLE - NO SILK OUTLINE")
    (tags "PLATED THROUGH HOLE - NO SILK OUTLINE")
    (path /5E1A5003)
    (attr virtual)
    (fp_text reference J8 (at 0 -1.651 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value Conn_01x02 (at 0 1.651 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.52 -1.27) (end -1.52 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 4.06 -1.27) (end -1.52 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 4.06 1.27) (end 4.06 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start -1.52 1.27) (end 4.06 1.27) (layer Dwgs.User) (width 0.12))
    (pad 2 thru_hole circle (at 2.54 0 90) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at 0 0 90) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (net 3 LED_5V_CLOCK) (solder_mask_margin 0.1016))
  )

  (module Custom:1X04_ACTUAL_SIZE (layer F.Cu) (tedit 5E1A2EF9) (tstamp 5E1A46E9)
    (at 161.29 84.582)
    (descr "PLATED THROUGH HOLE - 4 PIN NO SILK OUTLINE")
    (tags "PLATED THROUGH HOLE - 4 PIN NO SILK OUTLINE")
    (path /5E1A4AFD)
    (attr virtual)
    (fp_text reference J7 (at 0 -1.524) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value Conn_01x04 (at 0 1.651) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.52 1.27) (end -1.52 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 9.14 1.27) (end -1.52 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 9.14 -1.27) (end 9.14 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start -1.52 -1.27) (end 9.14 -1.27) (layer Dwgs.User) (width 0.12))
    (pad 4 thru_hole circle (at 7.62 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 3 thru_hole circle (at 5.08 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 2 thru_hole circle (at 2.54 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (net 4 LED_5V_DATA) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at 0 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
  )

  (module Custom:1X02_ACTUAL_SIZE (layer F.Cu) (tedit 5E1A2FB6) (tstamp 5E1A46DD)
    (at 161.036 89.916 90)
    (descr "PLATED THROUGH HOLE - NO SILK OUTLINE")
    (tags "PLATED THROUGH HOLE - NO SILK OUTLINE")
    (path /5E1A5EED)
    (attr virtual)
    (fp_text reference J6 (at 0 -1.651 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value Conn_01x02 (at 0 1.651 90) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.52 -1.27) (end -1.52 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 4.06 -1.27) (end -1.52 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 4.06 1.27) (end 4.06 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start -1.52 1.27) (end 4.06 1.27) (layer Dwgs.User) (width 0.12))
    (pad 2 thru_hole circle (at 2.54 0 90) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at 0 0 90) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (net 2 5V) (solder_mask_margin 0.1016))
  )

  (module Custom:1X04_ACTUAL_SIZE (layer F.Cu) (tedit 5E1A2EF9) (tstamp 5E1A46D3)
    (at 161.29 92.71)
    (descr "PLATED THROUGH HOLE - 4 PIN NO SILK OUTLINE")
    (tags "PLATED THROUGH HOLE - 4 PIN NO SILK OUTLINE")
    (path /5E1A3CFF)
    (attr virtual)
    (fp_text reference J5 (at 0 -1.524) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_text value Conn_01x04 (at 0 1.651) (layer F.SilkS)
      (effects (font (size 0.6096 0.6096) (thickness 0.127)))
    )
    (fp_line (start -1.52 1.27) (end -1.52 -1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 9.14 1.27) (end -1.52 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start 9.14 -1.27) (end 9.14 1.27) (layer Dwgs.User) (width 0.12))
    (fp_line (start -1.52 -1.27) (end 9.14 -1.27) (layer Dwgs.User) (width 0.12))
    (pad 4 thru_hole circle (at 7.62 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 3 thru_hole circle (at 5.08 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
    (pad 2 thru_hole circle (at 2.54 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at 0 0) (size 1.8796 1.8796) (drill 1.016) (layers *.Cu *.Mask)
      (solder_mask_margin 0.1016))
  )

  (gr_line (start 159.766 93.98) (end 159.766 83.312) (layer Edge.Cuts) (width 0.1) (tstamp 5E1BBE47))
  (gr_line (start 170.434 83.312) (end 159.766 83.312) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 170.434 93.98) (end 170.434 83.312) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 159.766 93.98) (end 170.434 93.98) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 163.322 86.36) (end 163.322 88.9) (layer Edge.Cuts) (width 0.1) (tstamp 5E1BBAA0))
  (gr_line (start 166.878 86.36) (end 163.322 86.36) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 166.878 88.9) (end 166.878 86.36) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 163.322 88.9) (end 166.878 88.9) (layer Edge.Cuts) (width 0.1))

)
