v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 43000 46400 1 0 0 vdc-1.sym
{
T 43700 47050 5 10 1 1 0 0 1
refdes=V1
T 43700 47250 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 43700 47450 5 10 0 0 0 0 1
footprint=none
T 43700 46850 5 10 1 1 0 0 1
value=DC 5V
}
N 43300 48000 48200 48000 4
N 48200 48000 48200 47600 4
N 47900 47000 47200 47000 4
{
T 47900 47000 5 10 1 1 0 0 1
netname=vin
}
N 43300 46200 48200 46200 4
C 47100 45900 1 0 0 gnd-1.sym
N 49900 47000 49900 46900 4
N 49900 44300 48200 44300 4
N 48200 44300 48200 46400 4
C 50500 48300 1 0 0 spice-include-1.sym
{
T 50600 48600 5 10 0 1 0 0 1
device=include
T 50600 48700 5 10 1 1 0 0 1
refdes=A1
T 51000 48400 5 10 1 1 0 0 1
file=simul.cmd
}
N 43300 47600 43300 48000 4
N 43300 46200 43300 46400 4
N 45300 46400 45300 46200 4
N 45300 47600 45300 47700 4
N 45300 47700 47200 47700 4
N 47200 47700 47200 47000 4
C 45000 46400 1 0 0 vdc-1.sym
{
T 45700 47050 5 10 1 1 0 0 1
refdes=V2
T 45700 47250 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 45700 47450 5 10 0 0 0 0 1
footprint=none
T 45700 46850 5 10 1 1 0 0 1
value=DC 0V
}
N 49100 47000 49900 47000 4
{
T 49100 47000 5 10 1 1 0 0 1
netname=vout
}
C 49600 44700 1 0 0 vdc-1.sym
{
T 50300 45350 5 10 1 1 0 0 1
refdes=V3
T 50300 45550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 50300 45750 5 10 0 0 0 0 1
footprint=none
T 50300 45150 5 10 1 1 0 0 1
value=DC 0V
}
N 49900 45900 49900 46000 4
N 49900 44300 49900 44700 4
C 50000 46000 1 90 0 resistor-1.sym
{
T 49600 46300 5 10 0 0 90 0 1
device=RESISTOR
T 49700 46200 5 10 1 1 90 0 1
refdes=R1
T 50000 46000 5 10 1 1 0 0 1
value=1000k
}
C 47900 46400 1 0 0 inverter.sym
{
T 87295 114595 5 10 0 1 0 0 1
device=cmos_inverter
T 48495 47395 5 10 1 1 0 0 1
refdes=X1
T 47895 46395 5 10 0 1 0 0 1
device=cmos_inverter
T 47900 46400 5 10 0 0 0 0 1
model-name=cmos_inverter
T 47900 46400 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
