//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE.h generated by: GenArmCHeader.pl
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2012-2015,2017 QUALCOMM Technologies, Incorporated.
// All Rights Reserved.
// QUALCOMM Technologies Proprietary.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILE_H

#define LPASS_ADDRESS_FILE_H

//enum QCSR_REG_TYPE {QCSR_REG_RO, QCSR_REG_WO, QCSR_REG_RW, QCSR_REG_COMMAND};



#define LPASS_LPA_IF_BASE           (0x090E0000)

#define LPASS_LPAIF_VERSION                       (0x090E0000)
#define   LPASS_LPAIF_VERSION___RWC                 QCSR_REG_RO    
#define   LPASS_LPAIF_VERSION___POR              0x40000000
#define   LPASS_LPAIF_VERSION__MAJOR___POR       0x4
#define   LPASS_LPAIF_VERSION__MINOR___POR       0x0
#define   LPASS_LPAIF_VERSION__STEP___POR        0x0
#define   LPASS_LPAIF_VERSION__MAJOR___M         0xF0000000
#define   LPASS_LPAIF_VERSION__MAJOR___S                      28
#define   LPASS_LPAIF_VERSION__MINOR___M         0x0FFF0000
#define   LPASS_LPAIF_VERSION__MINOR___S                      16
#define   LPASS_LPAIF_VERSION__STEP___M          0x0000FFFF
#define   LPASS_LPAIF_VERSION__STEP___S                        0
#define   LPASS_LPAIF_VERSION___M                0xFFFFFFFF   
#define   LPASS_LPAIF_VERSION___S                              0

#define LPASS_LPAIF_HW_CONFIG                     (0x090E0004)
#define   LPASS_LPAIF_HW_CONFIG___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_HW_CONFIG___POR            0x3EB5AD0A
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___POR    0x0
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___POR 0x3
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___POR  0x1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___POR   0x0
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___M      0x40000000
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___S                   30
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___M  0x20000000
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___S               29
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___M  0x10000000
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___S               28
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___M 0x0C000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___S              26
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___M 0x03000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___S              24
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___M 0x00800000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___S              23
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___M 0x00600000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___S              21
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___M 0x00180000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___S              19
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___M  0x00040000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___S               18
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___M 0x00030000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___S              16
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___M 0x0000C000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___S              14
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___M  0x00002000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___S               13
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___M 0x00001800
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___S              11
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___M 0x00000600
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___S               9
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___M  0x00000100
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___S                8
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___M 0x000000C0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___S               6
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___M 0x00000030
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___S               4
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___M 0x00000008
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___S               3
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___M    0x00000006
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___S                  1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___M     0x00000001
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___S                   0
#define   LPASS_LPAIF_HW_CONFIG___M              0x7FFFFFFF   
#define   LPASS_LPAIF_HW_CONFIG___S                            0

#define LPASS_LPAIF_HW_CONFIG2                    (0x090E0008)
#define   LPASS_LPAIF_HW_CONFIG2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_HW_CONFIG2___POR           0x000003E3
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___POR 0x4
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___POR 0x3
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___M 0x00000200
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___S               9
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___M 0x00000100
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___S               8
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___M 0x00000080
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___S               7
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___M 0x00000040
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___S               6
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___M  0x00000038
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___S                3
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___M  0x00000007
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___S                0
#define   LPASS_LPAIF_HW_CONFIG2___M             0x000003FF   
#define   LPASS_LPAIF_HW_CONFIG2___S                           0

#define LPASS_LPAIF_DEBUG_CTL                     (0x090E000C)
#define   LPASS_LPAIF_DEBUG_CTL___RWC               QCSR_REG_RW    
#define   LPASS_LPAIF_DEBUG_CTL___POR            0x00000000
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___POR  0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___POR   0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___M    0x00000020
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___S                  5
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__OFF               0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__ON                0x1
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___M     0x0000001F
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___S                   0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH0            0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH1            0x01
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH2            0x02
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH3            0x03
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH4            0x04
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH0            0x05
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH1            0x06
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH2            0x07
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH3            0x08
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__PRI_MI2S            0x10
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SEC_MI2S            0x11
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__TER_MI2S            0x12
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__QUA_MI2S            0x13
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SPKR_I2S            0x14
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__MIXER             0x15
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__DMIC              0x16
#define   LPASS_LPAIF_DEBUG_CTL___M              0x0000003F   
#define   LPASS_LPAIF_DEBUG_CTL___S                            0

#define LPASS_LPAIF_SPARE                         (0x090E0100)
#define   LPASS_LPAIF_SPARE___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SPARE___POR                0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___POR         0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___M           0xFFFFFFFF
#define   LPASS_LPAIF_SPARE__SPARE___S                         0
#define   LPASS_LPAIF_SPARE___M                  0xFFFFFFFF   
#define   LPASS_LPAIF_SPARE___S                                0

#define LPASS_LPAIF_I2S_CTLa(a)          (0x090E1000+0x1000*(a))
#define   LPASS_LPAIF_I2S_CTLa_aMIN 0    
#define   LPASS_LPAIF_I2S_CTLa_aMAX 4    
#define   LPASS_LPAIF_I2S_CTLa_ELEM 5    
#define   LPASS_LPAIF_I2S_CTLa___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTLa___POR             0x000F0004
#define   LPASS_LPAIF_I2S_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___POR 0x0
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___POR  0x0F
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___POR    0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___POR     0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___POR     0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTLa__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__ENABLE              0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__NONE              0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD0               0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD1               0x2
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD2               0x3
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD3               0x4
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__MONO              0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__DISABLE              0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__ENABLE               0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__NONE               0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD0                0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD1                0x2
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD2                0x3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD3                0x4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__MONO               0x1
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__INT                  0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__EXT                  0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_24             0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_32             0x2
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_25             0x3
#define   LPASS_LPAIF_I2S_CTLa___M               0x807FFFFF   
#define   LPASS_LPAIF_I2S_CTLa___S                             0
#define LPASS_LPAIF_I2S_CTL0                      (0x090E1000)
#define   LPASS_LPAIF_I2S_CTL0___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL0__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL1                      (0x090E2000)
#define   LPASS_LPAIF_I2S_CTL1___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL1__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL2                      (0x090E3000)
#define   LPASS_LPAIF_I2S_CTL2___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL2__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL3                      (0x090E4000)
#define   LPASS_LPAIF_I2S_CTL3___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL3__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL4                      (0x090E5000)
#define   LPASS_LPAIF_I2S_CTL4___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL4__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL4__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___S                  0

#define LPASS_LPAIF_PCM_CTLa(a)          (0x090E1500+0x1000*(a))
#define   LPASS_LPAIF_PCM_CTLa_aMIN 0    
#define   LPASS_LPAIF_PCM_CTLa_aMAX 3    
#define   LPASS_LPAIF_PCM_CTLa_ELEM 4    
#define   LPASS_LPAIF_PCM_CTLa___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTLa___POR             0x00068000
#define   LPASS_LPAIF_PCM_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___POR     0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___POR 0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE___POR       0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTLa__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__DISABLE              0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__ENABLE               0x1
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTLa__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTLa__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_8                 0x0
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_16                0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_32                0x2
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_64                0x3
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_128               0x4
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_256               0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__EXTERNAL             0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__INTERNAL             0x1
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__PCM                0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__AUX                0x1
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___S                10
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa___M               0x9F0FFC00   
#define   LPASS_LPAIF_PCM_CTLa___S                            10
#define LPASS_LPAIF_PCM_CTL0                      (0x090E1500)
#define   LPASS_LPAIF_PCM_CTL0___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL0__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL0__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL0__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL1                      (0x090E2500)
#define   LPASS_LPAIF_PCM_CTL1___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL1__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL1__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL1__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL2                      (0x090E3500)
#define   LPASS_LPAIF_PCM_CTL2___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL2__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL2__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL2__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL3                      (0x090E4500)
#define   LPASS_LPAIF_PCM_CTL3___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL3__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL3__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL3__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___S                10

#define LPASS_LPAIF_PCM_TDM_CTL_a(a)     (0x090E1518+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TDM_CTL_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TDM_CTL_a___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_a___POR        0x0203DF00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___POR 0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___POR 0x100
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_2_CYCLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_1_CYCLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_0_CYCLE             0x2
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___S               0
#define   LPASS_LPAIF_PCM_TDM_CTL_a___M          0x7E07FFFF   
#define   LPASS_LPAIF_PCM_TDM_CTL_a___S                        0
#define LPASS_LPAIF_PCM_TDM_CTL_0                 (0x090E1518)
#define   LPASS_LPAIF_PCM_TDM_CTL_0___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_1                 (0x090E2518)
#define   LPASS_LPAIF_PCM_TDM_CTL_1___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_2                 (0x090E3518)
#define   LPASS_LPAIF_PCM_TDM_CTL_2___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_3                 (0x090E4518)
#define   LPASS_LPAIF_PCM_TDM_CTL_3___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___S               0

#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a) (0x090E151C+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___POR 0x000001EF
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___S               0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___M 0x000003FF   
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0        (0x090E151C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1        (0x090E251C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2        (0x090E351C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3        (0x090E451C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___S               0

#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a(a) (0x090E1520+0x1000*(a))
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMIN 0    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMAX 3    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_ELEM 4    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0           (0x090E1520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1           (0x090E2520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2           (0x090E3520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3           (0x090E4520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___S               0

#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a(a) (0x090E1524+0x1000*(a))
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0           (0x090E1524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1           (0x090E2524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2           (0x090E3524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3           (0x090E4524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___S               0

#define LPASS_LPAIF_DMIC_CTL                      (0x090E7000)
#define   LPASS_LPAIF_DMIC_CTL___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_CTL___POR             0x00000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___POR      0x0
#define   LPASS_LPAIF_DMIC_CTL__EN___POR         0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET___M        0x80000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___S                     31
#define   LPASS_LPAIF_DMIC_CTL__RESET__DISABLE               0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET__ENABLE                0x1
#define   LPASS_LPAIF_DMIC_CTL__EN___M           0x00000010
#define   LPASS_LPAIF_DMIC_CTL__EN___S                         4
#define   LPASS_LPAIF_DMIC_CTL__EN__DISABLE                  0x0
#define   LPASS_LPAIF_DMIC_CTL__EN__ENABLE                   0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___M    0x0000000E
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___S                  1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__NONE              0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT0             0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT0             0x2
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT1             0x3
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT1             0x4
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO0             0x5
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO1             0x6
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__QUAD              0x7
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___M    0x00000001
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_20             0x1
#define   LPASS_LPAIF_DMIC_CTL___M               0x8000001F   
#define   LPASS_LPAIF_DMIC_CTL___S                             0

#define LPASS_LPAIF_DMIC_VOL_CTLa(a)     (0x090E7010+0x4*(a))
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMIN 0    
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMAX 1    
#define   LPASS_LPAIF_DMIC_VOL_CTLa_ELEM 2    
#define   LPASS_LPAIF_DMIC_VOL_CTLa___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTLa___POR        0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___POR 0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___POR  0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__COMPLETE             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__PENDING             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__NO             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__YES             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__DC_BLOCK             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__BYPASS_DC_BLOCK             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__GAIN             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__BYPASS_GAIN             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN__NORMAL             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL__DEFAULT            0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___S                  0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN__DEFAULT            0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa___M          0x001FFFFF   
#define   LPASS_LPAIF_DMIC_VOL_CTLa___S                        0
#define LPASS_LPAIF_DMIC_VOL_CTL0                 (0x090E7010)
#define   LPASS_LPAIF_DMIC_VOL_CTL0___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___S                  0
#define LPASS_LPAIF_DMIC_VOL_CTL1                 (0x090E7014)
#define   LPASS_LPAIF_DMIC_VOL_CTL1___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___S                  0

#define LPASS_LPAIF_WRDMA_LPBK_MIX                (0x090E8000)
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___POR       0x0000000F
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___M 0x00000008
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___S               3
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___M 0x00000004
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___S               2
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___M 0x00000002
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___S               1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___S               0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___M         0x0000000F   
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___S                       0

#define LPASS_LPAIF_MIXER_CTL                     (0x090E9000)
#define   LPASS_LPAIF_MIXER_CTL___RWC               QCSR_REG_RW    
#define   LPASS_LPAIF_MIXER_CTL___POR            0x00000000
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___POR    0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___M 0x00000800
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___S              11
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___M     0x00000400
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___S                  10
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__OK                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___M     0x00000200
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___S                   9
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__NO                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___M      0x00000100
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___S                    8
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__DISABLE             0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__ENABLE              0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___M   0x000000C0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___S                 6
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_8             0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_16             0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_24             0x2
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_32             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___M    0x00000038
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___S                  3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___M    0x00000007
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___S                  0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL___M              0x00000FFF   
#define   LPASS_LPAIF_MIXER_CTL___S                            0

#define LPASS_LPAIF_IRQ_ENa(a)           (0x090EA000+0x1000*(a))
#define   LPASS_LPAIF_IRQ_ENa_aMIN 0    
#define   LPASS_LPAIF_IRQ_ENa_aMAX 2    
#define   LPASS_LPAIF_IRQ_ENa_ELEM 3    
#define   LPASS_LPAIF_IRQ_ENa___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_ENa___POR              0x00000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___POR     0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_ENa___M                0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_ENa___S                              0
#define LPASS_LPAIF_IRQ_EN0                       (0x090EA000)
#define   LPASS_LPAIF_IRQ_EN0___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN1                       (0x090EB000)
#define   LPASS_LPAIF_IRQ_EN1___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN2                       (0x090EC000)
#define   LPASS_LPAIF_IRQ_EN2___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_STATa(a)         (0x090EA004+0x1000*(a))
#define   LPASS_LPAIF_IRQ_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ_STATa___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STATa___POR            0x00000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___POR   0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_STATa___M              0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_STATa___S                            0
#define LPASS_LPAIF_IRQ_STAT0                     (0x090EA004)
#define   LPASS_LPAIF_IRQ_STAT0___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT1                     (0x090EB004)
#define   LPASS_LPAIF_IRQ_STAT1___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT2                     (0x090EC004)
#define   LPASS_LPAIF_IRQ_STAT2___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_RAW_STATa(a)     (0x090EA008+0x1000*(a))
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ_RAW_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ_RAW_STATa___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STATa___POR        0x00000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_RAW_STATa___M          0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_RAW_STATa___S                        0
#define LPASS_LPAIF_IRQ_RAW_STAT0                 (0x090EA008)
#define   LPASS_LPAIF_IRQ_RAW_STAT0___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT1                 (0x090EB008)
#define   LPASS_LPAIF_IRQ_RAW_STAT1___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT2                 (0x090EC008)
#define   LPASS_LPAIF_IRQ_RAW_STAT2___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_CLEARa(a)        (0x090EA00C+0x1000*(a))
#define   LPASS_LPAIF_IRQ_CLEARa_aMIN 0    
#define   LPASS_LPAIF_IRQ_CLEARa_aMAX 2    
#define   LPASS_LPAIF_IRQ_CLEARa_ELEM 3    
#define   LPASS_LPAIF_IRQ_CLEARa___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEARa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_CLEARa___M             0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_CLEARa___S                           0
#define LPASS_LPAIF_IRQ_CLEAR0                    (0x090EA00C)
#define   LPASS_LPAIF_IRQ_CLEAR0___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR1                    (0x090EB00C)
#define   LPASS_LPAIF_IRQ_CLEAR1___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR2                    (0x090EC00C)
#define   LPASS_LPAIF_IRQ_CLEAR2___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_FORCEa(a)        (0x090EA010+0x1000*(a))
#define   LPASS_LPAIF_IRQ_FORCEa_aMIN 0    
#define   LPASS_LPAIF_IRQ_FORCEa_aMAX 2    
#define   LPASS_LPAIF_IRQ_FORCEa_ELEM 3    
#define   LPASS_LPAIF_IRQ_FORCEa___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCEa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_FORCEa___M             0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_FORCEa___S                           0
#define LPASS_LPAIF_IRQ_FORCE0                    (0x090EA010)
#define   LPASS_LPAIF_IRQ_FORCE0___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE1                    (0x090EB010)
#define   LPASS_LPAIF_IRQ_FORCE1___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE2                    (0x090EC010)
#define   LPASS_LPAIF_IRQ_FORCE2___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_RDDMA_CTLa(a)        (0x090ED000+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CTLa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CTLa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CTLa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CTLa___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTLa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___POR 0x00
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SPKR_I2S             0x5
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__QUI_SRC             0xE
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__HDMI             0x6
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3             0x2
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4             0x3
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5             0x4
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6             0x5
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7             0x6
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8             0x7
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_RDDMA_CTLa___M             0x8007FFFF   
#define   LPASS_LPAIF_RDDMA_CTLa___S                           0
#define LPASS_LPAIF_RDDMA_CTL0                    (0x090ED000)
#define   LPASS_LPAIF_RDDMA_CTL0___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL1                    (0x090EE000)
#define   LPASS_LPAIF_RDDMA_CTL1___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL2                    (0x090EF000)
#define   LPASS_LPAIF_RDDMA_CTL2___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL3                    (0x090F0000)
#define   LPASS_LPAIF_RDDMA_CTL3___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL4                    (0x090F1000)
#define   LPASS_LPAIF_RDDMA_CTL4___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___M 0x0007C000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___S              14
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___M 0x00002000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___S              13
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___S                11
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___S                   8
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___S               4
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___S                   0

#define LPASS_LPAIF_RDDMA_BASEa(a)       (0x090ED004+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASEa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BASEa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BASEa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BASEa___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_RDDMA_BASEa___M            0xFFFFFFF0   
#define   LPASS_LPAIF_RDDMA_BASEa___S                          4
#define LPASS_LPAIF_RDDMA_BASE0                   (0x090ED004)
#define   LPASS_LPAIF_RDDMA_BASE0___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE1                   (0x090EE004)
#define   LPASS_LPAIF_RDDMA_BASE1___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE2                   (0x090EF004)
#define   LPASS_LPAIF_RDDMA_BASE2___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE3                   (0x090F0004)
#define   LPASS_LPAIF_RDDMA_BASE3___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE4                   (0x090F1004)
#define   LPASS_LPAIF_RDDMA_BASE4___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___S               4

#define LPASS_LPAIF_RDDMA_BUFF_LENa(a)   (0x090ED008+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___M        0x000FFFFC   
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_RDDMA_BUFF_LEN0               (0x090ED008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN1               (0x090EE008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN2               (0x090EF008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN3               (0x090F0008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN4               (0x090F1008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___S               2

#define LPASS_LPAIF_RDDMA_CURR_ADDRa(a)  (0x090ED00C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___M       0xFFFFFFFF   
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR0              (0x090ED00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR1              (0x090EE00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR2              (0x090EF00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR3              (0x090F000C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR4              (0x090F100C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___S               0

#define LPASS_LPAIF_RDDMA_PER_LENa(a)    (0x090ED010+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PER_LENa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PER_LENa___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_RDDMA_PER_LENa___M         0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_PER_LENa___S                       0
#define LPASS_LPAIF_RDDMA_PER_LEN0                (0x090ED010)
#define   LPASS_LPAIF_RDDMA_PER_LEN0___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN1                (0x090EE010)
#define   LPASS_LPAIF_RDDMA_PER_LEN1___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN2                (0x090EF010)
#define   LPASS_LPAIF_RDDMA_PER_LEN2___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN3                (0x090F0010)
#define   LPASS_LPAIF_RDDMA_PER_LEN3___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN4                (0x090F1010)
#define   LPASS_LPAIF_RDDMA_PER_LEN4___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___S               0

#define LPASS_LPAIF_RDDMA_PER_CNTa(a)    (0x090ED014+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PER_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PER_CNTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x0
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0             0x0
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1             0x1
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2             0x2
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3             0x3
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4             0x4
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5             0x5
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6             0x6
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7             0x7
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8             0x8
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_RDDMA_PER_CNTa___M         0x01FFFFFF   
#define   LPASS_LPAIF_RDDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_RDDMA_PER_CNT0                (0x090ED014)
#define   LPASS_LPAIF_RDDMA_PER_CNT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT1                (0x090EE014)
#define   LPASS_LPAIF_RDDMA_PER_CNT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT2                (0x090EF014)
#define   LPASS_LPAIF_RDDMA_PER_CNT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT3                (0x090F0014)
#define   LPASS_LPAIF_RDDMA_PER_CNT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT4                (0x090F1014)
#define   LPASS_LPAIF_RDDMA_PER_CNT4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___S              24
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___S               0

#define LPASS_LPAIF_RDDMA_FRMa(a)        (0x090ED018+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_FRMa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_FRMa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_FRMa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_RDDMA_FRMa___M             0x1FFFFFFF   
#define   LPASS_LPAIF_RDDMA_FRMa___S                           0
#define LPASS_LPAIF_RDDMA_FRM0                    (0x090ED018)
#define   LPASS_LPAIF_RDDMA_FRM0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM1                    (0x090EE018)
#define   LPASS_LPAIF_RDDMA_FRM1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM2                    (0x090EF018)
#define   LPASS_LPAIF_RDDMA_FRM2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM3                    (0x090F0018)
#define   LPASS_LPAIF_RDDMA_FRM3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM4                    (0x090F1018)
#define   LPASS_LPAIF_RDDMA_FRM4___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___S                0

#define LPASS_LPAIF_RDDMA_FRMCLRa(a)     (0x090ED01C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_FRMCLRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_FRMCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_RDDMA_FRMCLRa___M          0x00000001   
#define   LPASS_LPAIF_RDDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_RDDMA_FRMCLR0                 (0x090ED01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR1                 (0x090EE01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR2                 (0x090EF01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR3                 (0x090F001C)
#define   LPASS_LPAIF_RDDMA_FRMCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR4                 (0x090F101C)
#define   LPASS_LPAIF_RDDMA_FRMCLR4___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___S               0

#define LPASS_LPAIF_RDDMA_SET_BUFF_CNTa(a) (0x090ED020+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___M    0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT0           (0x090ED020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT1           (0x090EE020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT2           (0x090EF020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT3           (0x090F0020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT4           (0x090F1020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___S               0

#define LPASS_LPAIF_RDDMA_SET_PER_CNTa(a) (0x090ED024+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___M     0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT0            (0x090ED024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT1            (0x090EE024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT2            (0x090EF024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT3            (0x090F0024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT4            (0x090F1024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___S               0

#define LPASS_LPAIF_RDDMA_STC_LSBa(a)    (0x090ED028+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_STC_LSBa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_STC_LSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_LSBa___M         0xFFFFFFFF   
#define   LPASS_LPAIF_RDDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_LSB0                (0x090ED028)
#define   LPASS_LPAIF_RDDMA_STC_LSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB1                (0x090EE028)
#define   LPASS_LPAIF_RDDMA_STC_LSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB2                (0x090EF028)
#define   LPASS_LPAIF_RDDMA_STC_LSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB3                (0x090F0028)
#define   LPASS_LPAIF_RDDMA_STC_LSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB4                (0x090F1028)
#define   LPASS_LPAIF_RDDMA_STC_LSB4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___S               0

#define LPASS_LPAIF_RDDMA_STC_MSBa(a)    (0x090ED02C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_STC_MSBa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_STC_MSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_MSBa___M         0x00FFFFFF   
#define   LPASS_LPAIF_RDDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_MSB0                (0x090ED02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB1                (0x090EE02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB2                (0x090EF02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB3                (0x090F002C)
#define   LPASS_LPAIF_RDDMA_STC_MSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB4                (0x090F102C)
#define   LPASS_LPAIF_RDDMA_STC_MSB4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___S               0

#define LPASS_LPAIF_RDDMA_PERa(a)        (0x090ED030+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PERa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PERa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PERa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_RDDMA_PERa___M             0x0000001F   
#define   LPASS_LPAIF_RDDMA_PERa___S                           0
#define LPASS_LPAIF_RDDMA_PER0                    (0x090ED030)
#define   LPASS_LPAIF_RDDMA_PER0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER1                    (0x090EE030)
#define   LPASS_LPAIF_RDDMA_PER1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER2                    (0x090EF030)
#define   LPASS_LPAIF_RDDMA_PER2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER3                    (0x090F0030)
#define   LPASS_LPAIF_RDDMA_PER3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER4                    (0x090F1030)
#define   LPASS_LPAIF_RDDMA_PER4___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___S               0

#define LPASS_LPAIF_RDDMA_PERCLRa(a)     (0x090ED034+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PERCLRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PERCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_RDDMA_PERCLRa___M          0x00000001   
#define   LPASS_LPAIF_RDDMA_PERCLRa___S                        0
#define LPASS_LPAIF_RDDMA_PERCLR0                 (0x090ED034)
#define   LPASS_LPAIF_RDDMA_PERCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR1                 (0x090EE034)
#define   LPASS_LPAIF_RDDMA_PERCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR2                 (0x090EF034)
#define   LPASS_LPAIF_RDDMA_PERCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR3                 (0x090F0034)
#define   LPASS_LPAIF_RDDMA_PERCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR4                 (0x090F1034)
#define   LPASS_LPAIF_RDDMA_PERCLR4___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___S               0

#define LPASS_LPAIF_RDDMA_BASE_EXTa(a)   (0x090ED038+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___M        0x0000000F   
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_RDDMA_BASE_EXT0               (0x090ED038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT1               (0x090EE038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT2               (0x090EF038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT3               (0x090F0038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT4               (0x090F1038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT4___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___S               0

#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa(a) (0x090ED03C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___M   0x0000000F   
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0          (0x090ED03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1          (0x090EE03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2          (0x090EF03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3          (0x090F003C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4          (0x090F103C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___S               0

#define LPASS_LPAIF_WRDMA_CTLa(a)        (0x090F3000+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CTLa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CTLa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CTLa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CTLa___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTLa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___S                11
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___S                   8
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___S               4
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__QUI_SRC             0xF
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__MIXOUT             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH0             0x9
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH1             0xA
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH2             0xB
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH3             0xC
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH4             0xD
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_1             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_2             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_3             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_4             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_5             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_6             0x5
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_7             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_8             0x7
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_WRDMA_CTLa___M             0x80001FFF   
#define   LPASS_LPAIF_WRDMA_CTLa___S                           0
#define LPASS_LPAIF_WRDMA_CTL0                    (0x090F3000)
#define   LPASS_LPAIF_WRDMA_CTL0___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___S                11
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___S                   8
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___S               4
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL1                    (0x090F4000)
#define   LPASS_LPAIF_WRDMA_CTL1___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___S                11
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___S                   8
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___S               4
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL2                    (0x090F5000)
#define   LPASS_LPAIF_WRDMA_CTL2___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___S                11
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___S                   8
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___S               4
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL3                    (0x090F6000)
#define   LPASS_LPAIF_WRDMA_CTL3___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___M 0x00001000
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___S              12
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___M   0x00000800
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___S                11
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___M     0x00000700
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___S                   8
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___M 0x000000F0
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___S               4
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___S                   0

#define LPASS_LPAIF_WRDMA_BASEa(a)       (0x090F3004+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASEa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BASEa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BASEa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BASEa___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_WRDMA_BASEa___M            0xFFFFFFF0   
#define   LPASS_LPAIF_WRDMA_BASEa___S                          4
#define LPASS_LPAIF_WRDMA_BASE0                   (0x090F3004)
#define   LPASS_LPAIF_WRDMA_BASE0___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE1                   (0x090F4004)
#define   LPASS_LPAIF_WRDMA_BASE1___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE2                   (0x090F5004)
#define   LPASS_LPAIF_WRDMA_BASE2___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE3                   (0x090F6004)
#define   LPASS_LPAIF_WRDMA_BASE3___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___S               4

#define LPASS_LPAIF_WRDMA_BUFF_LENa(a)   (0x090F3008+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___M        0x000FFFFC   
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_WRDMA_BUFF_LEN0               (0x090F3008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN1               (0x090F4008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN2               (0x090F5008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN3               (0x090F6008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___S               2

#define LPASS_LPAIF_WRDMA_CURR_ADDRa(a)  (0x090F300C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___M       0xFFFFFFFF   
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR0              (0x090F300C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR1              (0x090F400C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR2              (0x090F500C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR3              (0x090F600C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___S               0

#define LPASS_LPAIF_WRDMA_PER_LENa(a)    (0x090F3010+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PER_LENa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PER_LENa___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_WRDMA_PER_LENa___M         0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_PER_LENa___S                       0
#define LPASS_LPAIF_WRDMA_PER_LEN0                (0x090F3010)
#define   LPASS_LPAIF_WRDMA_PER_LEN0___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN1                (0x090F4010)
#define   LPASS_LPAIF_WRDMA_PER_LEN1___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN2                (0x090F5010)
#define   LPASS_LPAIF_WRDMA_PER_LEN2___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN3                (0x090F6010)
#define   LPASS_LPAIF_WRDMA_PER_LEN3___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___S               0

#define LPASS_LPAIF_WRDMA_PER_CNTa(a)    (0x090F3014+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PER_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PER_CNTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_WRDMA_PER_CNTa___M         0x01FFFFFF   
#define   LPASS_LPAIF_WRDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_WRDMA_PER_CNT0                (0x090F3014)
#define   LPASS_LPAIF_WRDMA_PER_CNT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT1                (0x090F4014)
#define   LPASS_LPAIF_WRDMA_PER_CNT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT2                (0x090F5014)
#define   LPASS_LPAIF_WRDMA_PER_CNT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT3                (0x090F6014)
#define   LPASS_LPAIF_WRDMA_PER_CNT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___S               0

#define LPASS_LPAIF_WRDMA_FRMa(a)        (0x090F3018+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_FRMa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_FRMa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_FRMa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_WRDMA_FRMa___M             0x1FFFFFFF   
#define   LPASS_LPAIF_WRDMA_FRMa___S                           0
#define LPASS_LPAIF_WRDMA_FRM0                    (0x090F3018)
#define   LPASS_LPAIF_WRDMA_FRM0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM1                    (0x090F4018)
#define   LPASS_LPAIF_WRDMA_FRM1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM2                    (0x090F5018)
#define   LPASS_LPAIF_WRDMA_FRM2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM3                    (0x090F6018)
#define   LPASS_LPAIF_WRDMA_FRM3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___S                0

#define LPASS_LPAIF_WRDMA_FRMCLRa(a)     (0x090F301C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_FRMCLRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_FRMCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_WRDMA_FRMCLRa___M          0x00000001   
#define   LPASS_LPAIF_WRDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_WRDMA_FRMCLR0                 (0x090F301C)
#define   LPASS_LPAIF_WRDMA_FRMCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR1                 (0x090F401C)
#define   LPASS_LPAIF_WRDMA_FRMCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR2                 (0x090F501C)
#define   LPASS_LPAIF_WRDMA_FRMCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR3                 (0x090F601C)
#define   LPASS_LPAIF_WRDMA_FRMCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___S               0

#define LPASS_LPAIF_WRDMA_SET_BUFF_CNTa(a) (0x090F3020+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___M    0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT0           (0x090F3020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT1           (0x090F4020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT2           (0x090F5020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT3           (0x090F6020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___S               0

#define LPASS_LPAIF_WRDMA_SET_PER_CNTa(a) (0x090F3024+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___M     0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT0            (0x090F3024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT1            (0x090F4024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT2            (0x090F5024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT3            (0x090F6024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___S               0

#define LPASS_LPAIF_WRDMA_STC_LSBa(a)    (0x090F3028+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_STC_LSBa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_STC_LSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_LSBa___M         0xFFFFFFFF   
#define   LPASS_LPAIF_WRDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_LSB0                (0x090F3028)
#define   LPASS_LPAIF_WRDMA_STC_LSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB1                (0x090F4028)
#define   LPASS_LPAIF_WRDMA_STC_LSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB2                (0x090F5028)
#define   LPASS_LPAIF_WRDMA_STC_LSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB3                (0x090F6028)
#define   LPASS_LPAIF_WRDMA_STC_LSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___S               0

#define LPASS_LPAIF_WRDMA_STC_MSBa(a)    (0x090F302C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_STC_MSBa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_STC_MSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_MSBa___M         0x00FFFFFF   
#define   LPASS_LPAIF_WRDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_MSB0                (0x090F302C)
#define   LPASS_LPAIF_WRDMA_STC_MSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB1                (0x090F402C)
#define   LPASS_LPAIF_WRDMA_STC_MSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB2                (0x090F502C)
#define   LPASS_LPAIF_WRDMA_STC_MSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB3                (0x090F602C)
#define   LPASS_LPAIF_WRDMA_STC_MSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___S               0

#define LPASS_LPAIF_WRDMA_PERa(a)        (0x090F3030+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PERa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PERa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PERa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PERa___M             0x0000001F   
#define   LPASS_LPAIF_WRDMA_PERa___S                           0
#define LPASS_LPAIF_WRDMA_PER0                    (0x090F3030)
#define   LPASS_LPAIF_WRDMA_PER0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER1                    (0x090F4030)
#define   LPASS_LPAIF_WRDMA_PER1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER2                    (0x090F5030)
#define   LPASS_LPAIF_WRDMA_PER2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER3                    (0x090F6030)
#define   LPASS_LPAIF_WRDMA_PER3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___M 0x00000010
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___S               4
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___S               0

#define LPASS_LPAIF_WRDMA_PERCLRa(a)     (0x090F3034+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PERCLRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PERCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_WRDMA_PERCLRa___M          0x00000001   
#define   LPASS_LPAIF_WRDMA_PERCLRa___S                        0
#define LPASS_LPAIF_WRDMA_PERCLR0                 (0x090F3034)
#define   LPASS_LPAIF_WRDMA_PERCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR1                 (0x090F4034)
#define   LPASS_LPAIF_WRDMA_PERCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR2                 (0x090F5034)
#define   LPASS_LPAIF_WRDMA_PERCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR3                 (0x090F6034)
#define   LPASS_LPAIF_WRDMA_PERCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___S               0

#define LPASS_LPAIF_WRDMA_BASE_EXTa(a)   (0x090F3038+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___M        0x0000000F   
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_WRDMA_BASE_EXT0               (0x090F3038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT1               (0x090F4038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT2               (0x090F5038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT3               (0x090F6038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___S               0

#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa(a) (0x090F303C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___M   0x0000000F   
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0          (0x090F303C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1          (0x090F403C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2          (0x090F503C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3          (0x090F603C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___S               0

#define LPASS_LPAIF_PRI_RATE_DET_CONFIG           (0x090F8000)
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___S                  0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG   (0x090F8004)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___S               0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG   (0x090F8008)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___S               0

#define LPASS_LPAIF_PRI_RATE_BIN                  (0x090F800C)
#define   LPASS_LPAIF_PRI_RATE_BIN___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_PRI_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_PRI_RATE_BIN___M           0x00007FFF   
#define   LPASS_LPAIF_PRI_RATE_BIN___S                         0

#define LPASS_LPAIF_PRI_STC_DIFF                  (0x090F8010)
#define   LPASS_LPAIF_PRI_STC_DIFF___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_PRI_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_PRI_STC_DIFF___M           0x0000FFFF   
#define   LPASS_LPAIF_PRI_STC_DIFF___S                         0

#define LPASS_LPAIF_SEC_RATE_DET_CONFIG           (0x090F9000)
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___M    0xFFFFFFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___S                  0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG   (0x090F9004)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___S               0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG   (0x090F9008)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___S               0

#define LPASS_LPAIF_SEC_RATE_BIN                  (0x090F900C)
#define   LPASS_LPAIF_SEC_RATE_BIN___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_SEC_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_SEC_RATE_BIN___M           0x00007FFF   
#define   LPASS_LPAIF_SEC_RATE_BIN___S                         0

#define LPASS_LPAIF_SEC_STC_DIFF                  (0x090F9010)
#define   LPASS_LPAIF_SEC_STC_DIFF___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_SEC_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_SEC_STC_DIFF___M           0x0000FFFF   
#define   LPASS_LPAIF_SEC_STC_DIFF___S                         0

#define LPASS_LPAIF_PCM_I2S_SELa(a)      (0x090FA000+0x1000*(a))
#define   LPASS_LPAIF_PCM_I2S_SELa_aMIN 0    
#define   LPASS_LPAIF_PCM_I2S_SELa_aMAX 3    
#define   LPASS_LPAIF_PCM_I2S_SELa_ELEM 4    
#define   LPASS_LPAIF_PCM_I2S_SELa___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SELa___POR         0x00000000
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___POR    0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___S                    0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__I2S_SRC             0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__PCM_SRC             0x1
#define   LPASS_LPAIF_PCM_I2S_SELa___M           0x00000001   
#define   LPASS_LPAIF_PCM_I2S_SELa___S                         0
#define LPASS_LPAIF_PCM_I2S_SEL0                  (0x090FA000)
#define   LPASS_LPAIF_PCM_I2S_SEL0___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL1                  (0x090FB000)
#define   LPASS_LPAIF_PCM_I2S_SEL1___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL2                  (0x090FC000)
#define   LPASS_LPAIF_PCM_I2S_SEL2___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL3                  (0x090FD000)
#define   LPASS_LPAIF_PCM_I2S_SEL3___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___S                    0


////////////////////////////////////////////////////////////////////////// END
#endif
