[2025-09-17 05:17:40] START suite=qualcomm_srv trace=srv126_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv126_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2646470 heartbeat IPC: 3.779 cumulative IPC: 3.779 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5039947 heartbeat IPC: 4.178 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5039947 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5039947 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13703292 heartbeat IPC: 1.154 cumulative IPC: 1.154 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22166461 heartbeat IPC: 1.182 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 30601319 heartbeat IPC: 1.186 cumulative IPC: 1.174 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 39089280 heartbeat IPC: 1.178 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 47454875 heartbeat IPC: 1.195 cumulative IPC: 1.179 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 55864819 heartbeat IPC: 1.189 cumulative IPC: 1.181 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 64123903 heartbeat IPC: 1.211 cumulative IPC: 1.185 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 72514761 heartbeat IPC: 1.192 cumulative IPC: 1.186 (Simulation time: 00 hr 10 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv126_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000009 cycles: 80843210 heartbeat IPC: 1.201 cumulative IPC: 1.187 (Simulation time: 00 hr 11 min 05 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84324588 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84324588 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv126_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.186 instructions: 100000000 cycles: 84324588
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2827
BRANCH_INDIRECT: 0.4199
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7044
BRANCH_INDIRECT_CALL: 0.5063
BRANCH_RETURN: 0.447


====Backend Stall Breakdown====
ROB_STALL: 171996
LQ_STALL: 0
SQ_STALL: 571159


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 116.70922
REPLAY_LOAD: 66.79214
NON_REPLAY_LOAD: 15.526481

== Total ==
ADDR_TRANS: 16456
REPLAY_LOAD: 11889
NON_REPLAY_LOAD: 143651

== Counts ==
ADDR_TRANS: 141
REPLAY_LOAD: 178
NON_REPLAY_LOAD: 9252

cpu0->cpu0_STLB TOTAL        ACCESS:    1739164 HIT:    1734047 MISS:       5117 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1739164 HIT:    1734047 MISS:       5117 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 207.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7575172 HIT:    6634196 MISS:     940976 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6143932 HIT:    5362686 MISS:     781246 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     529698 HIT:     392392 MISS:     137306 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     891922 HIT:     878364 MISS:      13558 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9620 HIT:        754 MISS:       8866 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.21 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14404791 HIT:    8100072 MISS:    6304719 MSHR_MERGE:    1521709
cpu0->cpu0_L1I LOAD         ACCESS:   14404791 HIT:    8100072 MISS:    6304719 MSHR_MERGE:    1521709
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29886858 HIT:   26636080 MISS:    3250778 MSHR_MERGE:    1350521
cpu0->cpu0_L1D LOAD         ACCESS:   16870845 HIT:   15181650 MISS:    1689195 MSHR_MERGE:     328269
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13005371 HIT:   11453432 MISS:    1551939 MSHR_MERGE:    1022228
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10642 HIT:        998 MISS:       9644 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12059698 HIT:   10354033 MISS:    1705665 MSHR_MERGE:     859167
cpu0->cpu0_ITLB LOAD         ACCESS:   12059698 HIT:   10354033 MISS:    1705665 MSHR_MERGE:     859167
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.126 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28250701 HIT:   27062863 MISS:    1187838 MSHR_MERGE:     295172
cpu0->cpu0_DTLB LOAD         ACCESS:   28250701 HIT:   27062863 MISS:    1187838 MSHR_MERGE:     295172
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.084 cycles
cpu0->LLC TOTAL        ACCESS:    1137913 HIT:    1067640 MISS:      70273 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     781246 HIT:     755504 MISS:      25742 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     137305 HIT:      97446 MISS:      39859 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210496 HIT:     210282 MISS:        214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8866 HIT:       4408 MISS:       4458 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3999
  ROW_BUFFER_MISS:      66055
  AVG DBUS CONGESTED CYCLE: 3.662
Channel 0 WQ ROW_BUFFER_HIT:       1725
  ROW_BUFFER_MISS:      34348
  FULL:          0
Channel 0 REFRESHES ISSUED:       7028

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531710       394563        79177         4667
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          195          371          181
  STLB miss resolved @ L2C                0           70          122          411          157
  STLB miss resolved @ LLC                0          254          457         2339          915
  STLB miss resolved @ MEM                0           10          252         2227         2374

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157008        52409      1127964       114403          539
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          130          158           47
  STLB miss resolved @ L2C                0           91          117           59           11
  STLB miss resolved @ LLC                0           61          214          557           57
  STLB miss resolved @ MEM                0            2           82          298          156
[2025-09-17 05:29:51] END   suite=qualcomm_srv trace=srv126_ap (rc=0)
