HelpInfo,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/58||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/60||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/62||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/64||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/66||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/68||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||NAND_FLASH.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/72||NAND_FLASH_sb_MSS_syn.v(650);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb_MSS\NAND_FLASH_sb_MSS_syn.v'/linenumber/650
Implementation;Synthesis||CG1337||@W:Net led_out is not declared.||NAND_FLASH.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/80||nand_apb_wrapper.v(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/65
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||NAND_FLASH.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/113||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||NAND_FLASH.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/194||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/240||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/241||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/242||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/243||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/244||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/245||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/246||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/247||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/248||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/249||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/250||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/251||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/252||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/253||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/254||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/255||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/256||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/257||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/258||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/259||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/260||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/261||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/262||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/263||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/264||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/265||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/266||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/267||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/268||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/269||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/270||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||NAND_FLASH.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/280||NAND_FLASH_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||NAND_FLASH.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/281||NAND_FLASH_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||NAND_FLASH.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/282||NAND_FLASH_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||NAND_FLASH.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/283||NAND_FLASH_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG168||@W:Type of parameter latch_type on the instance ACL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||NAND_FLASH.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/285||nand_master.v(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/88
Implementation;Synthesis||CL190||@W:Optimizing register bit n_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/296||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of n_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/297||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CG168||@W:Type of parameter latch_type on the instance AAL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||NAND_FLASH.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/299||nand_master.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/93
Implementation;Synthesis||CL190||@W:Optimizing register bit n_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/310||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of n_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/311||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CG168||@W:Type of parameter io_type on the instance IO_WR is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||NAND_FLASH.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/313||nand_master.v(98);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/98
Implementation;Synthesis||CL190||@W:Optimizing register bit n_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/323||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of n_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/324||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CG168||@W:Type of parameter io_type on the instance IO_RD is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||NAND_FLASH.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/326||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL190||@W:Optimizing register bit n_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/336||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of n_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/337||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_int[31:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/341||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL134||@N: Found RAM page_data, depth=8640, width=8||NAND_FLASH.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/342||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL134||@N: Found RAM page_param, depth=256, width=8||NAND_FLASH.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/343||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL134||@N: Found RAM chip_id, depth=5, width=8||NAND_FLASH.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/344||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_255_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/345||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_254_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/346||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_253_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/347||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_252_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/348||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_251_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/349||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_250_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/350||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_249_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/351||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_248_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/352||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_247_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/353||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_246_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/354||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_245_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/355||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_244_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/356||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_243_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/357||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_242_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/358||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_241_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/359||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_240_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/360||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_239_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/361||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_238_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/362||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_237_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/363||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_236_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/364||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_235_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/365||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_234_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/366||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_233_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/367||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_232_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/368||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_231_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/369||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_230_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/370||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_229_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/371||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_228_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/372||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_227_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/373||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_226_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/374||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_225_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/375||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_224_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/376||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_223_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/377||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_222_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/378||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_221_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/379||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_220_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/380||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_219_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/381||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_218_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/382||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_217_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/383||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_216_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/384||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_215_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/385||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_214_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/386||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_213_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/387||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_212_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/388||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_211_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/389||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_210_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/390||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_209_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/391||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_208_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/392||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_207_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/393||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_206_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/394||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_205_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/395||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_204_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/396||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_203_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/397||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_202_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/398||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_201_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/399||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_200_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/400||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_199_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/401||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_198_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/402||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_197_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/403||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_196_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/404||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_195_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/405||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_194_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/406||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_193_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/407||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_192_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/408||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_191_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/409||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_190_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/410||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_189_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/411||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_188_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/412||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_187_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/413||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_186_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/414||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_185_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/415||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_184_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/416||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_183_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/417||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL169||@W:Pruning unused register page_param_182_[7:0]. Make sure that there are no unused intermediate registers.||NAND_FLASH.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/418||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 1 of page_param_5_[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/421||nand_master.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/103
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[8] is always 0.||NAND_FLASH.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/443||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[9] is always 0.||NAND_FLASH.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/444||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[10] is always 0.||NAND_FLASH.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/445||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[11] is always 0.||NAND_FLASH.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/446||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[12] is always 0.||NAND_FLASH.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/447||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[13] is always 0.||NAND_FLASH.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/448||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[14] is always 0.||NAND_FLASH.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/449||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit ale_data_in[15] is always 0.||NAND_FLASH.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/450||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[8] is always 0.||NAND_FLASH.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/451||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[9] is always 0.||NAND_FLASH.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/452||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[10] is always 0.||NAND_FLASH.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/453||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[11] is always 0.||NAND_FLASH.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/454||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[12] is always 0.||NAND_FLASH.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/455||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[13] is always 0.||NAND_FLASH.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/456||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[14] is always 0.||NAND_FLASH.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/457||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit cle_data_in[15] is always 0.||NAND_FLASH.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/458||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit n_state[5] is always 0.||NAND_FLASH.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/459||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[16] is always 0.||NAND_FLASH.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/460||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[17] is always 0.||NAND_FLASH.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/461||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[18] is always 0.||NAND_FLASH.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/462||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[19] is always 0.||NAND_FLASH.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/463||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[20] is always 0.||NAND_FLASH.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/464||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[21] is always 0.||NAND_FLASH.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/465||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[22] is always 0.||NAND_FLASH.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/466||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[23] is always 0.||NAND_FLASH.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/467||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[24] is always 0.||NAND_FLASH.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/468||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[25] is always 0.||NAND_FLASH.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/469||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[26] is always 0.||NAND_FLASH.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/470||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[27] is always 0.||NAND_FLASH.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/471||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[28] is always 0.||NAND_FLASH.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/472||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[29] is always 0.||NAND_FLASH.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/473||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[30] is always 0.||NAND_FLASH.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/474||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit oob_bytes_per_page[31] is always 0.||NAND_FLASH.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/475||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit status[5] is always 0.||NAND_FLASH.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/476||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit status[6] is always 0.||NAND_FLASH.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/477||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit status[7] is always 0.||NAND_FLASH.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/478||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of status[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/479||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of n_state[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/480||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cle_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/481||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of ale_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/482||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of oob_bytes_per_page[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/483||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CG215||@W:Unrecognized attribute .repeat_statement on loop statement||NAND_FLASH.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/486||smartfusion2.v(0);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\smartfusion2.v'/linenumber/0
Implementation;Synthesis||CG215||@W:Unrecognized attribute .repeat_statement on loop statement||NAND_FLASH.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/487||smartfusion2.v(0);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\smartfusion2.v'/linenumber/0
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register NoName.||NAND_FLASH.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/526||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of PADDR[15:0] are unused. Assign logic for all port bits or change the input port size.||NAND_FLASH.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/532||nand_apb_wrapper.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/19
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||NAND_FLASH.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/533||nand_apb_wrapper.v(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/23
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[5] is always 0.||NAND_FLASH.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/536||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[6] is always 0.||NAND_FLASH.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/537||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[7] is always 0.||NAND_FLASH.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/538||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[8] is always 0.||NAND_FLASH.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/539||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[9] is always 0.||NAND_FLASH.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/540||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[10] is always 0.||NAND_FLASH.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/541||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[11] is always 0.||NAND_FLASH.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/542||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[12] is always 0.||NAND_FLASH.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/543||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[13] is always 0.||NAND_FLASH.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/544||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[14] is always 0.||NAND_FLASH.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/545||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[15] is always 0.||NAND_FLASH.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/546||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[16] is always 0.||NAND_FLASH.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/547||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[17] is always 0.||NAND_FLASH.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/548||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[18] is always 0.||NAND_FLASH.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/549||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[19] is always 0.||NAND_FLASH.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/550||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[20] is always 0.||NAND_FLASH.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/551||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[21] is always 0.||NAND_FLASH.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/552||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[22] is always 0.||NAND_FLASH.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/553||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[23] is always 0.||NAND_FLASH.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/554||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[24] is always 0.||NAND_FLASH.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/555||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[25] is always 0.||NAND_FLASH.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/556||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[26] is always 0.||NAND_FLASH.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/557||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[27] is always 0.||NAND_FLASH.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/558||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[28] is always 0.||NAND_FLASH.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/559||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[29] is always 0.||NAND_FLASH.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/560||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[30] is always 0.||NAND_FLASH.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/561||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit addr_cycles[31] is always 0.||NAND_FLASH.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/562||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit delay[30] is always 0.||NAND_FLASH.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/563||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit delay[31] is always 0.||NAND_FLASH.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/564||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of delay[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/565||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 5 of addr_cycles[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/566||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit delay[29] is always 0.||NAND_FLASH.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/567||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/568||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL189||@N: Register bit delay[28] is always 0.||NAND_FLASH.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/569||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/570||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register substate.||NAND_FLASH.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/571||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||NAND_FLASH.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/572||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||NAND_FLASH.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/607||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/610||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/611||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of delay[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/612||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/613||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/614||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/615||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/616||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||NAND_FLASH.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/617||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||NAND_FLASH.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/624||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/625||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of delay[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/626||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/629||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/630||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of delay[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/631||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/632||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/633||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/634||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/635||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||NAND_FLASH.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/636||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||NAND_FLASH.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/643||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/644||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of delay[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/645||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/648||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/649||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of delay[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/650||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/651||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/652||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/653||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/654||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||NAND_FLASH.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/655||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||NAND_FLASH.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/663||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/664||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of delay[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/665||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/668||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/669||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of delay[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NAND_FLASH.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/670||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/671||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/672||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/673||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/674||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||NAND_FLASH.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/675||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||NAND_FLASH.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/683||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit delay[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/684||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of delay[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||NAND_FLASH.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/685||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input XTL is unused.||NAND_FLASH.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/688||NAND_FLASH_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/695||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/696||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/697||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||NAND_FLASH.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/698||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||NAND_FLASH.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/699||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||NAND_FLASH.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/706||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||NAND_FLASH.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/713||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||NAND_FLASH.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/720||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||NAND_FLASH.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/727||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||NAND_FLASH.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/737||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||NAND_FLASH.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/738||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||NAND_FLASH.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/739||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||NAND_FLASH.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/740||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||NAND_FLASH.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/741||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||NAND_FLASH.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/742||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||NAND_FLASH.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/743||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||NAND_FLASH.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/744||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||NAND_FLASH.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/745||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||NAND_FLASH.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/746||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||NAND_FLASH.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/747||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||NAND_FLASH.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/748||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||NAND_FLASH.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/749||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||NAND_FLASH.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/750||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||NAND_FLASH.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/751||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||NAND_FLASH.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/752||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||NAND_FLASH.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/753||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||NAND_FLASH.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/754||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||NAND_FLASH.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/755||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||NAND_FLASH.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/756||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||NAND_FLASH.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/757||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||NAND_FLASH.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/758||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||NAND_FLASH.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/759||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||NAND_FLASH.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/760||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||NAND_FLASH.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/761||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||NAND_FLASH.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/762||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||NAND_FLASH.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/763||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||NAND_FLASH.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/764||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||NAND_FLASH.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/765||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||NAND_FLASH.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/766||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||NAND_FLASH.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/767||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||NAND_FLASH.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/768||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||NAND_FLASH.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/769||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||NAND_FLASH.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/774||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||NAND_FLASH.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/775||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||NAND_FLASH.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/776||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||NAND_FLASH.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/777||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||NAND_FLASH.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/778||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||NAND_FLASH.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/779||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||NAND_FLASH.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/780||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||NAND_FLASH.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/781||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||NAND_FLASH.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/782||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||NAND_FLASH.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/783||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||NAND_FLASH.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/784||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||NAND_FLASH.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/785||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||NAND_FLASH.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/786||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||NAND_FLASH.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/787||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||NAND_FLASH.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/788||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||NAND_FLASH.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/789||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||NAND_FLASH.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/790||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||NAND_FLASH.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/791||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||NAND_FLASH.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/792||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||NAND_FLASH.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/793||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||NAND_FLASH.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/794||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||NAND_FLASH.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/795||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||NAND_FLASH.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/796||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||NAND_FLASH.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/797||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||NAND_FLASH.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/798||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||NAND_FLASH.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/799||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||NAND_FLASH.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/800||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||NAND_FLASH.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/801||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||NAND_FLASH.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/802||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||NAND_FLASH.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/803||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||NAND_FLASH.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/804||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||NAND_FLASH.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/805||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||NAND_FLASH.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/806||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||NAND_FLASH.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/807||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||NAND_FLASH.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/808||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||NAND_FLASH.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/809||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||NAND_FLASH.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/810||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||NAND_FLASH.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/811||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||NAND_FLASH.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/812||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||NAND_FLASH.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/813||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||NAND_FLASH.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/814||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||NAND_FLASH.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/815||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||NAND_FLASH.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/816||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||NAND_FLASH.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/817||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||NAND_FLASH.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/818||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||NAND_FLASH.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/819||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||NAND_FLASH.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/820||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||NAND_FLASH.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/821||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||NAND_FLASH.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/822||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/966||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.delay[26:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/967||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.n_state[1:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/968||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.init_counter[3:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/969||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.init_complete is being ignored due to limitations in architecture. ||NAND_FLASH.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/970||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.delay[26:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/971||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.n_state[1:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/972||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.init_counter[3:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/973||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.init_complete is being ignored due to limitations in architecture. ||NAND_FLASH.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/974||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.delay[26:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/975||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.init_counter[3:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/976||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.n_state[1:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/977||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.data_reg[15:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/978||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.init_complete is being ignored due to limitations in architecture. ||NAND_FLASH.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/979||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.delay[26:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/980||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.init_counter[3:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/981||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.n_state[1:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/982||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.data_reg[15:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/983||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.init_complete is being ignored due to limitations in architecture. ||NAND_FLASH.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/984||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.byte_count[31:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/985||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.nand_nwp is being ignored due to limitations in architecture. ||NAND_FLASH.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/986||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.substate[3:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/987||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.page_idx[31:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/988||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.status[4:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/989||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.delay[27:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/990||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.nand_nce2 is being ignored due to limitations in architecture. ||NAND_FLASH.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/991||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.nand_nce is being ignored due to limitations in architecture. ||NAND_FLASH.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/992||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.n_state[4:0] is being ignored due to limitations in architecture. ||NAND_FLASH.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/993||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance NAND_FLASH_sb_0.nand_apb_wrapper_0.apb_start is being ignored due to limitations in architecture. ||NAND_FLASH.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/994||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance NAND_FLASH_sb_0.nand_apb_wrapper_0.PREADY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||NAND_FLASH.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/995||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance NAND_FLASH_sb_0.nand_apb_wrapper_0.apb_start with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||NAND_FLASH.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/996||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance NAND_FLASH_sb_0.nand_apb_wrapper_0.VeRRptcNt0[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||NAND_FLASH.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/997||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance NAND_FLASH_sb_0.nand_apb_wrapper_0.trigger_activate_next_cycle with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||NAND_FLASH.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/998||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1006||nand_flash_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1007||nand_flash_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1008||nand_flash_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1009||nand_flash_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1010||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1011||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1012||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1013||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1014||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1015||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1016||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1017||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1018||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1019||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1020||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1021||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1022||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1023||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance NAND_FLASH_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||NAND_FLASH.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1024||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1031||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1032||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1033||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1034||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1035||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1036||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1037||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1038||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1039||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1040||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1041||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1042||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||NAND_FLASH.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1043||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||NAND_FLASH.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1044||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||NAND_FLASH.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1045||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||NAND_FLASH.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1046||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1047||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1048||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1049||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1050||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1051||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1052||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1053||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||NAND_FLASH.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1054||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=69 on top level netlist NAND_FLASH ||NAND_FLASH.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1055||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock NAND_FLASH_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 720 sequential elements including NAND_FLASH_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||NAND_FLASH.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1085||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock NAND_FLASH_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including NAND_FLASH_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||NAND_FLASH.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1086||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||NAND_FLASH.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1088||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.io_unit_1s_0_1_2_3(verilog)); safe FSM implementation is not required.||NAND_FLASH.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1123||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.io_unit_0s_0_1_2_3(verilog)); safe FSM implementation is not required.||NAND_FLASH.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1130||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance state[10] (in view: work.nand_master(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1165||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1226||nand_flash_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1227||nand_flash_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1228||nand_flash_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.NAND_FLASH_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||NAND_FLASH.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1229||nand_flash_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1230||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1231||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1232||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||NAND_FLASH.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1233||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[8] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1234||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[9] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1235||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[10] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1236||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[11] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1237||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[12] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1238||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[13] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1239||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[14] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1240||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[15] of PrimLib.tri(prim) to GND||NAND_FLASH.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1241||nand_master.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance state[10] (in view: work.nand_master(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||NAND_FLASH.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1293||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.nand_master(verilog) instance byte_count[31:0]  ||NAND_FLASH.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1294||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||MO231||@N: Found counter in view:work.nand_master(verilog) instance delay[27:0] ||NAND_FLASH.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1295||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX107||@W:RAM page_data[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||NAND_FLASH.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1296||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX107||@W:RAM page_param[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||NAND_FLASH.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1297||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX107||@W:RAM chip_id[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||NAND_FLASH.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1298||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||MO231||@N: Found counter in view:work.latch_unit_0s_0_1_2_3_4(verilog) instance delay[26:0] ||NAND_FLASH.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1306||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.latch_unit_1s_0_1_2_3_4(verilog) instance delay[26:0] ||NAND_FLASH.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1314||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.io_unit_1s_0_1_2_3(verilog)); safe FSM implementation is not required.||NAND_FLASH.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1321||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO231||@N: Found counter in view:work.io_unit_1s_0_1_2_3(verilog) instance delay[26:0] ||NAND_FLASH.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1322||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.io_unit_0s_0_1_2_3(verilog)); safe FSM implementation is not required.||NAND_FLASH.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1329||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO231||@N: Found counter in view:work.io_unit_0s_0_1_2_3(verilog) instance delay[26:0] ||NAND_FLASH.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1330||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[15] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1331||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[14] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1332||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[13] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1333||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[12] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1334||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[11] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1335||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[10] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1336||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[9] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1337||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit data_reg[8] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||NAND_FLASH.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1338||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[8] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1342||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[9] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1343||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[10] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1344||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[11] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1345||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[12] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1346||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[13] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1347||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[14] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1348||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_WR.data_reg[15] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1349||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[8] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1350||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[9] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1351||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[10] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1352||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[11] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1353||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[12] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1354||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[13] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1355||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[14] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1356||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||BN362||@N: Removing sequential instance io_wr_data_in[15] (in view: work.nand_master(verilog)) because it does not drive other instances.||NAND_FLASH.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1357||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0._capp\.VeRRptcNt0_0_sqmuxa_0_a2 (in view: work.NAND_FLASH(verilog)) with 53 loads 1 time to improve timing.||NAND_FLASH.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1389||nand_apb_wrapper.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/111
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.init_complete (in view: work.NAND_FLASH(verilog)) with 14 loads 1 time to improve timing.||NAND_FLASH.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1390||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.init_complete (in view: work.NAND_FLASH(verilog)) with 12 loads 1 time to improve timing.||NAND_FLASH.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1391||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.state[1] (in view: work.NAND_FLASH(verilog)) with 9 loads 1 time to improve timing.||NAND_FLASH.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1392||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.state[1] (in view: work.NAND_FLASH(verilog)) with 6 loads 1 time to improve timing.||NAND_FLASH.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1393||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.state[1] (in view: work.NAND_FLASH(verilog)) with 10 loads 1 time to improve timing.||NAND_FLASH.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1394||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.state[0] (in view: work.NAND_FLASH(verilog)) with 8 loads 1 time to improve timing.||NAND_FLASH.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1395||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.AAL.n_state[1] (in view: work.NAND_FLASH(verilog)) with 8 loads 1 time to improve timing.||NAND_FLASH.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1396||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.apb_start (in view: work.NAND_FLASH(verilog)) with 45 loads 2 times to improve timing.||NAND_FLASH.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1397||nand_apb_wrapper.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_apb_wrapper.v'/linenumber/79
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.substate[3] (in view: work.NAND_FLASH(verilog)) with 46 loads 2 times to improve timing.||NAND_FLASH.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1398||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_RD.state_ns_1_0_.un1_byte_count_1_sqmuxa_i (in view: work.NAND_FLASH(verilog)) with 9 loads 1 time to improve timing.||NAND_FLASH.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1399||nand_master.v(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\nand_master.v'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.IO_WR.init_complete (in view: work.NAND_FLASH(verilog)) with 6 loads 1 time to improve timing.||NAND_FLASH.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1407||io_unit.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\io_unit.v'/linenumber/48
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.n_state[1] (in view: work.NAND_FLASH(verilog)) with 7 loads 1 time to improve timing.||NAND_FLASH.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1408||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.n_state[0] (in view: work.NAND_FLASH(verilog)) with 6 loads 1 time to improve timing.||NAND_FLASH.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1409||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FX271||@N: Replicating instance NAND_FLASH_sb_0.nand_apb_wrapper_0.u_nand_master.ACL.state[3] (in view: work.NAND_FLASH(verilog)) with 5 loads 1 time to improve timing.||NAND_FLASH.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1410||latch_unit.v(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\latch_unit.v'/linenumber/51
Implementation;Synthesis||FP130||@N: Promoting Net NAND_FLASH_sb_0.AND2_0_Y_arst on CLKINT  I_316 ||NAND_FLASH.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1417||null;null
Implementation;Synthesis||FP130||@N: Promoting Net NAND_FLASH_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_317 ||NAND_FLASH.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1418||null;null
Implementation;Synthesis||FP130||@N: Promoting Net NAND_FLASH_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_318 ||NAND_FLASH.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1419||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||NAND_FLASH.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1469||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||NAND_FLASH.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1470||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock NAND_FLASH_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net NAND_FLASH_sb_0.CCC_0.GL0_net.||NAND_FLASH.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1481||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock NAND_FLASH_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net NAND_FLASH_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||NAND_FLASH.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\NAND_FLASH.srr'/linenumber/1482||null;null
Implementation;Place and Route;RootName:NAND_FLASH
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||NAND_FLASH_layout_log.log;liberoaction://open_report/file/NAND_FLASH_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:NAND_FLASH
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||NAND_FLASH_generateBitstream.log;liberoaction://open_report/file/NAND_FLASH_generateBitstream.log||(null);(null)
