

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_a_Dense_1'
================================================================
* Date:           Sat Jun  1 06:31:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  1.340 us|  1.340 us|  134|  134|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_a_Dense_1  |      132|      132|        89|         11|          1|     5|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 11, D = 89, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 92 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OutDense0_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_19"   --->   Operation 94 'read' 'OutDense0_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OutDense0_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_18"   --->   Operation 95 'read' 'OutDense0_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OutDense0_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_17"   --->   Operation 96 'read' 'OutDense0_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%OutDense0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_16"   --->   Operation 97 'read' 'OutDense0_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%OutDense0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_15"   --->   Operation 98 'read' 'OutDense0_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%OutDense0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_14"   --->   Operation 99 'read' 'OutDense0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutDense0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_13"   --->   Operation 100 'read' 'OutDense0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%OutDense0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_12"   --->   Operation 101 'read' 'OutDense0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%OutDense0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_11"   --->   Operation 102 'read' 'OutDense0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%OutDense0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_10"   --->   Operation 103 'read' 'OutDense0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%OutDense0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_9"   --->   Operation 104 'read' 'OutDense0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%OutDense0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_8"   --->   Operation 105 'read' 'OutDense0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%OutDense0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_7"   --->   Operation 106 'read' 'OutDense0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%OutDense0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_6"   --->   Operation 107 'read' 'OutDense0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%OutDense0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_5"   --->   Operation 108 'read' 'OutDense0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%OutDense0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_4"   --->   Operation 109 'read' 'OutDense0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%OutDense0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_3"   --->   Operation 110 'read' 'OutDense0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%OutDense0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_2"   --->   Operation 111 'read' 'OutDense0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%OutDense0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load_1"   --->   Operation 112 'read' 'OutDense0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%OutDense0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %OutDense0_load"   --->   Operation 113 'read' 'OutDense0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 0, i3 %i" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 114 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_b_Dense_1.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 116 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.67ns)   --->   "%icmp_ln15_1 = icmp_eq  i3 %i_1, i3 5" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 117 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.67ns)   --->   "%add_ln15 = add i3 %i_1, i3 1" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 118 'add' 'add_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15_1, void %loop_for_b_Dense_1.i.split, void %for.end16.i.exitStub" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 119 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i3 %i_1" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 120 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln19_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1370, i3 %i_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 121 'bitconcatenate' 'zext_ln19_cast' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i14 %zext_ln19_cast" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 122 'zext' 'zext_ln19' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 123 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 124 'load' 'Weights_load' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 125 [1/1] (0.83ns)   --->   "%add_ln19 = add i14 %zext_ln15_1, i14 10965" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 125 'add' 'add_ln19' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i14 %add_ln19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 126 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%Weights_addr_1 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 127 'getelementptr' 'Weights_addr_1' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 128 'load' 'Weights_load_1' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 %add_ln15, i3 %i" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 129 'store' 'store_ln15' <Predicate = (!icmp_ln15_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 130 'load' 'Weights_load' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 131 'load' 'Weights_load_1' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 132 [1/1] (0.83ns)   --->   "%add_ln19_1 = add i14 %zext_ln15_1, i14 10970" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 132 'add' 'add_ln19_1' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i14 %add_ln19_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 133 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%Weights_addr_2 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 134 'getelementptr' 'Weights_addr_2' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 135 'load' 'Weights_load_2' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 136 [1/1] (0.83ns)   --->   "%add_ln19_2 = add i14 %zext_ln15_1, i14 10975" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 136 'add' 'add_ln19_2' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i14 %add_ln19_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 137 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%Weights_addr_3 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 138 'getelementptr' 'Weights_addr_3' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 139 'load' 'Weights_load_3' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %Weights_load" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 140 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 141 [3/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %OutDense0_load_read, i32 %bitcast_ln19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 141 'fmul' 'mul7_i1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %Weights_load_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 142 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 143 [3/3] (7.01ns)   --->   "%mul7_i398_1 = fmul i32 %OutDense0_load_1_read, i32 %bitcast_ln19_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 143 'fmul' 'mul7_i398_1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 144 'load' 'Weights_load_2' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 145 [1/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 145 'load' 'Weights_load_3' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 146 [1/1] (0.83ns)   --->   "%add_ln19_3 = add i14 %zext_ln15_1, i14 10980" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 146 'add' 'add_ln19_3' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i14 %add_ln19_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 147 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%Weights_addr_4 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 148 'getelementptr' 'Weights_addr_4' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 149 'load' 'Weights_load_4' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 150 [1/1] (0.83ns)   --->   "%add_ln19_4 = add i14 %zext_ln15_1, i14 10985" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 150 'add' 'add_ln19_4' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i14 %add_ln19_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 151 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%Weights_addr_5 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 152 'getelementptr' 'Weights_addr_5' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 153 'load' 'Weights_load_5' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 154 [2/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %OutDense0_load_read, i32 %bitcast_ln19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 154 'fmul' 'mul7_i1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/3] (7.01ns)   --->   "%mul7_i398_1 = fmul i32 %OutDense0_load_1_read, i32 %bitcast_ln19_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 155 'fmul' 'mul7_i398_1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %Weights_load_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 156 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 157 [3/3] (7.01ns)   --->   "%mul7_i398_2 = fmul i32 %OutDense0_load_2_read, i32 %bitcast_ln19_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 157 'fmul' 'mul7_i398_2' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %Weights_load_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 158 'bitcast' 'bitcast_ln19_3' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 159 [3/3] (7.01ns)   --->   "%mul7_i398_3 = fmul i32 %OutDense0_load_3_read, i32 %bitcast_ln19_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 159 'fmul' 'mul7_i398_3' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 160 'load' 'Weights_load_4' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 161 [1/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 161 'load' 'Weights_load_5' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 162 [1/1] (0.83ns)   --->   "%add_ln19_5 = add i14 %zext_ln15_1, i14 10990" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 162 'add' 'add_ln19_5' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i14 %add_ln19_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 163 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%Weights_addr_6 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 164 'getelementptr' 'Weights_addr_6' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 165 [2/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 165 'load' 'Weights_load_6' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 166 [1/1] (0.83ns)   --->   "%add_ln19_6 = add i14 %zext_ln15_1, i14 10995" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 166 'add' 'add_ln19_6' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i14 %add_ln19_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 167 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%Weights_addr_7 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 168 'getelementptr' 'Weights_addr_7' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 169 'load' 'Weights_load_7' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 170 [1/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %OutDense0_load_read, i32 %bitcast_ln19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 170 'fmul' 'mul7_i1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/3] (7.01ns)   --->   "%mul7_i398_1 = fmul i32 %OutDense0_load_1_read, i32 %bitcast_ln19_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 171 'fmul' 'mul7_i398_1' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [2/3] (7.01ns)   --->   "%mul7_i398_2 = fmul i32 %OutDense0_load_2_read, i32 %bitcast_ln19_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 172 'fmul' 'mul7_i398_2' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [2/3] (7.01ns)   --->   "%mul7_i398_3 = fmul i32 %OutDense0_load_3_read, i32 %bitcast_ln19_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 173 'fmul' 'mul7_i398_3' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %Weights_load_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 174 'bitcast' 'bitcast_ln19_4' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 175 [3/3] (7.01ns)   --->   "%mul7_i398_4 = fmul i32 %OutDense0_load_4_read, i32 %bitcast_ln19_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 175 'fmul' 'mul7_i398_4' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %Weights_load_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 176 'bitcast' 'bitcast_ln19_5' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 177 [3/3] (7.01ns)   --->   "%mul7_i398_5 = fmul i32 %OutDense0_load_5_read, i32 %bitcast_ln19_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 177 'fmul' 'mul7_i398_5' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 178 'load' 'Weights_load_6' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 179 [1/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 179 'load' 'Weights_load_7' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln19_8_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1375, i3 %i_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 180 'bitconcatenate' 'zext_ln19_8_cast' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i14 %zext_ln19_8_cast" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 181 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%Weights_addr_8 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 182 'getelementptr' 'Weights_addr_8' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 183 'load' 'Weights_load_8' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 184 [1/1] (0.83ns)   --->   "%add_ln19_7 = add i14 %zext_ln15_1, i14 11005" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 184 'add' 'add_ln19_7' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i14 %add_ln19_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 185 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%Weights_addr_9 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 186 'getelementptr' 'Weights_addr_9' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 187 'load' 'Weights_load_9' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 188 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i1, i32 0" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 188 'fadd' 's' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/3] (7.01ns)   --->   "%mul7_i398_2 = fmul i32 %OutDense0_load_2_read, i32 %bitcast_ln19_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 189 'fmul' 'mul7_i398_2' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/3] (7.01ns)   --->   "%mul7_i398_3 = fmul i32 %OutDense0_load_3_read, i32 %bitcast_ln19_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 190 'fmul' 'mul7_i398_3' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [2/3] (7.01ns)   --->   "%mul7_i398_4 = fmul i32 %OutDense0_load_4_read, i32 %bitcast_ln19_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 191 'fmul' 'mul7_i398_4' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [2/3] (7.01ns)   --->   "%mul7_i398_5 = fmul i32 %OutDense0_load_5_read, i32 %bitcast_ln19_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 192 'fmul' 'mul7_i398_5' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %Weights_load_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 193 'bitcast' 'bitcast_ln19_6' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 194 [3/3] (7.01ns)   --->   "%mul7_i398_6 = fmul i32 %OutDense0_load_6_read, i32 %bitcast_ln19_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 194 'fmul' 'mul7_i398_6' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %Weights_load_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 195 'bitcast' 'bitcast_ln19_7' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 196 [3/3] (7.01ns)   --->   "%mul7_i398_7 = fmul i32 %OutDense0_load_7_read, i32 %bitcast_ln19_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 196 'fmul' 'mul7_i398_7' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 197 'load' 'Weights_load_8' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 198 'load' 'Weights_load_9' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 199 [1/1] (0.83ns)   --->   "%add_ln19_8 = add i14 %zext_ln15_1, i14 11010" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 199 'add' 'add_ln19_8' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i14 %add_ln19_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 200 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%Weights_addr_10 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 201 'getelementptr' 'Weights_addr_10' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 202 [2/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 202 'load' 'Weights_load_10' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 203 [1/1] (0.83ns)   --->   "%add_ln19_9 = add i14 %zext_ln15_1, i14 11015" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 203 'add' 'add_ln19_9' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i14 %add_ln19_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 204 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%Weights_addr_11 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 205 'getelementptr' 'Weights_addr_11' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_6 : Operation 206 [2/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 206 'load' 'Weights_load_11' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 207 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i1, i32 0" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 207 'fadd' 's' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/3] (7.01ns)   --->   "%mul7_i398_4 = fmul i32 %OutDense0_load_4_read, i32 %bitcast_ln19_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 208 'fmul' 'mul7_i398_4' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/3] (7.01ns)   --->   "%mul7_i398_5 = fmul i32 %OutDense0_load_5_read, i32 %bitcast_ln19_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 209 'fmul' 'mul7_i398_5' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [2/3] (7.01ns)   --->   "%mul7_i398_6 = fmul i32 %OutDense0_load_6_read, i32 %bitcast_ln19_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 210 'fmul' 'mul7_i398_6' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [2/3] (7.01ns)   --->   "%mul7_i398_7 = fmul i32 %OutDense0_load_7_read, i32 %bitcast_ln19_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 211 'fmul' 'mul7_i398_7' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %Weights_load_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 212 'bitcast' 'bitcast_ln19_8' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 213 [3/3] (7.01ns)   --->   "%mul7_i398_8 = fmul i32 %OutDense0_load_8_read, i32 %bitcast_ln19_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 213 'fmul' 'mul7_i398_8' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %Weights_load_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 214 'bitcast' 'bitcast_ln19_9' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 215 [3/3] (7.01ns)   --->   "%mul7_i398_9 = fmul i32 %OutDense0_load_9_read, i32 %bitcast_ln19_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 215 'fmul' 'mul7_i398_9' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 216 'load' 'Weights_load_10' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 217 [1/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 217 'load' 'Weights_load_11' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 218 [1/1] (0.83ns)   --->   "%add_ln19_10 = add i14 %zext_ln15_1, i14 11020" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 218 'add' 'add_ln19_10' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i14 %add_ln19_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 219 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%Weights_addr_12 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 220 'getelementptr' 'Weights_addr_12' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 221 [2/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 221 'load' 'Weights_load_12' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 222 [1/1] (0.83ns)   --->   "%add_ln19_11 = add i14 %zext_ln15_1, i14 11025" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 222 'add' 'add_ln19_11' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i14 %add_ln19_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 223 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%Weights_addr_13 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 224 'getelementptr' 'Weights_addr_13' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_7 : Operation 225 [2/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 225 'load' 'Weights_load_13' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 226 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i1, i32 0" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 226 'fadd' 's' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/3] (7.01ns)   --->   "%mul7_i398_6 = fmul i32 %OutDense0_load_6_read, i32 %bitcast_ln19_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 227 'fmul' 'mul7_i398_6' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/3] (7.01ns)   --->   "%mul7_i398_7 = fmul i32 %OutDense0_load_7_read, i32 %bitcast_ln19_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 228 'fmul' 'mul7_i398_7' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [2/3] (7.01ns)   --->   "%mul7_i398_8 = fmul i32 %OutDense0_load_8_read, i32 %bitcast_ln19_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 229 'fmul' 'mul7_i398_8' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/3] (7.01ns)   --->   "%mul7_i398_9 = fmul i32 %OutDense0_load_9_read, i32 %bitcast_ln19_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 230 'fmul' 'mul7_i398_9' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %Weights_load_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 231 'bitcast' 'bitcast_ln19_10' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 232 [3/3] (7.01ns)   --->   "%mul7_i398_s = fmul i32 %OutDense0_load_10_read, i32 %bitcast_ln19_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 232 'fmul' 'mul7_i398_s' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %Weights_load_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 233 'bitcast' 'bitcast_ln19_11' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 234 [3/3] (7.01ns)   --->   "%mul7_i398_10 = fmul i32 %OutDense0_load_11_read, i32 %bitcast_ln19_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 234 'fmul' 'mul7_i398_10' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 235 'load' 'Weights_load_12' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 236 [1/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 236 'load' 'Weights_load_13' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 237 [1/1] (0.83ns)   --->   "%add_ln19_12 = add i14 %zext_ln15_1, i14 11030" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 237 'add' 'add_ln19_12' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i14 %add_ln19_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 238 'zext' 'zext_ln19_14' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%Weights_addr_14 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 239 'getelementptr' 'Weights_addr_14' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 240 [2/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 240 'load' 'Weights_load_14' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 241 [1/1] (0.83ns)   --->   "%add_ln19_13 = add i14 %zext_ln15_1, i14 11035" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 241 'add' 'add_ln19_13' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i14 %add_ln19_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 242 'zext' 'zext_ln19_15' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%Weights_addr_15 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 243 'getelementptr' 'Weights_addr_15' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_8 : Operation 244 [2/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 244 'load' 'Weights_load_15' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 245 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul7_i1, i32 0" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 245 'fadd' 's' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/3] (7.01ns)   --->   "%mul7_i398_8 = fmul i32 %OutDense0_load_8_read, i32 %bitcast_ln19_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 246 'fmul' 'mul7_i398_8' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/3] (7.01ns)   --->   "%mul7_i398_9 = fmul i32 %OutDense0_load_9_read, i32 %bitcast_ln19_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 247 'fmul' 'mul7_i398_9' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [2/3] (7.01ns)   --->   "%mul7_i398_s = fmul i32 %OutDense0_load_10_read, i32 %bitcast_ln19_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 248 'fmul' 'mul7_i398_s' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [2/3] (7.01ns)   --->   "%mul7_i398_10 = fmul i32 %OutDense0_load_11_read, i32 %bitcast_ln19_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 249 'fmul' 'mul7_i398_10' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %Weights_load_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 250 'bitcast' 'bitcast_ln19_12' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 251 [3/3] (7.01ns)   --->   "%mul7_i398_11 = fmul i32 %OutDense0_load_12_read, i32 %bitcast_ln19_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 251 'fmul' 'mul7_i398_11' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %Weights_load_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 252 'bitcast' 'bitcast_ln19_13' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 253 [3/3] (7.01ns)   --->   "%mul7_i398_12 = fmul i32 %OutDense0_load_13_read, i32 %bitcast_ln19_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 253 'fmul' 'mul7_i398_12' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 254 'load' 'Weights_load_14' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 255 [1/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 255 'load' 'Weights_load_15' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln19_16_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1380, i3 %i_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 256 'bitconcatenate' 'zext_ln19_16_cast' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i14 %zext_ln19_16_cast" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 257 'zext' 'zext_ln19_16' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%Weights_addr_16 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 258 'getelementptr' 'Weights_addr_16' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 259 [2/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 259 'load' 'Weights_load_16' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 260 [1/1] (0.83ns)   --->   "%add_ln19_14 = add i14 %zext_ln15_1, i14 11045" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 260 'add' 'add_ln19_14' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i14 %add_ln19_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 261 'zext' 'zext_ln19_17' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%Weights_addr_17 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 262 'getelementptr' 'Weights_addr_17' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_9 : Operation 263 [2/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 263 'load' 'Weights_load_17' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 264 [4/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul7_i398_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 264 'fadd' 's_1' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/3] (7.01ns)   --->   "%mul7_i398_s = fmul i32 %OutDense0_load_10_read, i32 %bitcast_ln19_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 265 'fmul' 'mul7_i398_s' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/3] (7.01ns)   --->   "%mul7_i398_10 = fmul i32 %OutDense0_load_11_read, i32 %bitcast_ln19_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 266 'fmul' 'mul7_i398_10' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [2/3] (7.01ns)   --->   "%mul7_i398_11 = fmul i32 %OutDense0_load_12_read, i32 %bitcast_ln19_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 267 'fmul' 'mul7_i398_11' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/3] (7.01ns)   --->   "%mul7_i398_12 = fmul i32 %OutDense0_load_13_read, i32 %bitcast_ln19_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 268 'fmul' 'mul7_i398_12' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %Weights_load_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 269 'bitcast' 'bitcast_ln19_14' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 270 [3/3] (7.01ns)   --->   "%mul7_i398_13 = fmul i32 %OutDense0_load_14_read, i32 %bitcast_ln19_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 270 'fmul' 'mul7_i398_13' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %Weights_load_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 271 'bitcast' 'bitcast_ln19_15' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 272 [3/3] (7.01ns)   --->   "%mul7_i398_14 = fmul i32 %OutDense0_load_15_read, i32 %bitcast_ln19_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 272 'fmul' 'mul7_i398_14' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 273 'load' 'Weights_load_16' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 274 [1/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 274 'load' 'Weights_load_17' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 275 [1/1] (0.83ns)   --->   "%add_ln19_15 = add i14 %zext_ln15_1, i14 11050" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 275 'add' 'add_ln19_15' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i14 %add_ln19_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 276 'zext' 'zext_ln19_18' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%Weights_addr_18 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 277 'getelementptr' 'Weights_addr_18' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 278 [2/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 278 'load' 'Weights_load_18' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 279 [1/1] (0.83ns)   --->   "%add_ln19_16 = add i14 %zext_ln15_1, i14 11055" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 279 'add' 'add_ln19_16' <Predicate = (!icmp_ln15_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i14 %add_ln19_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 280 'zext' 'zext_ln19_19' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%Weights_addr_19 = getelementptr i32 %Weights, i64 0, i64 %zext_ln19_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 281 'getelementptr' 'Weights_addr_19' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 282 'load' 'Weights_load_19' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 283 [3/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul7_i398_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 283 'fadd' 's_1' <Predicate = (!icmp_ln15_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/3] (7.01ns)   --->   "%mul7_i398_11 = fmul i32 %OutDense0_load_12_read, i32 %bitcast_ln19_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 284 'fmul' 'mul7_i398_11' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/3] (7.01ns)   --->   "%mul7_i398_12 = fmul i32 %OutDense0_load_13_read, i32 %bitcast_ln19_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 285 'fmul' 'mul7_i398_12' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [2/3] (7.01ns)   --->   "%mul7_i398_13 = fmul i32 %OutDense0_load_14_read, i32 %bitcast_ln19_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 286 'fmul' 'mul7_i398_13' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [2/3] (7.01ns)   --->   "%mul7_i398_14 = fmul i32 %OutDense0_load_15_read, i32 %bitcast_ln19_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 287 'fmul' 'mul7_i398_14' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %Weights_load_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 288 'bitcast' 'bitcast_ln19_16' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_11 : Operation 289 [3/3] (7.01ns)   --->   "%mul7_i398_15 = fmul i32 %OutDense0_load_16_read, i32 %bitcast_ln19_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 289 'fmul' 'mul7_i398_15' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %Weights_load_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 290 'bitcast' 'bitcast_ln19_17' <Predicate = (!icmp_ln15_1)> <Delay = 0.00>
ST_11 : Operation 291 [3/3] (7.01ns)   --->   "%mul7_i398_16 = fmul i32 %OutDense0_load_17_read, i32 %bitcast_ln19_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 291 'fmul' 'mul7_i398_16' <Predicate = (!icmp_ln15_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 292 'load' 'Weights_load_18' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 293 [1/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 293 'load' 'Weights_load_19' <Predicate = (!icmp_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 294 [2/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul7_i398_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 294 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/3] (7.01ns)   --->   "%mul7_i398_13 = fmul i32 %OutDense0_load_14_read, i32 %bitcast_ln19_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 295 'fmul' 'mul7_i398_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/3] (7.01ns)   --->   "%mul7_i398_14 = fmul i32 %OutDense0_load_15_read, i32 %bitcast_ln19_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 296 'fmul' 'mul7_i398_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [2/3] (7.01ns)   --->   "%mul7_i398_15 = fmul i32 %OutDense0_load_16_read, i32 %bitcast_ln19_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 297 'fmul' 'mul7_i398_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [2/3] (7.01ns)   --->   "%mul7_i398_16 = fmul i32 %OutDense0_load_17_read, i32 %bitcast_ln19_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 298 'fmul' 'mul7_i398_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %Weights_load_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 299 'bitcast' 'bitcast_ln19_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [3/3] (7.01ns)   --->   "%mul7_i398_17 = fmul i32 %OutDense0_load_18_read, i32 %bitcast_ln19_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 300 'fmul' 'mul7_i398_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %Weights_load_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 301 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [3/3] (7.01ns)   --->   "%mul7_i398_18 = fmul i32 %OutDense0_load_19_read, i32 %bitcast_ln19_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 302 'fmul' 'mul7_i398_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 303 [1/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul7_i398_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 303 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/3] (7.01ns)   --->   "%mul7_i398_15 = fmul i32 %OutDense0_load_16_read, i32 %bitcast_ln19_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 304 'fmul' 'mul7_i398_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/3] (7.01ns)   --->   "%mul7_i398_16 = fmul i32 %OutDense0_load_17_read, i32 %bitcast_ln19_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 305 'fmul' 'mul7_i398_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [2/3] (7.01ns)   --->   "%mul7_i398_17 = fmul i32 %OutDense0_load_18_read, i32 %bitcast_ln19_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 306 'fmul' 'mul7_i398_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [2/3] (7.01ns)   --->   "%mul7_i398_18 = fmul i32 %OutDense0_load_19_read, i32 %bitcast_ln19_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 307 'fmul' 'mul7_i398_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 308 [4/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul7_i398_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 308 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/3] (7.01ns)   --->   "%mul7_i398_17 = fmul i32 %OutDense0_load_18_read, i32 %bitcast_ln19_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 309 'fmul' 'mul7_i398_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/3] (7.01ns)   --->   "%mul7_i398_18 = fmul i32 %OutDense0_load_19_read, i32 %bitcast_ln19_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 310 'fmul' 'mul7_i398_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 311 [3/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul7_i398_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 311 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 312 [2/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul7_i398_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 312 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 313 [1/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul7_i398_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 313 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 314 [4/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul7_i398_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 314 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 315 [3/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul7_i398_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 315 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 316 [2/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul7_i398_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 316 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 317 [1/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul7_i398_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 317 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 318 [4/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul7_i398_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 318 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 319 [3/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul7_i398_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 319 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 320 [2/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul7_i398_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 320 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 321 [1/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul7_i398_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 321 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 322 [4/4] (6.43ns)   --->   "%s_5 = fadd i32 %s_4, i32 %mul7_i398_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 322 'fadd' 's_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 323 [3/4] (6.43ns)   --->   "%s_5 = fadd i32 %s_4, i32 %mul7_i398_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 323 'fadd' 's_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 324 [2/4] (6.43ns)   --->   "%s_5 = fadd i32 %s_4, i32 %mul7_i398_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 324 'fadd' 's_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 325 [1/4] (6.43ns)   --->   "%s_5 = fadd i32 %s_4, i32 %mul7_i398_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 325 'fadd' 's_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 326 [4/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul7_i398_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 326 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 327 [3/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul7_i398_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 327 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 328 [2/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul7_i398_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 328 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 329 [1/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul7_i398_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 329 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 330 [4/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul7_i398_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 330 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 331 [3/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul7_i398_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 331 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 332 [2/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul7_i398_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 332 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 333 [1/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul7_i398_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 333 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 334 [4/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul7_i398_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 334 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 335 [3/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul7_i398_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 335 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 336 [2/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul7_i398_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 336 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 337 [1/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul7_i398_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 337 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 338 [4/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul7_i398_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 338 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 339 [3/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul7_i398_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 339 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 340 [2/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul7_i398_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 340 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 341 [1/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul7_i398_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 341 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 342 [4/4] (6.43ns)   --->   "%s_10 = fadd i32 %s_9, i32 %mul7_i398_s" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 342 'fadd' 's_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 343 [3/4] (6.43ns)   --->   "%s_10 = fadd i32 %s_9, i32 %mul7_i398_s" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 343 'fadd' 's_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 344 [2/4] (6.43ns)   --->   "%s_10 = fadd i32 %s_9, i32 %mul7_i398_s" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 344 'fadd' 's_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 345 [1/4] (6.43ns)   --->   "%s_10 = fadd i32 %s_9, i32 %mul7_i398_s" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 345 'fadd' 's_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 346 [4/4] (6.43ns)   --->   "%s_11 = fadd i32 %s_10, i32 %mul7_i398_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 346 'fadd' 's_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 347 [3/4] (6.43ns)   --->   "%s_11 = fadd i32 %s_10, i32 %mul7_i398_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 347 'fadd' 's_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 348 [2/4] (6.43ns)   --->   "%s_11 = fadd i32 %s_10, i32 %mul7_i398_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 348 'fadd' 's_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 349 [1/4] (6.43ns)   --->   "%s_11 = fadd i32 %s_10, i32 %mul7_i398_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 349 'fadd' 's_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 350 [4/4] (6.43ns)   --->   "%s_12 = fadd i32 %s_11, i32 %mul7_i398_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 350 'fadd' 's_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 351 [3/4] (6.43ns)   --->   "%s_12 = fadd i32 %s_11, i32 %mul7_i398_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 351 'fadd' 's_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 352 [2/4] (6.43ns)   --->   "%s_12 = fadd i32 %s_11, i32 %mul7_i398_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 352 'fadd' 's_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 353 [1/4] (6.43ns)   --->   "%s_12 = fadd i32 %s_11, i32 %mul7_i398_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 353 'fadd' 's_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 354 [4/4] (6.43ns)   --->   "%s_13 = fadd i32 %s_12, i32 %mul7_i398_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 354 'fadd' 's_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 355 [3/4] (6.43ns)   --->   "%s_13 = fadd i32 %s_12, i32 %mul7_i398_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 355 'fadd' 's_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 356 [2/4] (6.43ns)   --->   "%s_13 = fadd i32 %s_12, i32 %mul7_i398_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 356 'fadd' 's_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 357 [1/4] (6.43ns)   --->   "%s_13 = fadd i32 %s_12, i32 %mul7_i398_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 357 'fadd' 's_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 358 [4/4] (6.43ns)   --->   "%s_14 = fadd i32 %s_13, i32 %mul7_i398_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 358 'fadd' 's_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 359 [3/4] (6.43ns)   --->   "%s_14 = fadd i32 %s_13, i32 %mul7_i398_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 359 'fadd' 's_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 360 [2/4] (6.43ns)   --->   "%s_14 = fadd i32 %s_13, i32 %mul7_i398_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 360 'fadd' 's_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 361 [1/4] (6.43ns)   --->   "%s_14 = fadd i32 %s_13, i32 %mul7_i398_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 361 'fadd' 's_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 362 [4/4] (6.43ns)   --->   "%s_15 = fadd i32 %s_14, i32 %mul7_i398_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 362 'fadd' 's_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 363 [3/4] (6.43ns)   --->   "%s_15 = fadd i32 %s_14, i32 %mul7_i398_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 363 'fadd' 's_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 364 [2/4] (6.43ns)   --->   "%s_15 = fadd i32 %s_14, i32 %mul7_i398_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 364 'fadd' 's_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 365 [1/4] (6.43ns)   --->   "%s_15 = fadd i32 %s_14, i32 %mul7_i398_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 365 'fadd' 's_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 366 [4/4] (6.43ns)   --->   "%s_16 = fadd i32 %s_15, i32 %mul7_i398_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 366 'fadd' 's_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 367 [3/4] (6.43ns)   --->   "%s_16 = fadd i32 %s_15, i32 %mul7_i398_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 367 'fadd' 's_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 368 [2/4] (6.43ns)   --->   "%s_16 = fadd i32 %s_15, i32 %mul7_i398_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 368 'fadd' 's_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 369 [1/4] (6.43ns)   --->   "%s_16 = fadd i32 %s_15, i32 %mul7_i398_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 369 'fadd' 's_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 370 [4/4] (6.43ns)   --->   "%s_17 = fadd i32 %s_16, i32 %mul7_i398_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 370 'fadd' 's_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 371 [3/4] (6.43ns)   --->   "%s_17 = fadd i32 %s_16, i32 %mul7_i398_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 371 'fadd' 's_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 372 [2/4] (6.43ns)   --->   "%s_17 = fadd i32 %s_16, i32 %mul7_i398_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 372 'fadd' 's_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 373 [1/4] (6.43ns)   --->   "%s_17 = fadd i32 %s_16, i32 %mul7_i398_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 373 'fadd' 's_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 374 [1/1] (0.83ns)   --->   "%add_ln21 = add i14 %zext_ln15_1, i14 11060" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 374 'add' 'add_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %add_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 375 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 376 [1/1] (0.00ns)   --->   "%Weights_addr_20 = getelementptr i32 %Weights, i64 0, i64 %zext_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 376 'getelementptr' 'Weights_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 377 [2/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 377 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 378 [4/4] (6.43ns)   --->   "%s_18 = fadd i32 %s_17, i32 %mul7_i398_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 378 'fadd' 's_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 379 [1/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 379 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_78 : Operation 399 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 399 'ret' 'ret_ln0' <Predicate = (icmp_ln15_1)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 380 [3/4] (6.43ns)   --->   "%s_18 = fadd i32 %s_17, i32 %mul7_i398_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 380 'fadd' 's_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 381 [2/4] (6.43ns)   --->   "%s_18 = fadd i32 %s_17, i32 %mul7_i398_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 381 'fadd' 's_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 382 [1/4] (6.43ns)   --->   "%s_18 = fadd i32 %s_17, i32 %mul7_i398_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 382 'fadd' 's_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 383 [4/4] (6.43ns)   --->   "%s_19 = fadd i32 %s_18, i32 %mul7_i398_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 383 'fadd' 's_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 384 [3/4] (6.43ns)   --->   "%s_19 = fadd i32 %s_18, i32 %mul7_i398_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 384 'fadd' 's_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 385 [2/4] (6.43ns)   --->   "%s_19 = fadd i32 %s_18, i32 %mul7_i398_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 385 'fadd' 's_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 386 [1/4] (6.43ns)   --->   "%s_19 = fadd i32 %s_18, i32 %mul7_i398_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 386 'fadd' 's_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %Weights_load_20" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 387 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 388 [4/4] (6.43ns)   --->   "%add11_i1 = fadd i32 %s_19, i32 %bitcast_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 388 'fadd' 'add11_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 389 [3/4] (6.43ns)   --->   "%add11_i1 = fadd i32 %s_19, i32 %bitcast_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 389 'fadd' 'add11_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 390 [2/4] (6.43ns)   --->   "%add11_i1 = fadd i32 %s_19, i32 %bitcast_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 390 'fadd' 'add11_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.11>
ST_89 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %i_1" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 391 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 392 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 392 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 393 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 393 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 394 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 395 [1/4] (6.43ns)   --->   "%add11_i1 = fadd i32 %s_19, i32 %bitcast_ln21" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 395 'fadd' 'add11_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 396 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i32 %out_Dense, i64 0, i64 %zext_ln15" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 396 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 397 [1/1] (0.67ns)   --->   "%store_ln21 = store i32 %add11_i1, i3 %out_Dense_addr" [Dense.cpp:21->CNN.cpp:51]   --->   Operation 397 'store' 'store_ln21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_89 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loop_for_b_Dense_1.i" [Dense.cpp:15->CNN.cpp:51]   --->   Operation 398 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.495ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln15', Dense.cpp:15->CNN.cpp:51) of constant 0 on local variable 'i', Dense.cpp:15->CNN.cpp:51 [45]  (0.427 ns)
	'load' operation 3 bit ('i', Dense.cpp:15->CNN.cpp:51) on local variable 'i', Dense.cpp:15->CNN.cpp:51 [48]  (0.000 ns)
	'add' operation 14 bit ('add_ln19', Dense.cpp:19->CNN.cpp:51) [65]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_1', Dense.cpp:19->CNN.cpp:51) [67]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_1', Dense.cpp:19->CNN.cpp:51) on array 'Weights' [68]  (1.237 ns)

 <State 2>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln19_1', Dense.cpp:19->CNN.cpp:51) [72]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_2', Dense.cpp:19->CNN.cpp:51) [74]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_2', Dense.cpp:19->CNN.cpp:51) on array 'Weights' [75]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i1', Dense.cpp:19->CNN.cpp:51) [63]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i1', Dense.cpp:19->CNN.cpp:51) [63]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i1', Dense.cpp:19->CNN.cpp:51) [63]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_2', Dense.cpp:19->CNN.cpp:51) [77]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_4', Dense.cpp:19->CNN.cpp:51) [91]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_6', Dense.cpp:19->CNN.cpp:51) [105]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_8', Dense.cpp:19->CNN.cpp:51) [119]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_s', Dense.cpp:19->CNN.cpp:51) [133]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_11', Dense.cpp:19->CNN.cpp:51) [147]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_13', Dense.cpp:19->CNN.cpp:51) [161]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_15', Dense.cpp:19->CNN.cpp:51) [175]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7_i398_17', Dense.cpp:19->CNN.cpp:51) [189]  (7.016 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [78]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [78]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [78]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [85]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [85]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [85]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [85]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [92]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [92]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [92]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [92]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [99]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [99]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [99]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [99]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [106]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [106]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [106]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [106]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [113]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [113]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [113]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [113]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [120]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [120]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [120]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [120]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [127]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [127]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [127]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [127]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [134]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [134]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [134]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [134]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [141]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [141]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [141]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [141]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [148]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [148]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [148]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [148]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [155]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [155]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [155]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [155]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [162]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [162]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [162]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [162]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [169]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [169]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [169]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [169]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [176]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [176]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [176]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [176]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [183]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [183]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [183]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [183]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [190]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [190]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [190]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [190]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [197]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [197]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [197]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Dense.cpp:19->CNN.cpp:51) [197]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i1', Dense.cpp:21->CNN.cpp:51) [203]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i1', Dense.cpp:21->CNN.cpp:51) [203]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i1', Dense.cpp:21->CNN.cpp:51) [203]  (6.437 ns)

 <State 89>: 7.114ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add11_i1', Dense.cpp:21->CNN.cpp:51) [203]  (6.437 ns)
	'store' operation 0 bit ('store_ln21', Dense.cpp:21->CNN.cpp:51) of variable 'add11_i1', Dense.cpp:21->CNN.cpp:51 on array 'out_Dense' [205]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
