

================================================================
== Vitis HLS Report for 'TopPL'
================================================================
* Date:           Mon May 12 19:57:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |SystemControl_U0  |SystemControl  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |Send_U0           |Send           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |RoundRobin_U0     |RoundRobin     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |Receive_U0        |Receive        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      18|    -|
|FIFO             |        8|     -|     1191|     773|    4|
|Instance         |      190|     -|    23826|   20987|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       4|    -|
|Register         |        -|     -|        5|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |      198|     0|    25022|   21782|    4|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       10|     0|        1|       2|   ~0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+---------------+---------+----+------+------+-----+
    |Receive_U0        |Receive        |        0|   0|  3479|  5295|    0|
    |RoundRobin_U0     |RoundRobin     |        0|   0|  5111|  2722|    0|
    |Send_U0           |Send           |       12|   0|  2531|  1748|    0|
    |SystemControl_U0  |SystemControl  |        0|   0|  1050|  1781|    0|
    |control_s_axi_U   |control_s_axi  |        0|   0|   354|   616|    0|
    |gmem0_m_axi_U     |gmem0_m_axi    |       58|   0|  3531|  2697|    0|
    |gmem1_m_axi_U     |gmem1_m_axi    |       58|   0|  3531|  2697|    0|
    |gmem2_m_axi_U     |gmem2_m_axi    |       58|   0|  3531|  2697|    0|
    |gmem3_m_axi_U     |gmem3_m_axi    |        4|   0|   708|   734|    0|
    +------------------+---------------+---------+----+------+------+-----+
    |Total             |               |      190|   0| 23826| 20987|    0|
    +------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |convSet_1_U       |        0|    5|   0|    -|     4|   32|      128|
    |convSet_U         |        0|    5|   0|    -|     4|   32|      128|
    |receive_fifo_1_U  |        0|  296|   2|    -|  4096|  128|   524288|
    |receive_fifo_U    |        0|  296|   2|    -|  4096|  128|   524288|
    |send_fifo_1_U     |        4|  287|   0|    -|   512|  128|    65536|
    |send_fifo_U       |        4|  287|   0|    -|   512|  128|    65536|
    |syscontrol_1_U    |        0|    5|   0|    -|     4|    1|        4|
    |syscontrol_2_U    |        0|    5|   0|    -|     4|    1|        4|
    |syscontrol_U      |        0|    5|   0|    -|     4|    1|        4|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        8| 1191|   4|    0|  9236|  579|  1179916|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |RoundRobin_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |SystemControl_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |SystemControl_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_RoundRobin_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    |ap_sync_SystemControl_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  18|           9|           9|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_RoundRobin_U0_ap_ready     |   2|          2|    1|          2|
    |ap_sync_reg_SystemControl_U0_ap_ready  |   2|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |   4|          4|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                           |  1|   0|    1|          0|
    |ap_rst_reg_1                           |  1|   0|    1|          0|
    |ap_rst_reg_2                           |  1|   0|    1|          0|
    |ap_sync_reg_RoundRobin_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_SystemControl_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  5|   0|    5|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|                 TopPL|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|                 TopPL|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|                 TopPL|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|                 gmem3|       pointer|
|sweep_tx0_0_TDATA      |  out|  128|           axis|  sweep_tx0_0_V_data_V|       pointer|
|sweep_tx0_0_TKEEP      |  out|   16|           axis|  sweep_tx0_0_V_keep_V|       pointer|
|sweep_tx0_0_TSTRB      |  out|   16|           axis|  sweep_tx0_0_V_strb_V|       pointer|
|sweep_tx0_0_TLAST      |  out|    1|           axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TVALID     |  out|    1|           axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TREADY     |   in|    1|           axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_rx0_0_TDATA      |   in|  128|           axis|  sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TKEEP      |   in|   16|           axis|  sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB      |   in|   16|           axis|  sweep_rx0_0_V_strb_V|       pointer|
|sweep_rx0_0_TLAST      |   in|    1|           axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TVALID     |   in|    1|           axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY     |  out|    1|           axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_tx0_1_TDATA      |  out|  128|           axis|  sweep_tx0_1_V_data_V|       pointer|
|sweep_tx0_1_TKEEP      |  out|   16|           axis|  sweep_tx0_1_V_keep_V|       pointer|
|sweep_tx0_1_TSTRB      |  out|   16|           axis|  sweep_tx0_1_V_strb_V|       pointer|
|sweep_tx0_1_TLAST      |  out|    1|           axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TVALID     |  out|    1|           axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TREADY     |   in|    1|           axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_rx0_1_TDATA      |   in|  128|           axis|  sweep_rx0_1_V_data_V|       pointer|
|sweep_rx0_1_TKEEP      |   in|   16|           axis|  sweep_rx0_1_V_keep_V|       pointer|
|sweep_rx0_1_TSTRB      |   in|   16|           axis|  sweep_rx0_1_V_strb_V|       pointer|
|sweep_rx0_1_TLAST      |   in|    1|           axis|  sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TVALID     |   in|    1|           axis|  sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TREADY     |  out|    1|           axis|  sweep_rx0_1_V_last_V|       pointer|
|norm_tx0_TDATA         |  out|  128|           axis|     norm_tx0_V_data_V|       pointer|
|norm_tx0_TKEEP         |  out|   16|           axis|     norm_tx0_V_keep_V|       pointer|
|norm_tx0_TSTRB         |  out|   16|           axis|     norm_tx0_V_strb_V|       pointer|
|norm_tx0_TLAST         |  out|    1|           axis|     norm_tx0_V_last_V|       pointer|
|norm_tx0_TVALID        |  out|    1|           axis|     norm_tx0_V_last_V|       pointer|
|norm_tx0_TREADY        |   in|    1|           axis|     norm_tx0_V_last_V|       pointer|
|norm_rx0_TDATA         |   in|  128|           axis|     norm_rx0_V_data_V|       pointer|
|norm_rx0_TKEEP         |   in|   16|           axis|     norm_rx0_V_keep_V|       pointer|
|norm_rx0_TSTRB         |   in|   16|           axis|     norm_rx0_V_strb_V|       pointer|
|norm_rx0_TLAST         |   in|    1|           axis|     norm_rx0_V_last_V|       pointer|
|norm_rx0_TVALID        |   in|    1|           axis|     norm_rx0_V_last_V|       pointer|
|norm_rx0_TREADY        |  out|    1|           axis|     norm_rx0_V_last_V|       pointer|
+-----------------------+-----+-----+---------------+----------------------+--------------+

