start ac97_controller_testbench
add wave ac97_controller_testbench/*
add wave ac97_controller_testbench/DUT/*
add wave ac97_controller_testbench/model/*
add wave ac97_controller_testbench/model/control_regs/*
add wave ac97_controller_testbench/model/raw_bit_clk/*
add wave ac97_controller_testbench/model/bit_clk_enable/*
add wave ac97_controller_testbench/model/codec_ready/*
add wave ac97_controller_testbench/model/prev_sync_value/*
add wave ac97_controller_testbench/model/slot_0/*
add wave ac97_controller_testbench/model/slot_1/*
add wave ac97_controller_testbench/model/slot_2/*
add wave ac97_controller_testbench/model/slot_3/*
add wave ac97_controller_testbench/model/slot_4/*
add wave ac97_controller_testbench/model/sdata_out_shift/*
add wave ac97_controller_testbench/model/bit_counter/*
run 1000ms
