Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilnix/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'midi_rx' is not connected on this instance [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_7/verimoog_1_7.srcs/sim_1/new/top_tb.v:15]
WARNING: [VRFC 10-3129] assignment to input 'midi_note' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_7/verimoog_1_7.srcs/sources_1/imports/new/top.v:46]
WARNING: [VRFC 10-3129] assignment to input 'note_on' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_7/verimoog_1_7.srcs/sources_1/imports/new/top.v:47]
WARNING: [VRFC 10-3129] assignment to input 'note_valid' [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_7/verimoog_1_7.srcs/sources_1/imports/new/top.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.midi_input_default
Compiling module xil_defaultlib.midi_to_freq
Compiling module xil_defaultlib.sqr_wav_gen
Compiling module xil_defaultlib.sin_wav_gen
Compiling module xil_defaultlib.saw_wav_gen
Compiling module xil_defaultlib.tri_wav_gen
Compiling module xil_defaultlib.wav_selector
Compiling module xil_defaultlib.adsr_envelope
Compiling module xil_defaultlib.synth
Compiling module xil_defaultlib.pwm_audio
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
