// Seed: 3379753653
module module_0;
  bit id_1;
  initial id_1 <= id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd16,
    parameter id_16 = 32'd66
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign id_4[-1'b0] = id_5;
  xnor primCall (id_2, id_4, id_5);
  wire [id_1 : (  1  )] id_6;
  logic [7:0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  always_comb @(id_13[id_16]) if (1 == 1) {"" & id_22, -1 + 1, id_10, 1} <= id_13;
  wire [1 : -1] id_24;
endmodule
