 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 21:36:54 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile_U0/regArr_reg_1__6_
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg_1__6_/CK (DFFRHQX8M)              0.00       0.00 r
  RegFile_U0/regArr_reg_1__6_/Q (DFFRHQX8M)               0.45       0.45 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.45 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.45 f
  ALU_U0/U4/Y (BUFX32M)                                   0.20       0.65 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.65 f
  ALU_U0/div_52/U29/Y (NOR2X12M)                          0.29       0.95 r
  ALU_U0/div_52/U28/Y (AND3X12M)                          0.27       1.22 r
  ALU_U0/div_52/U24/Y (CLKAND2X6M)                        0.38       1.60 r
  ALU_U0/div_52/U21/Y (AND2X12M)                          0.24       1.84 r
  ALU_U0/div_52/U6/Y (MX2X6M)                             0.30       2.14 r
  ALU_U0/div_52/u_div_u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.50       2.64 r
  ALU_U0/div_52/U22/Y (AND3X12M)                          0.28       2.92 r
  ALU_U0/div_52/U52/Y (CLKMX2X2M)                         0.61       3.52 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.74       4.27 f
  ALU_U0/div_52/U23/Y (AND2X12M)                          0.27       4.54 f
  ALU_U0/div_52/U4/Y (MX2X12M)                            0.36       4.90 r
  ALU_U0/div_52/u_div_u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.38       5.28 r
  ALU_U0/div_52/u_div_u_fa_PartRem_0_4_2/CO (ADDFX4M)     0.40       5.68 r
  ALU_U0/div_52/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.45       6.13 r
  ALU_U0/div_52/U32/Y (AND2X6M)                           0.47       6.60 r
  ALU_U0/div_52/U62/Y (CLKMX2X2M)                         0.71       7.31 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.56       7.87 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.48       8.35 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.52       8.87 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.35       9.21 f
  ALU_U0/div_52/U26/Y (AND3X12M)                          0.34       9.55 f
  ALU_U0/div_52/U61/Y (CLKMX2X2M)                         0.58      10.13 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.73      10.86 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.52      11.38 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.33      11.72 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.49      12.21 f
  ALU_U0/div_52/U27/Y (AND2X12M)                          0.32      12.52 f
  ALU_U0/div_52/U14/Y (MX2X12M)                           0.41      12.93 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.41      13.34 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.47      13.81 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_3/CO (ADDFHX2M)
                                                          0.43      14.24 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.31      14.55 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.27      14.82 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_1_6/CO (ADDFHX2M)
                                                          0.36      15.18 f
  ALU_U0/div_52/U46/Y (AND2X12M)                          0.25      15.44 f
  ALU_U0/div_52/U30/Y (MX2X2M)                            0.29      15.73 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.62      16.35 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.51      16.86 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.55      17.40 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_4/CO (ADDFHX8M)
                                                          0.30      17.71 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.48      18.19 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.36      18.55 f
  ALU_U0/div_52/u_div_u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.28      18.83 f
  ALU_U0/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      18.83 f
  ALU_U0/U11/Y (AOI222X4M)                                0.65      19.48 r
  ALU_U0/U7/Y (AOI31X4M)                                  0.29      19.77 f
  ALU_U0/ALU_OUT_reg_0_/D (DFFRQX1M)                      0.00      19.77 f
  data arrival time                                                 19.77

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  ALU_U0/ALU_OUT_reg_0_/CK (DFFRQX1M)                     0.00      20.00 r
  library setup time                                     -0.19      19.81
  data required time                                                19.81
  --------------------------------------------------------------------------
  data required time                                                19.81
  data arrival time                                                -19.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: sys_ctrl_U0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_ctrl_U0/current_state_reg_3_
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_U0/current_state_reg_0_/CK (DFFRQX2M)          0.00       0.00 r
  sys_ctrl_U0/current_state_reg_0_/Q (DFFRQX2M)           0.89       0.89 r
  sys_ctrl_U0/U20/Y (INVX2M)                              0.67       1.56 f
  sys_ctrl_U0/U118/Y (NOR2X4M)                            0.78       2.34 r
  sys_ctrl_U0/U124/Y (NAND3X2M)                           0.69       3.03 f
  sys_ctrl_U0/U54/Y (INVX6M)                              0.88       3.91 r
  sys_ctrl_U0/U29/Y (NOR2X4M)                             0.39       4.30 f
  sys_ctrl_U0/U119/Y (NOR2X2M)                            0.49       4.78 r
  sys_ctrl_U0/U19/Y (AOI2B1X2M)                           0.91       5.70 r
  sys_ctrl_U0/U46/Y (NAND2X2M)                            0.64       6.34 f
  sys_ctrl_U0/U52/Y (NAND2X2M)                            0.39       6.73 r
  sys_ctrl_U0/U50/Y (MX2X2M)                              0.37       7.10 r
  sys_ctrl_U0/U49/Y (NAND2BX2M)                           0.40       7.50 f
  sys_ctrl_U0/U32/Y (INVX2M)                              0.34       7.84 r
  sys_ctrl_U0/U74/Y (MX3X1M)                              0.43       8.27 r
  sys_ctrl_U0/U73/Y (MX2X2M)                              0.40       8.67 r
  sys_ctrl_U0/current_state_reg_3_/D (DFFRQX4M)           0.00       8.67 r
  data arrival time                                                  8.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  sys_ctrl_U0/current_state_reg_3_/CK (DFFRQX4M)          0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                       10.79


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/samples_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.34      54.60 r
  UART_RX_TX_TOP_U0/RX_IN (UART_RX_TX_TOP)                0.00      54.60 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/RX_IN (UART_TOP_RX)
                                                          0.00      54.60 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/RX_IN (FSM)
                                                          0.00      54.60 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U55/Y (CLKINVX1M)
                                                          0.75      55.35 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U4/Y (AOI211X2M)
                                                          0.88      56.22 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U7/Y (OAI32X2M)
                                                          0.45      56.68 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U5/Y (INVXLM)
                                                          0.63      57.30 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U6/Y (INVX4M)
                                                          0.46      57.76 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/U42/Y (CLKBUFX4M)
                                                          0.75      58.51 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0/data_samp_en (FSM)
                                                          0.00      58.51 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/data_samp_en (data_sampling)
                                                          0.00      58.51 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U23/Y (NAND2X2M)
                                                          0.81      59.31 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U14/Y (NAND2X2M)
                                                          0.55      59.86 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U12/Y (INVX2M)
                                                          0.71      60.57 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U24/Y (NAND3X2M)
                                                          0.46      61.02 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U7/Y (OAI31X4M)
                                                          0.90      61.92 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/U20/Y (OAI2B2X1M)
                                                          0.74      62.67 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/samples_reg_0_/D (DFFRQX1M)
                                                          0.00      62.67 r
  data arrival time                                                 62.67

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0/samples_reg_0_/CK (DFFRQX1M)
                                                          0.00     271.27 r
  library setup time                                     -0.46     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -62.67
  --------------------------------------------------------------------------
  slack (MET)                                                      208.14


  Startpoint: U0_RST_SYNC/sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/LFSR_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U0_RST_SYNC/sync_reg_reg_1_/CK (DFFRQX2M)               0.00    8409.29 r
  U0_RST_SYNC/sync_reg_reg_1_/Q (DFFRQX2M)                0.57    8409.86 f
  U0_RST_SYNC/SYNC_RST (RST_SYNC_NUM_STAGES2_0)           0.00    8409.86 f
  U7/Y (INVX2M)                                           0.26    8410.12 r
  U6/Y (INVX4M)                                           0.37    8410.49 f
  UART_RX_TX_TOP_U0/RST (UART_RX_TX_TOP)                  0.00    8410.49 f
  UART_RX_TX_TOP_U0/U2/Y (INVX2M)                         0.32    8410.81 r
  UART_RX_TX_TOP_U0/U1/Y (INVX2M)                         0.29    8411.10 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/RST (UART_TX_TOP)      0.00    8411.10 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/U2/Y (INVX2M)          0.28    8411.38 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/U1/Y (INVX2M)          0.47    8411.85 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/RST (serializer_IN_WIDTH8)
                                                          0.00    8411.85 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U9/Y (INVX2M)      0.57    8412.41 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U8/Y (BUFX2M)      0.92    8413.34 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U12/Y (NOR2BX2M)
                                                          0.36    8413.70 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U11/Y (CLKBUFX6M)
                                                          0.78    8414.48 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U10/Y (CLKAND2X4M)
                                                          0.98    8415.45 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U36/Y (AOI22X1M)
                                                          0.90    8416.35 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/U35/Y (OAI21X2M)
                                                          0.40    8416.76 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/LFSR_reg_0_/D (DFFQNX2M)
                                                          0.00    8416.76 f
  data arrival time                                               8416.76

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/LFSR_reg_0_/CK (DFFQNX2M)
                                                          0.00    8680.56 r
  library setup time                                     -0.29    8680.27
  data required time                                              8680.27
  --------------------------------------------------------------------------
  data required time                                              8680.27
  data arrival time                                              -8416.76
  --------------------------------------------------------------------------
  slack (MET)                                                      263.51


  Startpoint: UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/current_state_reg_1_/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/current_state_reg_1_/Q (DFFRQX1M)
                                                          0.92       0.92 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/U10/Y (INVX4M)
                                                          0.48       1.40 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/U5/Y (NOR2X2M)
                                                          0.87       2.27 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/U4/Y (OAI21X2M)
                                                          0.65       2.92 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/U6/Y (INVX2M)     0.55       3.47 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart/mux_sel[1] (UART_TX)
                                                          0.00       3.47 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/mux/mux_sel[1] (MUX)
                                                          0.00       3.47 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/mux/U5/Y (NOR2BX2M)
                                                          0.57       4.04 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/mux/U3/Y (OAI21X4M)
                                                          0.48       4.52 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/mux/TX_OUT (MUX)       0.00       4.52 f
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/TX_OUT (UART_TX_TOP)
                                                          0.00       4.52 f
  UART_RX_TX_TOP_U0/TX_OUT (UART_RX_TX_TOP)               0.00       4.52 f
  TX_OUT (out)                                            0.00       4.52 f
  data arrival time                                                  4.52

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                      212.29


1
