<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1568241417">
  <File Type="VDS-TIMING-PB" Name="project2_top_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="project2_top_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="project2_top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="project2_top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="project2_top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="project2_top_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="project2_top.vds"/>
  <File Type="REPORTS-TCL" Name="project2_top_reports.tcl"/>
  <File Type="PA-TCL" Name="project2_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/proc_system/proc_system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/project_1_part_2/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd"/>
        <Attr Name="ImportTime" Val="1567459109"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/project2_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/counter10bit.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/project_1_part_2/project_1_part_2.srcs/sources_1/imports/p1p2_src/counter10bit.vhd"/>
        <Attr Name="ImportTime" Val="1562207119"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/counter20bit.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/project_1_part_2/project_1_part_2.srcs/sources_1/imports/p1p2_src/counter20bit.vhd"/>
        <Attr Name="ImportTime" Val="1563395201"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/parallel_to_serial.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/project_1_part_2/project_1_part_2.srcs/sources_1/imports/p1p2_src/parallel_to_serial.vhd"/>
        <Attr Name="ImportTime" Val="1567450250"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSDKDIR/project2/Debug/project2.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="proc_system"/>
        <Attr Name="ScopedToCell" Val="microblaze_0"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="project2_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/project1_zedboard.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../EN525.742-Project-1/project_1.srcs/constrs_1/new/project1_zedboard.xdc"/>
        <Attr Name="ImportTime" Val="1567601381"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/zedboard_master_XDC_RevC_D_v3.xdc"/>
        <Attr Name="ImportTime" Val="1465229161"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_rst_Clk_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_axi_quad_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="proc_system_ilmb_bram_if_cntlr_0"/>
</GenRun>
