{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 16:47:55 2011 " "Info: Processing started: Sun Jun 05 16:47:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[13\] hex1\[1\] 15.806 ns Longest " "Info: Longest tpd from source pin \"sw\[13\]\" to destination pin \"hex1\[1\]\" is 15.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[13\] 1 PIN PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; PIN Node = 'sw\[13\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[13] } "NODE_NAME" } } { "Lab2.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab2/Lab2.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.143 ns) + CELL(0.438 ns) 6.413 ns Add0~10 2 COMB LCCOMB_X3_Y12_N22 1 " "Info: 2: + IC(5.143 ns) + CELL(0.438 ns) = 6.413 ns; Loc. = LCCOMB_X3_Y12_N22; Fanout = 1; COMB Node = 'Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { sw[13] Add0~10 } "NODE_NAME" } } { "Lab2.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab2/Lab2.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.393 ns) 7.249 ns Mux3~1 3 COMB LCCOMB_X4_Y12_N2 8 " "Info: 3: + IC(0.443 ns) + CELL(0.393 ns) = 7.249 ns; Loc. = LCCOMB_X4_Y12_N2; Fanout = 8; COMB Node = 'Mux3~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { Add0~10 Mux3~1 } "NODE_NAME" } } { "Lab2.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab2/Lab2.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.760 ns) + CELL(0.420 ns) 12.429 ns SevenSegment:ShowOneOf2\|Mux5~0 4 COMB LCCOMB_X64_Y4_N16 1 " "Info: 4: + IC(4.760 ns) + CELL(0.420 ns) = 12.429 ns; Loc. = LCCOMB_X64_Y4_N16; Fanout = 1; COMB Node = 'SevenSegment:ShowOneOf2\|Mux5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.180 ns" { Mux3~1 SevenSegment:ShowOneOf2|Mux5~0 } "NODE_NAME" } } { "Lab2.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab2/Lab2.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(2.789 ns) 15.806 ns hex1\[1\] 5 PIN PIN_V21 0 " "Info: 5: + IC(0.588 ns) + CELL(2.789 ns) = 15.806 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'hex1\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { SevenSegment:ShowOneOf2|Mux5~0 hex1[1] } "NODE_NAME" } } { "Lab2.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Lab2/Lab2.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.872 ns ( 30.82 % ) " "Info: Total cell delay = 4.872 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.934 ns ( 69.18 % ) " "Info: Total interconnect delay = 10.934 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.806 ns" { sw[13] Add0~10 Mux3~1 SevenSegment:ShowOneOf2|Mux5~0 hex1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.806 ns" { sw[13] {} sw[13]~combout {} Add0~10 {} Mux3~1 {} SevenSegment:ShowOneOf2|Mux5~0 {} hex1[1] {} } { 0.000ns 0.000ns 5.143ns 0.443ns 4.760ns 0.588ns } { 0.000ns 0.832ns 0.438ns 0.393ns 0.420ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 16:47:55 2011 " "Info: Processing ended: Sun Jun 05 16:47:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
