Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 10:04:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_150_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 DUT/ModCount131_instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No83_instance/Y_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.196ns (5.078%)  route 3.664ns (94.922%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.802ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.636ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=112706, routed)      2.814     3.845    DUT/ModCount131_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X156Y87        FDCE                                         r  DUT/ModCount131_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y87        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.921 r  DUT/ModCount131_instance/count_reg[2]/Q
                         net (fo=7549, routed)        3.607     7.528    DUT/MUX_Product610_1_impl_1_instance/count_reg[3][2]
    SLICE_X175Y177       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     7.579 r  DUT/MUX_Product610_1_impl_1_instance/Y[33]_i_2/O
                         net (fo=1, routed)           0.025     7.604    DUT/MUX_Product610_1_impl_1_instance/Y[33]_i_2_n_0
    SLICE_X175Y177       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     7.673 r  DUT/MUX_Product610_1_impl_1_instance/Y_reg[33]_i_1/O
                         net (fo=1, routed)           0.032     7.705    DUT/Delay1No83_instance/D[33]
    SLICE_X175Y177       FDCE                                         r  DUT/Delay1No83_instance/Y_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=112706, routed)      2.588     7.327    DUT/Delay1No83_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X175Y177       FDCE                                         r  DUT/Delay1No83_instance/Y_reg[33]/C
                         clock pessimism              0.458     7.785    
                         clock uncertainty           -0.035     7.750    
    SLICE_X175Y177       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.775    DUT/Delay1No83_instance/Y_reg[33]
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  0.070    




