#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13ff093f0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v0x13ff1def0_0 .var "A1", 4 0;
v0x13ff1df80_0 .var "A2", 4 0;
v0x13ff1e010_0 .var "A3", 4 0;
v0x13ff1e0c0_0 .var "CLK", 0 0;
v0x13ff1e170_0 .var "CLR", 0 0;
v0x13ff1e240_0 .net "RD1", 31 0, L_0x13ff1e7a0;  1 drivers
v0x13ff1e2f0_0 .net "RD2", 31 0, L_0x13ff1ea90;  1 drivers
v0x13ff1e3a0_0 .var "WD3", 31 0;
v0x13ff1e450_0 .var "WE3", 0 0;
S_0x13ff09560 .scope module, "uut" "register_file" 2 11, 3 1 0, S_0x13ff093f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x13ff1e7a0 .functor BUFZ 32, L_0x13ff1e580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ff1ea90 .functor BUFZ 32, L_0x13ff1e890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ff1d290_0 .net "A1", 4 0, v0x13ff1def0_0;  1 drivers
v0x13ff1d350_0 .net "A2", 4 0, v0x13ff1df80_0;  1 drivers
v0x13ff1d400_0 .net "A3", 4 0, v0x13ff1e010_0;  1 drivers
v0x13ff1d4c0_0 .net "CLK", 0 0, v0x13ff1e0c0_0;  1 drivers
v0x13ff1d560_0 .net "CLR", 0 0, v0x13ff1e170_0;  1 drivers
v0x13ff1d640_0 .net "RD1", 31 0, L_0x13ff1e7a0;  alias, 1 drivers
v0x13ff1d6f0_0 .net "RD2", 31 0, L_0x13ff1ea90;  alias, 1 drivers
v0x13ff1d7a0_0 .net "WD3", 31 0, v0x13ff1e3a0_0;  1 drivers
v0x13ff1d850_0 .net "WE3", 0 0, v0x13ff1e450_0;  1 drivers
v0x13ff1d960_0 .net *"_ivl_0", 31 0, L_0x13ff1e580;  1 drivers
v0x13ff1da00_0 .net *"_ivl_10", 6 0, L_0x13ff1e930;  1 drivers
L_0x120068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ff1dab0_0 .net *"_ivl_13", 1 0, L_0x120068058;  1 drivers
v0x13ff1db60_0 .net *"_ivl_2", 6 0, L_0x13ff1e620;  1 drivers
L_0x120068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ff1dc10_0 .net *"_ivl_5", 1 0, L_0x120068010;  1 drivers
v0x13ff1dcc0_0 .net *"_ivl_8", 31 0, L_0x13ff1e890;  1 drivers
v0x13ff1dd70 .array "registers", 0 31, 31 0;
E_0x13ff09bb0 .event posedge, v0x13ff1d4c0_0;
L_0x13ff1e580 .array/port v0x13ff1dd70, L_0x13ff1e620;
L_0x13ff1e620 .concat [ 5 2 0 0], v0x13ff1def0_0, L_0x120068010;
L_0x13ff1e890 .array/port v0x13ff1dd70, L_0x13ff1e930;
L_0x13ff1e930 .concat [ 5 2 0 0], v0x13ff1df80_0, L_0x120068058;
S_0x13ff04d60 .scope begin, "init_regs" "init_regs" 3 11, 3 11 0, S_0x13ff09560;
 .timescale 0 0;
v0x13ff0cdf0_0 .var/i "i", 31 0;
S_0x13ff1d030 .scope begin, "reset_cycle" "reset_cycle" 3 24, 3 24 0, S_0x13ff09560;
 .timescale 0 0;
v0x13ff1d200_0 .var/i "i", 31 0;
    .scope S_0x13ff09560;
T_0 ;
    %fork t_1, S_0x13ff04d60;
    %jmp t_0;
    .scope S_0x13ff04d60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff0cdf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13ff0cdf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13ff0cdf0_0;
    %store/vec4a v0x13ff1dd70, 4, 0;
    %load/vec4 v0x13ff0cdf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ff0cdf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x13ff09560;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x13ff09560;
T_1 ;
    %wait E_0x13ff09bb0;
    %load/vec4 v0x13ff1d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_3, S_0x13ff1d030;
    %jmp t_2;
    .scope S_0x13ff1d030;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff1d200_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13ff1d200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13ff1d200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff1dd70, 0, 4;
    %load/vec4 v0x13ff1d200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ff1d200_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x13ff09560;
t_2 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13ff1d850_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0x13ff1d400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13ff1d7a0_0;
    %load/vec4 v0x13ff1d400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff1dd70, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13ff093f0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x13ff1e0c0_0;
    %inv;
    %store/vec4 v0x13ff1e0c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ff093f0;
T_3 ;
    %vpi_call 2 28 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ff093f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff1e0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff1e170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff1e450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff1e3a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13ff1def0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13ff1df80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13ff1e010_0, 0, 5;
    %wait E_0x13ff09bb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff1e170_0, 0, 1;
    %wait E_0x13ff09bb0;
    %pushi/vec4 180150000, 0, 32;
    %store/vec4 v0x13ff1e3a0_0, 0, 32;
    %wait E_0x13ff09bb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff1e450_0, 0, 1;
    %wait E_0x13ff09bb0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x13ff1e010_0, 0, 5;
    %wait E_0x13ff09bb0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x13ff1def0_0, 0, 5;
    %wait E_0x13ff09bb0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x13ff1e010_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13ff1e3a0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x13ff1df80_0, 0, 5;
    %wait E_0x13ff09bb0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x13ff1def0_0, 0, 5;
    %wait E_0x13ff09bb0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
