<profile>
    <ReportVersion>
        <Version>2020.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>computeTempFPGA</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>90</Best-caseLatency>
            <Average-caseLatency>576716993</Average-caseLatency>
            <Worst-caseLatency>9227469143</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.884 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>46.137 sec</Worst-caseRealTimeLatency>
            <Interval-min>91</Interval-min>
            <Interval-max>9227469144</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_28_1>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>100</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>46</min>
                        <max>9227469099</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>230</min>
                        <max>46137345495</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>47</min>
                        <max>92274691</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>2097152</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>44</min>
                            <max>92274688</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>220</min>
                            <max>461373440</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>44</PipelineII>
                    <PipelineDepth>44</PipelineDepth>
                </VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4>
            </VITIS_LOOP_28_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>29</DSP>
            <FF>3303</FF>
            <LUT>2547</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>computeTempFPGA</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>pIn</name>
            <Object>pIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tIn_i</name>
            <Object>tIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tIn_o</name>
            <Object>tIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tIn_o_ap_vld</name>
            <Object>tIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tOut_i</name>
            <Object>tOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tOut_o</name>
            <Object>tOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tOut_o_ap_vld</name>
            <Object>tOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nx</name>
            <Object>nx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ny</name>
            <Object>ny</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nz</name>
            <Object>nz</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Cap</name>
            <Object>Cap</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Rx</name>
            <Object>Rx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Ry</name>
            <Object>Ry</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Rz</name>
            <Object>Rz</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dt</name>
            <Object>dt</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>numiter</name>
            <Object>numiter</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>computeTempFPGA</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>computeTempFPGA</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90</Best-caseLatency>
                    <Average-caseLatency>576716993</Average-caseLatency>
                    <Worst-caseLatency>9227469143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.884 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.137 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91 ~ 9227469144</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>100</max>
                            </range>
                        </TripCount>
                        <Latency>46 ~ 9227469099</Latency>
                        <AbsoluteTimeLatency>0.230 us ~ 46.137 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>47</min>
                                <max>92274691</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>47 ~ 92274691</PipelineDepth>
                        <VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4>
                            <Name>VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>2097152</max>
                                </range>
                            </TripCount>
                            <Latency>44 ~ 92274688</Latency>
                            <AbsoluteTimeLatency>0.220 us ~ 0.461 sec</AbsoluteTimeLatency>
                            <PipelineII>44</PipelineII>
                            <PipelineDepth>44</PipelineDepth>
                        </VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>29</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3303</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2547</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>computeTempFPGA</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>pIn</name>
                    <Object>pIn</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tIn_i</name>
                    <Object>tIn</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tIn_o</name>
                    <Object>tIn</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tIn_o_ap_vld</name>
                    <Object>tIn</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tOut_i</name>
                    <Object>tOut</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tOut_o</name>
                    <Object>tOut</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tOut_o_ap_vld</name>
                    <Object>tOut</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nx</name>
                    <Object>nx</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>ny</name>
                    <Object>ny</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nz</name>
                    <Object>nz</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>Cap</name>
                    <Object>Cap</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>float</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>Rx</name>
                    <Object>Rx</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>float</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>Ry</name>
                    <Object>Ry</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>float</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>Rz</name>
                    <Object>Rz</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>float</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dt</name>
                    <Object>dt</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>float</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>numiter</name>
                    <Object>numiter</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="pIn" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="pIn" name="pIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tIn" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tIn_i" name="tIn_i" usage="data" direction="in"/>
                <hwRef type="port" interface="tIn_o" name="tIn_o" usage="data" direction="out"/>
                <hwRef type="port" interface="tIn_o_ap_vld" name="tIn_o_ap_vld" usage="control" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tOut" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tOut_i" name="tOut_i" usage="data" direction="in"/>
                <hwRef type="port" interface="tOut_o" name="tOut_o" usage="data" direction="out"/>
                <hwRef type="port" interface="tOut_o_ap_vld" name="tOut_o_ap_vld" usage="control" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nx" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nx" name="nx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ny" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ny" name="ny" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nz" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nz" name="nz" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Cap" index="6" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Cap" name="Cap" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Rx" index="7" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Rx" name="Rx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Ry" index="8" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Ry" name="Ry" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Rz" index="9" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Rz" name="Rz" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dt" index="10" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="dt" name="dt" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numiter" index="11" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="numiter" name="numiter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Cap" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Cap">DATA</portMap>
            </portMaps>
            <ports>
                <port>Cap</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Cap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dt" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="dt">DATA</portMap>
            </portMaps>
            <ports>
                <port>dt</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dt"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="numiter" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="numiter">DATA</portMap>
            </portMaps>
            <ports>
                <port>numiter</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="numiter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nx" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nx">DATA</portMap>
            </portMaps>
            <ports>
                <port>nx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ny" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ny">DATA</portMap>
            </portMaps>
            <ports>
                <port>ny</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ny"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nz" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nz">DATA</portMap>
            </portMaps>
            <ports>
                <port>nz</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pIn" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="pIn">DATA</portMap>
            </portMaps>
            <ports>
                <port>pIn</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Rx" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Rx">DATA</portMap>
            </portMaps>
            <ports>
                <port>Rx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Rx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Ry" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Ry">DATA</portMap>
            </portMaps>
            <ports>
                <port>Ry</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Ry"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Rz" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Rz">DATA</portMap>
            </portMaps>
            <ports>
                <port>Rz</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Rz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tIn_i" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tIn_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>tIn_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tIn_o" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="tIn_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>tIn_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tOut_i" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tOut_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>tOut_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tOut_o" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="tOut_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>tOut_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tOut"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="Cap">ap_none, 32</column>
                    <column name="Rx">ap_none, 32</column>
                    <column name="Ry">ap_none, 32</column>
                    <column name="Rz">ap_none, 32</column>
                    <column name="dt">ap_none, 32</column>
                    <column name="numiter">ap_none, 32</column>
                    <column name="nx">ap_none, 32</column>
                    <column name="ny">ap_none, 32</column>
                    <column name="nz">ap_none, 32</column>
                    <column name="pIn">ap_none, 32</column>
                    <column name="tIn_i">ap_none, 32</column>
                    <column name="tIn_o">ap_none, 32</column>
                    <column name="tOut_i">ap_none, 32</column>
                    <column name="tOut_o">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pIn">in, float*</column>
                    <column name="tIn">inout, float*</column>
                    <column name="tOut">inout, float*</column>
                    <column name="nx">in, int</column>
                    <column name="ny">in, int</column>
                    <column name="nz">in, int</column>
                    <column name="Cap">in, float</column>
                    <column name="Rx">in, float</column>
                    <column name="Ry">in, float</column>
                    <column name="Rz">in, float</column>
                    <column name="dt">in, float</column>
                    <column name="numiter">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="pIn">pIn, port</column>
                    <column name="tIn">tIn_i, port</column>
                    <column name="tIn">tIn_o, port</column>
                    <column name="tIn">tIn_o_ap_vld, port</column>
                    <column name="tOut">tOut_i, port</column>
                    <column name="tOut">tOut_o, port</column>
                    <column name="tOut">tOut_o_ap_vld, port</column>
                    <column name="nx">nx, port</column>
                    <column name="ny">ny, port</column>
                    <column name="nz">nz, port</column>
                    <column name="Cap">Cap, port</column>
                    <column name="Rx">Rx, port</column>
                    <column name="Ry">Ry, port</column>
                    <column name="Rz">Rz, port</column>
                    <column name="dt">dt, port</column>
                    <column name="numiter">numiter, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

