// Seed: 1300801480
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_1 = -1;
  assign module_1.id_1 = 0;
  wire id_4;
  wire id_5;
  wire id_6;
  wire [-1 : -1] id_7;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1
);
  supply0 id_3, id_4, id_5, id_6;
  assign id_6#(
      .id_4(1'b0),
      .id_0(1),
      .id_0(1),
      .id_0(-1),
      .id_6(1),
      .id_5(1),
      .id_3(1),
      .id_0(-1),
      .id_3(""),
      .id_3(-1'b0),
      .id_5(1),
      .id_6(1),
      .id_5(1)
  ) = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
  wire id_7;
endmodule
