{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727251739136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727251739136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 16:08:57 2024 " "Processing started: Wed Sep 25 16:08:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727251739136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251739136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m25p16_driver -c m25p16_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off m25p16_driver -c m25p16_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251739136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727251739826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727251739826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.v(110) " "Verilog HDL information at memory_access.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 m25p16_driver " "Found entity 1: m25p16_driver" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16.v" { { "Info" "ISGN_ENTITY_NAME" "1 m25p16 " "Found entity 1: m25p16" {  } { { "../M25p16.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/M25p16.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(329) " "Verilog HDL information at internal_logic.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(379) " "Verilog HDL information at internal_logic.v(379): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 379 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(394) " "Verilog HDL information at internal_logic.v(394): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 394 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(421) " "Verilog HDL information at internal_logic.v(421): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 421 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(772) " "Verilog HDL information at internal_logic.v(772): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 772 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(946) " "Verilog HDL information at internal_logic.v(946): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 946 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(983) " "Verilog HDL information at internal_logic.v(983): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 983 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1346) " "Verilog HDL information at internal_logic.v(1346): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1346 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1356) " "Verilog HDL information at internal_logic.v(1356): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1356 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1367) " "Verilog HDL information at internal_logic.v(1367): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1367 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1419) " "Verilog HDL information at internal_logic.v(1419): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1419 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1446) " "Verilog HDL information at internal_logic.v(1446): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1446 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1513) " "Verilog HDL information at internal_logic.v(1513): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1513 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1579) " "Verilog HDL information at internal_logic.v(1579): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1579 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251751275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_logic " "Found entity 1: internal_logic" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 acdc_check " "Found entity 1: acdc_check" {  } { { "../acdc_check.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251751284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251751284 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1435) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1435): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1435 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751293 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1434) " "HDL info at m25p16_driver.v(1434): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1434 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751294 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1437) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1437): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1437 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751294 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1436) " "HDL info at m25p16_driver.v(1436): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1436 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751294 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(1440) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1440): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1440 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751294 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(1439) " "HDL info at m25p16_driver.v(1439): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1439 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751294 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(976) " "Verilog HDL Port Declaration warning at m25p16_driver.v(976): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 976 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(975) " "HDL info at m25p16_driver.v(975): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 975 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(978) " "Verilog HDL Port Declaration warning at m25p16_driver.v(978): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 978 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(977) " "HDL info at m25p16_driver.v(977): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 977 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(982) " "Verilog HDL Port Declaration warning at m25p16_driver.v(982): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 982 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(981) " "HDL info at m25p16_driver.v(981): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 981 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(494) " "Verilog HDL Port Declaration warning at m25p16_driver.v(494): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 494 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(493) " "HDL info at m25p16_driver.v(493): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 493 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(496) " "Verilog HDL Port Declaration warning at m25p16_driver.v(496): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 496 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(495) " "HDL info at m25p16_driver.v(495): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 495 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751295 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(568) " "Verilog HDL Port Declaration warning at m25p16_driver.v(568): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 568 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(567) " "HDL info at m25p16_driver.v(567): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 567 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(570) " "Verilog HDL Port Declaration warning at m25p16_driver.v(570): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 570 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(569) " "HDL info at m25p16_driver.v(569): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 569 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(573) " "Verilog HDL Port Declaration warning at m25p16_driver.v(573): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 573 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(572) " "HDL info at m25p16_driver.v(572): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 572 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(871) " "Verilog HDL Port Declaration warning at m25p16_driver.v(871): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 871 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(870) " "HDL info at m25p16_driver.v(870): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 870 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(873) " "Verilog HDL Port Declaration warning at m25p16_driver.v(873): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 873 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(872) " "HDL info at m25p16_driver.v(872): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 872 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(826) " "Verilog HDL Port Declaration warning at m25p16_driver.v(826): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 826 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(825) " "HDL info at m25p16_driver.v(825): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 825 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(828) " "Verilog HDL Port Declaration warning at m25p16_driver.v(828): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 828 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(827) " "HDL info at m25p16_driver.v(827): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 827 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(691) " "Verilog HDL Port Declaration warning at m25p16_driver.v(691): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 691 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(690) " "HDL info at m25p16_driver.v(690): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 690 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(693) " "Verilog HDL Port Declaration warning at m25p16_driver.v(693): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 693 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(692) " "HDL info at m25p16_driver.v(692): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 692 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1323) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1323): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1323 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1322) " "HDL info at m25p16_driver.v(1322): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1322 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1325) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1325): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1325 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1324) " "HDL info at m25p16_driver.v(1324): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1324 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1131) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1131): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1131 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1130) " "HDL info at m25p16_driver.v(1130): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1130 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1133) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1133): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1133 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1132) " "HDL info at m25p16_driver.v(1132): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1132 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(1138) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1138): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1138 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(1137) " "HDL info at m25p16_driver.v(1137): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1137 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(907) " "Verilog HDL Port Declaration warning at m25p16_driver.v(907): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 907 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(906) " "HDL info at m25p16_driver.v(906): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 906 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(909) " "Verilog HDL Port Declaration warning at m25p16_driver.v(909): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 909 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(908) " "HDL info at m25p16_driver.v(908): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 908 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(913) " "Verilog HDL Port Declaration warning at m25p16_driver.v(913): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 913 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(912) " "HDL info at m25p16_driver.v(912): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 912 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1289) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1289): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1289 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1288) " "HDL info at m25p16_driver.v(1288): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1288 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1291) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1291): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1291 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1290) " "HDL info at m25p16_driver.v(1290): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1290 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1236) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1236): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1236 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1235) " "HDL info at m25p16_driver.v(1235): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1235 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1238) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1238): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1238 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1237) " "HDL info at m25p16_driver.v(1237): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1237 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1358) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1358): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1358 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1357) " "HDL info at m25p16_driver.v(1357): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1357 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1360) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1360): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1359) " "HDL info at m25p16_driver.v(1359): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1393) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1393): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1393 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1392) " "HDL info at m25p16_driver.v(1392): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1392 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1395) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1395): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1395 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1394) " "HDL info at m25p16_driver.v(1394): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1394 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(480) " "Verilog HDL Port Declaration warning at m25p16_driver.v(480): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 480 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(479) " "HDL info at m25p16_driver.v(479): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 479 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(482) " "Verilog HDL Port Declaration warning at m25p16_driver.v(482): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 482 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(481) " "HDL info at m25p16_driver.v(481): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 481 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(546) " "Verilog HDL Port Declaration warning at m25p16_driver.v(546): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 546 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(545) " "HDL info at m25p16_driver.v(545): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 545 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(548) " "Verilog HDL Port Declaration warning at m25p16_driver.v(548): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 548 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(547) " "HDL info at m25p16_driver.v(547): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 547 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(551) " "Verilog HDL Port Declaration warning at m25p16_driver.v(551): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 551 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(550) " "HDL info at m25p16_driver.v(550): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 550 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(630) " "Verilog HDL Port Declaration warning at m25p16_driver.v(630): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 630 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(629) " "HDL info at m25p16_driver.v(629): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 629 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(632) " "Verilog HDL Port Declaration warning at m25p16_driver.v(632): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(631) " "HDL info at m25p16_driver.v(631): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(635) " "Verilog HDL Port Declaration warning at m25p16_driver.v(635): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 635 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(634) " "HDL info at m25p16_driver.v(634): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 634 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(733) " "Verilog HDL Port Declaration warning at m25p16_driver.v(733): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 733 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(732) " "HDL info at m25p16_driver.v(732): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 732 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(735) " "Verilog HDL Port Declaration warning at m25p16_driver.v(735): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 735 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(734) " "HDL info at m25p16_driver.v(734): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 734 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(773) " "Verilog HDL Port Declaration warning at m25p16_driver.v(773): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 773 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(772) " "HDL info at m25p16_driver.v(772): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 772 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(775) " "Verilog HDL Port Declaration warning at m25p16_driver.v(775): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 775 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(774) " "HDL info at m25p16_driver.v(774): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 774 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed m25p16_driver.v(1053) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1053): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1053 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 m25p16_driver.v(1052) " "HDL info at m25p16_driver.v(1052): see declaration for object \"t1\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1052 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t0 packed m25p16_driver.v(1055) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1055): data type declaration for \"t0\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1055 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t0 m25p16_driver.v(1054) " "HDL info at m25p16_driver.v(1054): see declaration for object \"t0\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1054 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed m25p16_driver.v(1059) " "Verilog HDL Port Declaration warning at m25p16_driver.v(1059): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1059 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n m25p16_driver.v(1058) " "HDL info at m25p16_driver.v(1058): see declaration for object \"n\"" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1058 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727251751373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m25p16 m25p16:memory " "Elaborating entity \"m25p16\" for hierarchy \"m25p16:memory\"" {  } { { "../testbench.v" "memory" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access m25p16:memory\|memory_access:mem_access " "Elaborating entity \"memory_access\" for hierarchy \"m25p16:memory\|memory_access:mem_access\"" {  } { { "../M25p16.v" "mem_access" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/M25p16.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251751427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deb_zone memory_access.v(40) " "Verilog HDL or VHDL warning at memory_access.v(40): object \"deb_zone\" assigned a value but never read" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727251764482 "|testbench|m25p16:memory|memory_access:mem_access"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$realtime memory_access.v(57) " "Verilog HDL Unsupported Feature error at memory_access.v(57): system function \"\$realtime\" is not supported for synthesis" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 57 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1727251765571 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "%t : NOTE : Load memory with Initial content memory_access.v(57) " "Verilog HDL Display System Task info at memory_access.v(57): %t : NOTE : Load memory with Initial content" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251765571 "|testbench|m25p16:memory|memory_access:mem_access"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$realtime memory_access.v(60) " "Verilog HDL Unsupported Feature error at memory_access.v(60): system function \"\$realtime\" is not supported for synthesis" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 60 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1727251768801 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "%t : NOTE : Initial Load End memory_access.v(60) " "Verilog HDL Display System Task info at memory_access.v(60): %t : NOTE : Initial Load End" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251768802 "|testbench|m25p16:memory|memory_access:mem_access"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "m25p16:memory\|memory_access:mem_access " "Can't elaborate user hierarchy \"m25p16:memory\|memory_access:mem_access\"" {  } { { "../M25p16.v" "mem_access" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/M25p16.v" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727251784312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/prj/output_files/m25p16_driver.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/prj/output_files/m25p16_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251784400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "10194 " "Peak virtual memory: 10194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727251784484 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 16:09:44 2024 " "Processing ended: Wed Sep 25 16:09:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727251784484 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727251784484 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727251784484 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251784484 ""}
