Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 12:35:15 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UltrasonicSpeaker_control_sets_placed.rpt
| Design       : UltrasonicSpeaker
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal      |    Enable Signal   |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------+---------------------------------+------------------+----------------+--------------+
|  clk_gen/inst/clk_out2 |                    | modulated_reg_i_1_n_2           |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1 | state              |                                 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1 | state              | FSM_sequential_state[2]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_gen/inst/clk_out1 | mic_codec/bclk_cnt |                                 |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1 |                    |                                 |                4 |             11 |         2.75 |
|  clk_gen/inst/clk_out1 |                    | counter[26]_i_1_n_0             |                8 |             27 |         3.38 |
|  clk_gen/inst/clk_out2 |                    |                                 |               10 |             34 |         3.40 |
+------------------------+--------------------+---------------------------------+------------------+----------------+--------------+


