{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671752315837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671752315837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 08:38:35 2022 " "Processing started: Fri Dec 23 08:38:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671752315837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752315837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8088 -c eu " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8088 -c eu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752315838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671752316000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671752316000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EU_PREFIX_LOCK eu_prefix_lock eu.v(61) " "Verilog HDL Declaration information at eu.v(61): object \"EU_PREFIX_LOCK\" differs only in case from object \"eu_prefix_lock\" in the same scope" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EU_FLAG_I eu_flag_i eu.v(62) " "Verilog HDL Declaration information at eu.v(62): object \"EU_FLAG_I\" differs only in case from object \"eu_flag_i\" in the same scope" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EU_REGISTER_R3 eu_register_r3 eu.v(60) " "Verilog HDL Declaration information at eu.v(60): object \"EU_REGISTER_R3\" differs only in case from object \"eu_register_r3\" in the same scope" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EU_BIU_COMMAND eu_biu_command eu.v(58) " "Verilog HDL Declaration information at eu.v(58): object \"EU_BIU_COMMAND\" differs only in case from object \"eu_biu_command\" in the same scope" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EU_BIU_DATAOUT eu_biu_dataout eu.v(59) " "Verilog HDL Declaration information at eu.v(59): object \"EU_BIU_DATAOUT\" differs only in case from object \"eu_biu_dataout\" in the same scope" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eu.v 1 1 " "Found 1 design units, including 1 entities, in source file eu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcl86_eu_core " "Found entity 1: mcl86_eu_core" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671752321170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752321170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PFQ_EMPTY pfq_empty biu_min.v(84) " "Verilog HDL Declaration information at biu_min.v(84): object \"PFQ_EMPTY\" differs only in case from object \"pfq_empty\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_CS biu_register_cs biu_min.v(89) " "Verilog HDL Declaration information at biu_min.v(89): object \"BIU_REGISTER_CS\" differs only in case from object \"biu_register_cs\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_ES biu_register_es biu_min.v(87) " "Verilog HDL Declaration information at biu_min.v(87): object \"BIU_REGISTER_ES\" differs only in case from object \"biu_register_es\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_SS biu_register_ss biu_min.v(88) " "Verilog HDL Declaration information at biu_min.v(88): object \"BIU_REGISTER_SS\" differs only in case from object \"biu_register_ss\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_DS biu_register_ds biu_min.v(90) " "Verilog HDL Declaration information at biu_min.v(90): object \"BIU_REGISTER_DS\" differs only in case from object \"biu_register_ds\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_RM biu_register_rm biu_min.v(91) " "Verilog HDL Declaration information at biu_min.v(91): object \"BIU_REGISTER_RM\" differs only in case from object \"biu_register_rm\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_REG biu_register_reg biu_min.v(92) " "Verilog HDL Declaration information at biu_min.v(92): object \"BIU_REGISTER_REG\" differs only in case from object \"biu_register_reg\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PFQ_ADDR_OUT pfq_addr_out biu_min.v(85) " "Verilog HDL Declaration information at biu_min.v(85): object \"PFQ_ADDR_OUT\" differs only in case from object \"pfq_addr_out\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_SEGMENT biu_segment biu_min.v(78) " "Verilog HDL Declaration information at biu_min.v(78): object \"BIU_SEGMENT\" differs only in case from object \"biu_segment\" in the same scope" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "biu_min.v 1 1 " "Found 1 design units, including 1 entities, in source file biu_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu_min " "Found entity 1: biu_min" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671752321172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752321172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PFQ_EMPTY pfq_empty biu_max.v(80) " "Verilog HDL Declaration information at biu_max.v(80): object \"PFQ_EMPTY\" differs only in case from object \"pfq_empty\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_CS biu_register_cs biu_max.v(85) " "Verilog HDL Declaration information at biu_max.v(85): object \"BIU_REGISTER_CS\" differs only in case from object \"biu_register_cs\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_ES biu_register_es biu_max.v(83) " "Verilog HDL Declaration information at biu_max.v(83): object \"BIU_REGISTER_ES\" differs only in case from object \"biu_register_es\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_SS biu_register_ss biu_max.v(84) " "Verilog HDL Declaration information at biu_max.v(84): object \"BIU_REGISTER_SS\" differs only in case from object \"biu_register_ss\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_DS biu_register_ds biu_max.v(86) " "Verilog HDL Declaration information at biu_max.v(86): object \"BIU_REGISTER_DS\" differs only in case from object \"biu_register_ds\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_RM biu_register_rm biu_max.v(87) " "Verilog HDL Declaration information at biu_max.v(87): object \"BIU_REGISTER_RM\" differs only in case from object \"biu_register_rm\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_REGISTER_REG biu_register_reg biu_max.v(88) " "Verilog HDL Declaration information at biu_max.v(88): object \"BIU_REGISTER_REG\" differs only in case from object \"biu_register_reg\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PFQ_ADDR_OUT pfq_addr_out biu_max.v(81) " "Verilog HDL Declaration information at biu_max.v(81): object \"PFQ_ADDR_OUT\" differs only in case from object \"pfq_addr_out\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIU_SEGMENT biu_segment biu_max.v(74) " "Verilog HDL Declaration information at biu_max.v(74): object \"BIU_SEGMENT\" differs only in case from object \"biu_segment\" in the same scope" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "biu_max.v 1 1 " "Found 1 design units, including 1 entities, in source file biu_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu_max " "Found entity 1: biu_max" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671752321173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eu_nmi_pending eu.v(287) " "Verilog HDL Implicit Net warning at eu.v(287): created implicit net for \"eu_nmi_pending\"" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671752321173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eu_flag_temp eu.v(289) " "Verilog HDL Implicit Net warning at eu.v(289): created implicit net for \"eu_flag_temp\"" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671752321174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_instruction eu.v(340) " "Verilog HDL Implicit Net warning at eu.v(340): created implicit net for \"new_instruction\"" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671752321174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pfq_full biu_min.v(230) " "Verilog HDL Implicit Net warning at biu_min.v(230): created implicit net for \"pfq_full\"" {  } { { "biu_min.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_min.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671752321174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pfq_full biu_max.v(228) " "Verilog HDL Implicit Net warning at biu_max.v(228): created implicit net for \"pfq_full\"" {  } { { "biu_max.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/biu_max.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671752321174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcl86_eu_core " "Elaborating entity \"mcl86_eu_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671752321213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_nmi_pending eu.v(287) " "Verilog HDL or VHDL warning at eu.v(287): object \"eu_nmi_pending\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_temp eu.v(289) " "Verilog HDL or VHDL warning at eu.v(289): object \"eu_flag_temp\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_prefix_rep eu.v(108) " "Verilog HDL or VHDL warning at eu.v(108): object \"eu_prefix_rep\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_prefix_repnz eu.v(109) " "Verilog HDL or VHDL warning at eu.v(109): object \"eu_prefix_repnz\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_o eu.v(114) " "Verilog HDL or VHDL warning at eu.v(114): object \"eu_flag_o\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_d eu.v(115) " "Verilog HDL or VHDL warning at eu.v(115): object \"eu_flag_d\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_s eu.v(118) " "Verilog HDL or VHDL warning at eu.v(118): object \"eu_flag_s\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_z eu.v(119) " "Verilog HDL or VHDL warning at eu.v(119): object \"eu_flag_z\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_a eu.v(120) " "Verilog HDL or VHDL warning at eu.v(120): object \"eu_flag_a\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eu_flag_p eu.v(121) " "Verilog HDL or VHDL warning at eu.v(121): object \"eu_flag_p\" assigned a value but never read" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 eu.v(309) " "Verilog HDL assignment warning at eu.v(309): truncated value with size 20 to match size of target (16)" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "system_signals\[15..14\] 0 eu.v(153) " "Net \"system_signals\[15..14\]\" at eu.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "system_signals\[10\] 0 eu.v(153) " "Net \"system_signals\[10\]\" at eu.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "eu.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671752321217 "|mcl86_eu_core"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "EU_4Kx32 eu_rom " "Node instance \"EU_4Kx32\" instantiates undefined entity \"eu_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "eu.v" "EU_4Kx32" { Text "/home/lupin3se/intelFPGA_lite/22.1std/8088/eu.v" 184 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671752321219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671752321261 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 23 08:38:41 2022 " "Processing ended: Fri Dec 23 08:38:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671752321261 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671752321261 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671752321261 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752321261 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671752321865 ""}
