{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 14:15:16 2024 " "Info: Processing started: Sat Mar 30 14:15:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-8_with_CLR -c register-8_with_CLR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-8_with_CLR -c register-8_with_CLR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PC " "Info: Assuming node \"PC\" is an undefined clock" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 0 40 208 16 "PC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PC " "Info: No valid register-to-register data paths exist for clock \"PC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-4_with_CLR:inst\|inst3 D0 PC 5.239 ns register " "Info: tsu for register \"register-4_with_CLR:inst\|inst3\" (data pin = \"D0\", clock pin = \"PC\") is 5.239 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.206 ns + Longest pin register " "Info: + Longest pin to register delay is 8.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 312 40 208 328 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.772 ns) + CELL(0.460 ns) 8.206 ns register-4_with_CLR:inst\|inst3 2 REG LCFF_X30_Y7_N23 1 " "Info: 2: + IC(6.772 ns) + CELL(0.460 ns) = 8.206 ns; Loc. = LCFF_X30_Y7_N23; Fanout = 1; REG Node = 'register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { D0 register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 17.48 % ) " "Info: Total cell delay = 1.434 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 82.52 % ) " "Info: Total interconnect delay = 6.772 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.206 ns" { D0 register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.206 ns" { D0 {} D0~combout {} register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.772ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 2.927 ns - Shortest register " "Info: - Shortest clock path from clock \"PC\" to destination register is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns PC 1 CLK PIN_118 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 0 40 208 16 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.666 ns) 2.927 ns register-4_with_CLR:inst\|inst3 2 REG LCFF_X30_Y7_N23 1 " "Info: 2: + IC(1.266 ns) + CELL(0.666 ns) = 2.927 ns; Loc. = LCFF_X30_Y7_N23; Fanout = 1; REG Node = 'register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { PC register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 56.75 % ) " "Info: Total cell delay = 1.661 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.266 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.206 ns" { D0 register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.206 ns" { D0 {} D0~combout {} register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.772ns } { 0.000ns 0.974ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PC Q6 register-4_with_CLR:inst2\|inst1 8.614 ns register " "Info: tco from clock \"PC\" to destination pin \"Q6\" through register \"register-4_with_CLR:inst2\|inst1\" is 8.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC source 2.927 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to source register is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns PC 1 CLK PIN_118 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 0 40 208 16 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.666 ns) 2.927 ns register-4_with_CLR:inst2\|inst1 2 REG LCFF_X30_Y7_N19 1 " "Info: 2: + IC(1.266 ns) + CELL(0.666 ns) = 2.927 ns; Loc. = LCFF_X30_Y7_N19; Fanout = 1; REG Node = 'register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { PC register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 56.75 % ) " "Info: Total cell delay = 1.661 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.266 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.383 ns + Longest register pin " "Info: + Longest register to pin delay is 5.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-4_with_CLR:inst2\|inst1 1 REG LCFF_X30_Y7_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y7_N19; Fanout = 1; REG Node = 'register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(3.116 ns) 5.383 ns Q6 2 PIN PIN_149 0 " "Info: 2: + IC(2.267 ns) + CELL(3.116 ns) = 5.383 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { register-4_with_CLR:inst2|inst1 Q6 } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 48 416 592 64 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 57.89 % ) " "Info: Total cell delay = 3.116 ns ( 57.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.267 ns ( 42.11 % ) " "Info: Total interconnect delay = 2.267 ns ( 42.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { register-4_with_CLR:inst2|inst1 Q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { register-4_with_CLR:inst2|inst1 {} Q6 {} } { 0.000ns 2.267ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { register-4_with_CLR:inst2|inst1 Q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { register-4_with_CLR:inst2|inst1 {} Q6 {} } { 0.000ns 2.267ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-4_with_CLR:inst2\|inst3 D4 PC -4.570 ns register " "Info: th for register \"register-4_with_CLR:inst2\|inst3\" (data pin = \"D4\", clock pin = \"PC\") is -4.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 2.927 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to destination register is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns PC 1 CLK PIN_118 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 0 40 208 16 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.666 ns) 2.927 ns register-4_with_CLR:inst2\|inst3 2 REG LCFF_X30_Y7_N7 1 " "Info: 2: + IC(1.266 ns) + CELL(0.666 ns) = 2.927 ns; Loc. = LCFF_X30_Y7_N7; Fanout = 1; REG Node = 'register-4_with_CLR:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { PC register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 56.75 % ) " "Info: Total cell delay = 1.661 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.266 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.803 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D4 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'D4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 112 40 208 128 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.525 ns) + CELL(0.206 ns) 7.695 ns register-4_with_CLR:inst2\|inst3~feeder 2 COMB LCCOMB_X30_Y7_N6 1 " "Info: 2: + IC(6.525 ns) + CELL(0.206 ns) = 7.695 ns; Loc. = LCCOMB_X30_Y7_N6; Fanout = 1; COMB Node = 'register-4_with_CLR:inst2\|inst3~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { D4 register-4_with_CLR:inst2|inst3~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.803 ns register-4_with_CLR:inst2\|inst3 3 REG LCFF_X30_Y7_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.803 ns; Loc. = LCFF_X30_Y7_N7; Fanout = 1; REG Node = 'register-4_with_CLR:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4_with_CLR:inst2|inst3~feeder register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 16.38 % ) " "Info: Total cell delay = 1.278 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 83.62 % ) " "Info: Total interconnect delay = 6.525 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.803 ns" { D4 register-4_with_CLR:inst2|inst3~feeder register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.803 ns" { D4 {} D4~combout {} register-4_with_CLR:inst2|inst3~feeder {} register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.525ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { PC register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { PC {} PC~combout {} register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 0.995ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.803 ns" { D4 register-4_with_CLR:inst2|inst3~feeder register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.803 ns" { D4 {} D4~combout {} register-4_with_CLR:inst2|inst3~feeder {} register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.525ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 14:15:17 2024 " "Info: Processing ended: Sat Mar 30 14:15:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
