// Seed: 1041712215
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    input wor id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1
    , id_15,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wor id_6,
    output tri id_7
    , id_16,
    input wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri1 id_12,
    input wand id_13
);
  supply1 id_17 = 1'b0;
  module_0(
      id_6, id_11, id_3, id_5, id_1, id_5, id_8, id_12
  );
  assign id_3 = 1'b0;
endmodule
