Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Apr 23 13:39:21 2023
| Host         : guido-UM690 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       285         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-16  Warning           Large setup violation                                             468         
TIMING-18  Warning           Missing input or output delay                                     19          
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           
RTGT-1     Advisory          RAM retargeting possibility                                       4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (285)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (552)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (285)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.m_axis_data_tlast_int_reg/Q (HIGH)

 There are 177 register/latch pins with no clock driven by root clock pin: ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (552)
--------------------------------------------------
 There are 552 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.825    -1229.105                    790                44377        0.004        0.000                      0                44264        0.333        0.000                       0                 18121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
  I                                      {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O               {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                               {0.000 7.812}        15.625          64.000          
clk_fpga_2                               {0.000 3.438}        6.875           145.455         
clk_fpga_3                               {0.000 20.000}       40.000          25.000          
ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1  {0.000 7.812}        15.625          64.000          
  clk_out1_ebaz4205_clk_wiz_0_0          {0.000 3.906}        7.812           128.000         
  clkfbout_ebaz4205_clk_wiz_0_0          {0.000 7.812}        15.625          64.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     0.687        0.000                      0                 7435        0.011        0.000                      0                 7435        2.500        0.000                       0                  3253  
  I                                                                                                                                                                                        0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O                     1.053        0.000                      0                 5374        0.102        0.000                      0                 5374        3.020        0.000                       0                  2843  
  mmcm_fbclk_out                                                                                                                                                                           8.751        0.000                       0                     2  
clk_fpga_1                                     3.293        0.000                      0                 1579        0.028        0.000                      0                 1579        6.832        0.000                       0                  1166  
clk_fpga_2                                     0.476        0.000                      0                 5623        0.029        0.000                      0                 5623        2.187        0.000                       0                  2179  
ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1                                                                                                                                                    4.812        0.000                       0                     1  
  clk_out1_ebaz4205_clk_wiz_0_0               -3.978     -836.358                    625                23947        0.004        0.000                      0                23947        2.656        0.000                       0                  8663  
  clkfbout_ebaz4205_clk_wiz_0_0                                                                                                                                                           13.470        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O         clk_fpga_0                           8.288        0.000                      0                   34                                                                        
clk_fpga_1                     clk_fpga_0                          -1.900       -7.091                      4                    4        0.059        0.000                      0                    4  
clk_out1_ebaz4205_clk_wiz_0_0  clk_fpga_0                          -1.948       -5.536                      3                    3        0.071        0.000                      0                    3  
clk_fpga_0                     axi_dynclk_0_PXL_CLK_O               8.259        0.000                      0                   42                                                                        
clk_fpga_2                     axi_dynclk_0_PXL_CLK_O               5.062        0.000                      0                   25                                                                        
clk_fpga_0                     clk_fpga_1                          -2.222     -156.225                     83                   83        0.066        0.000                      0                   83  
axi_dynclk_0_PXL_CLK_O         clk_fpga_2                           8.498        0.000                      0                   12                                                                        
clk_fpga_0                     clk_out1_ebaz4205_clk_wiz_0_0       -8.825     -180.018                     44                   44        0.018        0.000                      0                   44  
clk_fpga_1                     clk_out1_ebaz4205_clk_wiz_0_0        0.137        0.000                      0                   64        3.790        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           3.957        0.000                      0                    5        1.983        0.000                      0                    5  
**async_default**              clk_fpga_2                     clk_fpga_2                           3.438        0.000                      0                   79        0.418        0.000                      0                   79  
**async_default**              clk_out1_ebaz4205_clk_wiz_0_0  clk_out1_ebaz4205_clk_wiz_0_0       -1.487      -44.035                     34                   72        0.840        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.450ns (16.407%)  route 7.388ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=34, routed)          7.388    11.911    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wdata[0]
    SLICE_X20Y72         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.475    12.667    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X20Y72         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[0]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.031    12.598    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.450ns (16.700%)  route 7.233ns (83.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=34, routed)          7.233    11.755    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wdata[0]
    SLICE_X18Y72         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.476    12.668    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y72         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_c_reg[0]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X18Y72         FDRE (Setup_fdre_C_D)       -0.067    12.563    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.425ns (16.966%)  route 6.974ns (83.034%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          0.692    10.789    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.119    10.908 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.478    11.386    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X6Y42          FDSE (Setup_fdse_C_CE)      -0.400    12.409    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.425ns (16.966%)  route 6.974ns (83.034%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          0.692    10.789    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.119    10.908 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.478    11.386    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X6Y42          FDSE (Setup_fdse_C_CE)      -0.400    12.409    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.425ns (16.966%)  route 6.974ns (83.034%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          0.692    10.789    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.119    10.908 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.478    11.386    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X6Y42          FDSE (Setup_fdse_C_CE)      -0.400    12.409    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.425ns (16.966%)  route 6.974ns (83.034%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          0.692    10.789    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.119    10.908 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.478    11.386    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X6Y42          FDSE (Setup_fdse_C_CE)      -0.400    12.409    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.425ns (16.966%)  route 6.974ns (83.034%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          0.692    10.789    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.119    10.908 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.478    11.386    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X6Y42          FDSE (Setup_fdse_C_CE)      -0.400    12.409    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 1.450ns (17.228%)  route 6.967ns (82.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=34, routed)          6.967    11.490    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wdata[0]
    SLICE_X7Y71          FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.484    12.676    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X7Y71          FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)       -0.067    12.571    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.450ns (17.283%)  route 6.940ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=34, routed)          6.940    11.463    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_wdata[0]
    SLICE_X18Y69         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.479    12.671    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y69         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[0]/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X18Y69         FDRE (Setup_fdre_C_D)       -0.067    12.566    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_1c_reg[0]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.306ns (16.052%)  route 6.830ns (83.948%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.679     2.987    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y40          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     3.443 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[4]/Q
                         net (fo=87, routed)          2.170     5.613    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[4]
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.152     5.765 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_rdata[5]_INST_0_i_3/O
                         net (fo=33, routed)          1.320     7.085    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_1_5
    SLICE_X17Y36         LUT4 (Prop_lut4_I2_O)        0.326     7.411 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.138     8.549    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.673 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.873     9.546    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid_0_sn_1
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.302     9.973    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.026    11.123    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.550    12.742    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.230    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X4Y42          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.302    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.608%)  route 0.153ns (38.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.593     0.934    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X42Y48         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     1.082 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg[30]/Q
                         net (fo=1, routed)           0.153     1.235    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_do_reg_n_0_[30]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.098     1.333 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[14]_i_1/O
                         net (fo=1, routed)           0.000     1.333    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[14]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.861     1.231    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/s00_axi_aclk
    SLICE_X42Y50         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[14]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120     1.322    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/DI_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.450%)  route 0.148ns (39.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.584     0.925    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.148     1.200    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.098     1.298 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.298    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X3Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.854     1.224    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.893%)  route 0.151ns (40.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.560     0.901    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[31]/Q
                         net (fo=1, routed)           0.151     1.180    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/axi_rdata_reg[31]_1[30]
    SLICE_X21Y41         LUT6 (Prop_lut6_I4_O)        0.098     1.278 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.278    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/reg_data_out[31]
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.829     1.199    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.092     1.257    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.533%)  route 0.235ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.563     0.904    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X19Y45         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=1, routed)           0.235     1.279    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[2]
    SLICE_X19Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.831     1.201    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X19Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.655%)  route 0.233ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.563     0.904    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X19Y45         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=1, routed)           0.233     1.278    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[4]
    SLICE_X19Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.831     1.201    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X19Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.066     1.238    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.024%)  route 0.209ns (61.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.556     0.897    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y36         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/Q
                         net (fo=1, routed)           0.209     1.233    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1
    SLICE_X18Y39         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.829     1.199    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X18Y39         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.017     1.182    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[30].reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.197%)  route 0.235ns (55.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.561     0.902    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[30].reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[30].reg1_reg[30]/Q
                         net (fo=1, routed)           0.235     1.277    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[30].reg1_reg
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.322 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.322    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data[30]
    SLICE_X14Y49         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.832     1.202    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[26].reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.482%)  route 0.242ns (56.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.565     0.906    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[26].reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[26].reg1_reg[26]/Q
                         net (fo=1, routed)           0.242     1.288    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[26].reg1_reg
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.333 r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.333    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data[26]
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.835     1.205    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.156%)  route 0.171ns (54.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.554     0.895    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X7Y71          FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_14_reg[0]/Q
                         net (fo=18, routed)          0.171     1.207    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/axi_rdata_reg[31][0]
    RAMB36_X0Y14         RAMB36E1                                     r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.863     1.233    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/ctrl_s_axi_aclk
    RAMB36_X0Y14         RAMB36E1                                     r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.282     0.951    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.134    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.227ns (52.540%)  route 0.205ns (47.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.560     0.901    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/slv_reg_0_reg[28]/Q
                         net (fo=1, routed)           0.205     1.234    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/axi_rdata_reg[31]_1[27]
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.099     1.333 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.333    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/reg_data_out[28]
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.830     1.200    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.258    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y25      ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y25      ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y14     ebaz4205_i/PS/proc_sys_reset_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y14     ebaz4205_i/PS/proc_sys_reset_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y25      ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y25      ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y14     ebaz4205_i/PS/proc_sys_reset_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y14     ebaz4205_i/PS/proc_sys_reset_0_100M/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y74     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y73     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y98     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y97     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y96     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y95     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y92     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y91     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X0Y5       ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.859ns (9.658%)  route 8.035ns (90.342%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 15.444 - 10.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.889     6.045    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y60         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.518     6.563 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/Q
                         net (fo=130, routed)         8.035    14.598    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.722 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3/O
                         net (fo=1, routed)           0.000    14.722    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0
    SLICE_X23Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1/O
                         net (fo=1, routed)           0.000    14.939    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1_n_0
    SLICE_X23Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.814    15.444    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X23Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/C
                         clock pessimism              0.550    15.994    
                         clock uncertainty           -0.066    15.928    
    SLICE_X23Y73         FDRE (Setup_fdre_C_D)        0.064    15.992    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                         15.992    
                         arrival time                         -14.939    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 1.020ns (11.488%)  route 7.859ns (88.512%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 15.456 - 10.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.891     6.047    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X24Y58         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.478     6.525 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         7.859    14.384    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0
    SLICE_X24Y88         LUT5 (Prop_lut5_I3_O)        0.295    14.679 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3/O
                         net (fo=1, routed)           0.000    14.679    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_0
    SLICE_X24Y88         MUXF7 (Prop_muxf7_I1_O)      0.247    14.926 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.926    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_676
    SLICE_X24Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.826    15.456    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                         clock pessimism              0.550    16.006    
                         clock uncertainty           -0.066    15.940    
    SLICE_X24Y88         FDRE (Setup_fdre_C_D)        0.113    16.053    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.856ns (9.732%)  route 7.940ns (90.268%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 15.444 - 10.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.889     6.045    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y60         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.518     6.563 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/Q
                         net (fo=130, routed)         7.940    14.503    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.627 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3/O
                         net (fo=1, routed)           0.000    14.627    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0
    SLICE_X24Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.841 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1/O
                         net (fo=1, routed)           0.000    14.841    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0
    SLICE_X24Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.814    15.444    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/C
                         clock pessimism              0.550    15.994    
                         clock uncertainty           -0.066    15.928    
    SLICE_X24Y76         FDRE (Setup_fdre_C_D)        0.113    16.041    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                         16.041    
                         arrival time                         -14.841    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.478ns (6.216%)  route 7.211ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 15.454 - 10.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.891     6.047    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X24Y58         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.478     6.525 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         7.211    13.736    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X32Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.824    15.454    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/C
                         clock pessimism              0.550    16.004    
                         clock uncertainty           -0.066    15.938    
    SLICE_X32Y88         FDRE (Setup_fdre_C_R)       -0.695    15.243    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.478ns (6.216%)  route 7.211ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 15.454 - 10.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.891     6.047    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X24Y58         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.478     6.525 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         7.211    13.736    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X32Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.824    15.454    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]/C
                         clock pessimism              0.550    16.004    
                         clock uncertainty           -0.066    15.938    
    SLICE_X32Y88         FDRE (Setup_fdre_C_R)       -0.695    15.243    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 0.859ns (10.286%)  route 7.492ns (89.714%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.889     6.045    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y60         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.518     6.563 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/Q
                         net (fo=130, routed)         7.492    14.055    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0
    SLICE_X26Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.179 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3/O
                         net (fo=1, routed)           0.000    14.179    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0
    SLICE_X26Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.396 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_i_1/O
                         net (fo=1, routed)           0.000    14.396    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.827    15.457    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X26Y90         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
                         clock pessimism              0.550    16.007    
                         clock uncertainty           -0.066    15.941    
    SLICE_X26Y90         FDRE (Setup_fdre_C_D)        0.064    16.005    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         16.005    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.856ns (10.285%)  route 7.467ns (89.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.889     6.045    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y60         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.518     6.563 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep/Q
                         net (fo=130, routed)         7.467    14.030    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0
    SLICE_X24Y81         LUT6 (Prop_lut6_I2_O)        0.124    14.154 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3/O
                         net (fo=1, routed)           0.000    14.154    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0
    SLICE_X24Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    14.368 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1/O
                         net (fo=1, routed)           0.000    14.368    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0
    SLICE_X24Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.819    15.449    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/C
                         clock pessimism              0.550    15.999    
                         clock uncertainty           -0.066    15.933    
    SLICE_X24Y81         FDRE (Setup_fdre_C_D)        0.113    16.046    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 1.018ns (12.345%)  route 7.228ns (87.655%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 15.454 - 10.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.891     6.047    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X24Y58         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.478     6.525 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         7.228    13.753    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.295    14.048 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3/O
                         net (fo=1, routed)           0.000    14.048    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_0
    SLICE_X31Y88         MUXF7 (Prop_muxf7_I1_O)      0.245    14.293 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.293    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_674
    SLICE_X31Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.824    15.454    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                         clock pessimism              0.550    16.004    
                         clock uncertainty           -0.066    15.938    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.064    16.002    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.718ns (9.415%)  route 6.909ns (90.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.893     6.049    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     6.468 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         3.948    10.416    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.299    10.715 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][31]_i_1/O
                         net (fo=32, routed)          2.961    13.676    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0]_0
    SLICE_X24Y59         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.827    15.457    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y59         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13]/C
                         clock pessimism              0.564    16.021    
                         clock uncertainty           -0.066    15.955    
    SLICE_X24Y59         FDRE (Setup_fdre_C_R)       -0.524    15.431    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.718ns (9.415%)  route 6.909ns (90.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.893     6.049    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     6.468 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         3.948    10.416    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.299    10.715 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][31]_i_1/O
                         net (fo=32, routed)          2.961    13.676    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0]_0
    SLICE_X24Y59         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.827    15.457    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y59         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14]/C
                         clock pessimism              0.564    16.021    
                         clock uncertainty           -0.066    15.955    
    SLICE_X24Y59         FDRE (Setup_fdre_C_R)       -0.524    15.431    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.697%)  route 0.180ns (52.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=10, routed)          0.180     2.201    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.368     2.435    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.519     1.916    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.099    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.277     1.845    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]/Q
                         net (fo=1, routed)           0.052     2.038    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[27]
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.083 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1/O
                         net (fo=1, routed)           0.000     2.083    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.312     2.379    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/C
                         clock pessimism             -0.521     1.858    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.121     1.979    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.282     1.850    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X33Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/Q
                         net (fo=1, routed)           0.056     2.047    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2[2]
    SLICE_X32Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.092 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     2.092    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.317     2.384    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]/C
                         clock pessimism             -0.521     1.863    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.120     1.983    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.948%)  route 0.193ns (54.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.289     1.857    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     2.021 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/Q
                         net (fo=10, routed)          0.193     2.214    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[9]
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.368     2.435    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.519     1.916    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.099    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.942%)  route 0.193ns (54.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X34Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=10, routed)          0.193     2.215    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[1]
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.368     2.435    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.519     1.916    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.099    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.282     1.850    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/Q
                         net (fo=2, routed)           0.064     2.055    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1034]
    SLICE_X30Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.318     2.385    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/C
                         clock pessimism             -0.522     1.863    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.076     1.939    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.255     1.823    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y72         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDSE (Prop_fdse_C_Q)         0.141     1.964 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/Q
                         net (fo=2, routed)           0.066     2.030    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[117]
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.075 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][18]_i_1/O
                         net (fo=1, routed)           0.000     2.075    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]_0
    SLICE_X38Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.287     2.354    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/C
                         clock pessimism             -0.518     1.836    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.121     1.957    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.054    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X29Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.395    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.537     1.858    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.076     1.934    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/Q
                         net (fo=1, routed)           0.056     2.054    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[28]
    SLICE_X23Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.327     2.394    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/C
                         clock pessimism             -0.536     1.858    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.076     1.934    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.858    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X25Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/Q
                         net (fo=1, routed)           0.056     2.054    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[31]
    SLICE_X25Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.327     2.394    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X25Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][31]/C
                         clock pessimism             -0.536     1.858    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.076     1.934    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y74  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y73  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y98  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y97  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y96  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y95  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y92  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y74  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y58  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.937ns  (logic 4.820ns (40.379%)  route 7.117ns (59.621%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 18.297 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.641 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.081 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           1.065    12.146    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.306    12.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.828 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.828    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.143 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[3]
                         net (fo=2, routed)           0.947    14.090    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[19]
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579    14.669 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.669    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.992 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[1]
                         net (fo=1, routed)           0.000    14.992    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.480    18.297    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.116    18.413    
                         clock uncertainty           -0.237    18.176    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.109    18.285    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.853ns  (logic 4.736ns (39.957%)  route 7.117ns (60.043%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 18.297 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.641 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.081 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           1.065    12.146    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.306    12.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.828 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.828    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.143 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[3]
                         net (fo=2, routed)           0.947    14.090    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[19]
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579    14.669 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.669    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.908 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[2]
                         net (fo=1, routed)           0.000    14.908    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[18]
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.480    18.297    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.116    18.413    
                         clock uncertainty           -0.237    18.176    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.109    18.285    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 4.716ns (39.855%)  route 7.117ns (60.145%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 18.297 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.641 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.081 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           1.065    12.146    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.306    12.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.828 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.828    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.143 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[3]
                         net (fo=2, routed)           0.947    14.090    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[19]
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579    14.669 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.669    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.888 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[0]
                         net (fo=1, routed)           0.000    14.888    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.480    18.297    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.116    18.413    
                         clock uncertainty           -0.237    18.176    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.109    18.285    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 4.875ns (41.607%)  route 6.842ns (58.393%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.299 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.641 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.081 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           1.065    12.146    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.306    12.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.828 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.828    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.151 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[1]
                         net (fo=2, routed)           0.672    13.823    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.306    14.129 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.129    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.772 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[3]
                         net (fo=1, routed)           0.000    14.772    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[15]
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.482    18.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.116    18.415    
                         clock uncertainty           -0.237    18.178    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.109    18.287    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 4.825ns (41.329%)  route 6.850ns (58.671%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.299 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.686 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/O[2]
                         net (fo=1, routed)           0.799    11.485    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[6]
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.301    11.786 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.786    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.299 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.622 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/O[1]
                         net (fo=2, routed)           0.945    13.568    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.306    13.874 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.874    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.407 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.407    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.730 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[1]
                         net (fo=1, routed)           0.000    14.730    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.482    18.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
                         clock pessimism              0.116    18.415    
                         clock uncertainty           -0.237    18.178    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.109    18.287    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 4.810ns (41.281%)  route 6.842ns (58.719%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.299 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.641 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.081 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           1.065    12.146    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.306    12.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.828 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.828    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.151 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[1]
                         net (fo=2, routed)           0.672    13.823    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.306    14.129 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.129    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.707 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[2]
                         net (fo=1, routed)           0.000    14.707    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[14]
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.482    18.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                         clock pessimism              0.116    18.415    
                         clock uncertainty           -0.237    18.178    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.109    18.287    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 4.721ns (40.802%)  route 6.850ns (59.198%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.299 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.686 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/O[2]
                         net (fo=1, routed)           0.799    11.485    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[6]
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.301    11.786 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.786    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.299 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.622 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/O[1]
                         net (fo=2, routed)           0.945    13.568    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.306    13.874 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.874    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.407 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.407    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.626 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/O[0]
                         net (fo=1, routed)           0.000    14.626    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[12]
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.482    18.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                         clock pessimism              0.116    18.415    
                         clock uncertainty           -0.237    18.178    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.109    18.287    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.462ns  (logic 4.612ns (40.239%)  route 6.850ns (59.761%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 18.300 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.686 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/O[2]
                         net (fo=1, routed)           0.799    11.485    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[6]
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.301    11.786 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.786    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.299 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.622 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/O[1]
                         net (fo=2, routed)           0.945    13.568    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.306    13.874 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.874    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.517 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/O[3]
                         net (fo=1, routed)           0.000    14.517    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[11]
    SLICE_X32Y66         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.483    18.300    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y66         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]/C
                         clock pessimism              0.116    18.416    
                         clock uncertainty           -0.237    18.179    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.109    18.288    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.495ns  (logic 4.699ns (40.877%)  route 6.796ns (59.123%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 18.371 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/Q
                         net (fo=77, routed)          4.147     7.720    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/A[4]
    SLICE_X39Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.844 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.844    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.245 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.245    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.558 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.807     9.365    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.306     9.671 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.671    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.204 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.204    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.321 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.321    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           0.887    11.531    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.306    11.837 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.837    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.238 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.238    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.460 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[0]
                         net (fo=2, routed)           0.955    13.415    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[16]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.299    13.714 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.714    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.227 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.227    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.550 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[1]
                         net (fo=1, routed)           0.000    14.550    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X38Y70         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.554    18.371    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y70         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.116    18.487    
                         clock uncertainty           -0.237    18.250    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.109    18.359    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.547ns (39.898%)  route 6.850ns (60.102%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 18.300 - 15.625 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.747     3.055    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X38Y14         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478     3.533 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/Q
                         net (fo=133, routed)         4.165     7.698    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.301     7.999 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.999    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.549 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.549    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.862 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.941     9.802    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.306    10.108 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.108    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.686 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/O[2]
                         net (fo=1, routed)           0.799    11.485    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[6]
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.301    11.786 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.786    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_i_4_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.299 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.622 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/O[1]
                         net (fo=2, routed)           0.945    13.568    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.306    13.874 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.874    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1_i_3_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.452 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__1/O[2]
                         net (fo=1, routed)           0.000    14.452    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[10]
    SLICE_X32Y66         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.483    18.300    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y66         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                         clock pessimism              0.116    18.416    
                         clock uncertainty           -0.237    18.179    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.109    18.288    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  3.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.991%)  route 0.194ns (51.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.564     0.905    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X14Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.194     1.239    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[4]
    SLICE_X22Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.284 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.284    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[4]
    SLICE_X22Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.829     1.199    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X22Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.091     1.256    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.559     0.900    ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X35Y15         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.149     1.190    ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X2Y7          RAMB18E1                                     r  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.865     1.235    ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y7          RAMB18E1                                     r  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.282     0.953    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.136    ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.341%)  route 0.282ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.556     0.896    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X31Y18         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/Q
                         net (fo=1, routed)           0.282     1.319    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[25]
    RAMB36_X1Y4          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.858     1.228    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y4          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.262     0.966    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.262    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.115%)  route 0.256ns (57.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.564     0.905    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X14Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=6, routed)           0.256     1.301    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[0]
    SLICE_X24Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.346 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.346    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[2]
    SLICE_X24Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.829     1.199    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X24Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDRE (Hold_fdre_C_D)         0.121     1.286    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.926%)  route 0.258ns (58.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.564     0.905    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X14Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=6, routed)           0.258     1.303    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[0]
    SLICE_X24Y0          LUT3 (Prop_lut3_I0_O)        0.045     1.348 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.348    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[1]
    SLICE_X24Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.829     1.199    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X24Y0          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDRE (Hold_fdre_C_D)         0.120     1.285    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_8/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.228%)  route 0.311ns (68.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.561     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X35Y11         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[17]/Q
                         net (fo=1, routed)           0.311     1.353    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[17]
    RAMB36_X1Y2          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_8/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.868     1.238    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y2          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_8/CLKARDCLK
                         clock pessimism             -0.262     0.976    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.272    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_8
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.213ns (46.297%)  route 0.247ns (53.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.560     0.901    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X24Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/Q
                         net (fo=31, routed)          0.247     1.312    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/i_rtl.i_quarter_table.i_piped_map.invert_sin
    SLICE_X21Y5          LUT3 (Prop_lut3_I0_O)        0.049     1.361 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/D[3]
    SLICE_X21Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.830     1.200    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/aclk
    SLICE_X21Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.107     1.273    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.930%)  route 0.267ns (56.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.564     0.905    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X16Y2          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.267     1.335    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[7]
    SLICE_X24Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.380 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.380    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[7]
    SLICE_X24Y1          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.829     1.199    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X24Y1          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.121     1.286    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.826%)  route 0.247ns (54.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.560     0.901    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X24Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/Q
                         net (fo=31, routed)          0.247     1.312    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/i_rtl.i_quarter_table.i_piped_map.invert_sin
    SLICE_X21Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.357 r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/D[2]
    SLICE_X21Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.830     1.200    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/aclk
    SLICE_X21Y5          FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.092     1.258    ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.623%)  route 0.198ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.558     0.899    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y16         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[3]/Q
                         net (fo=18, routed)          0.198     1.237    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15_0[3]
    RAMB36_X1Y3          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.864     1.234    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y3          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.136    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y6   ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y7   ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y14  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y14  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y13  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y13  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y0   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y0   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y1   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y1   ebaz4205_i/DDC_FT/DDS_LO_FT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X42Y16  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X42Y16  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X34Y15  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X42Y16  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X42Y16  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X24Y62  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.113ns (20.689%)  route 4.267ns (79.311%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.306     8.404    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.113ns (20.817%)  route 4.234ns (79.183%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.273     8.371    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.113ns (20.817%)  route 4.234ns (79.183%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.273     8.371    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.113ns (20.916%)  route 4.208ns (79.084%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.247     8.345    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.113ns (21.066%)  route 4.170ns (78.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.209     8.307    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.113ns (21.066%)  route 4.170ns (78.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.209     8.307    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.113ns (21.066%)  route 4.170ns (78.934%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.209     8.307    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.304ns (53.017%)  route 2.928ns (46.983%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.618 - 6.875 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.729     3.037    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419     3.456 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.853     4.309    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.299     4.608 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.140 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.140    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.644     6.055    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.373     6.428 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.779     7.207    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X3Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     7.840 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.288 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.652     8.940    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.329     9.269 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_2/O
                         net (fo=1, routed)           0.000     9.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[9]
    SLICE_X2Y4           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.551     9.618    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X2Y4           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.267     9.886    
                         clock uncertainty           -0.109     9.777    
    SLICE_X2Y4           FDPE (Setup_fdpe_C_D)        0.075     9.852    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.113ns (21.199%)  route 4.137ns (78.801%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.599 - 6.875 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.716     3.024    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          0.861     4.403    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.148     4.551 f  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6/O
                         net (fo=1, routed)           0.487     5.037    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.328     5.365 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_instance.xpm_fifo_sync_inst_i_2/O
                         net (fo=3, routed)           1.613     6.979    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.119     7.098 r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=26, routed)          1.176     8.274    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.532     9.599    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130     9.729    
                         clock uncertainty           -0.109     9.620    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.740     8.880    ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 3.172ns (52.439%)  route 2.877ns (47.561%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.729     3.037    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419     3.456 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.853     4.309    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.299     4.608 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.140 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.140    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.411 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.644     6.055    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X4Y2           LUT5 (Prop_lut5_I1_O)        0.373     6.428 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.779     7.207    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X3Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     7.840 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.153 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.601     8.754    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[7]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.332     9.086 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_1/O
                         net (fo=1, routed)           0.000     9.086    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[7]
    SLICE_X4Y2           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X4Y2           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.267     9.887    
                         clock uncertainty           -0.109     9.778    
    SLICE_X4Y2           FDCE (Setup_fdce_C_D)        0.118     9.896    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.820%)  route 0.222ns (61.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.551     0.892    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X21Y20         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/Q
                         net (fo=2, routed)           0.222     1.255    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[17]
    SLICE_X23Y17         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.820     1.190    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X23Y17         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.146%)  route 0.209ns (52.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.556     0.897    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X21Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]/Q
                         net (fo=2, routed)           0.209     1.246    ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0[0]
    SLICE_X22Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.291 r  ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_int_inferred_i_16/O
                         net (fo=1, routed)           0.000     1.291    ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4[16]
    SLICE_X22Y16         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.821     1.191    ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X22Y16         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.092     1.249    ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.227ns (53.998%)  route 0.193ns (46.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.556     0.897    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X25Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/Q
                         net (fo=3, routed)           0.193     1.218    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0[5]
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.099     1.317 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.317    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/p_1_in[6]
    SLICE_X19Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.826     1.196    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X19Y14         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.091     1.253    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.386ns (82.468%)  route 0.082ns (17.532%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.564     0.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X28Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.081     1.150    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.319 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.320    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.373 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.373    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.831     1.201    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X28Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.134     1.306    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.441%)  route 0.197ns (60.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.551     0.892    ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X22Y20         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/Q
                         net (fo=6, routed)           0.197     1.216    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[21]
    SLICE_X21Y20         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.819     1.189    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X21Y20         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)        -0.006     1.149    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.158%)  route 0.164ns (53.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.579     0.920    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y17          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.164     1.225    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X0Y17          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.843     1.213    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X0Y17          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.262     0.951    
    SLICE_X0Y17          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.151    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.158%)  route 0.164ns (53.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.579     0.920    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y17          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.164     1.225    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X0Y17          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.843     1.213    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X0Y17          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.262     0.951    
    SLICE_X0Y17          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.151    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X3Y7           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/Q
                         net (fo=1, routed)           0.116     1.182    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/DIB0
    SLICE_X0Y7           RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.850     1.220    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X0Y7           RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y7           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.104    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.414%)  route 0.199ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.563     0.904    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y37          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.199     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[3]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.874     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.262     0.982    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.165    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.101%)  route 0.246ns (56.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.555     0.896    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X21Y16         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]/Q
                         net (fo=5, routed)           0.246     1.282    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.327 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2/O
                         net (fo=1, routed)           0.000     1.327    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_3[1]
    SLICE_X25Y17         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.820     1.190    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/m_axi_mm2s_aclk
    SLICE_X25Y17         FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X25Y17         FDRE (Hold_fdre_C_D)         0.092     1.248    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 3.438 }
Period(ns):         6.875
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y6  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y6  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X1Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X1Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X1Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X1Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y17  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X0Y4   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
  To Clock:  ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.625      84.375     MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.813       4.813      MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.812       4.812      MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :          625  Failing Endpoints,  Worst Slack       -3.978ns,  Total Violation     -836.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 0.718ns (6.569%)  route 10.212ns (93.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.299 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.983    12.666    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X10Y68         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.487     9.299    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y68         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]/C
                         clock pessimism             -0.010     9.289    
                         clock uncertainty           -0.078     9.212    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524     8.688    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[13]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -3.978    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 0.718ns (6.569%)  route 10.212ns (93.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.299 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.983    12.666    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X10Y68         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.487     9.299    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y68         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[14]/C
                         clock pessimism             -0.010     9.289    
                         clock uncertainty           -0.078     9.212    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524     8.688    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[14]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -3.978    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 0.718ns (6.615%)  route 10.137ns (93.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.304 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.907    12.591    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X9Y64          FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.492     9.304    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X9Y64          FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/C
                         clock pessimism             -0.010     9.294    
                         clock uncertainty           -0.078     9.217    
    SLICE_X9Y64          FDRE (Setup_fdre_C_R)       -0.429     8.788    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 0.718ns (6.615%)  route 10.137ns (93.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.304 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.907    12.591    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X9Y64          FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.492     9.304    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X9Y64          FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[5]/C
                         clock pessimism             -0.010     9.294    
                         clock uncertainty           -0.078     9.217    
    SLICE_X9Y64          FDRE (Setup_fdre_C_R)       -0.429     8.788    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[5]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[6]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[7]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[8]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[8]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 0.718ns (6.661%)  route 10.061ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.303 - 7.812 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.736     1.736    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X40Y26         FDSE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDSE (Prop_fdse_C_Q)         0.419     2.155 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_sclr_int.sclr_int_reg/Q
                         net (fo=1308, routed)        9.229    11.384    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.299    11.683 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT[15]_i_1/O
                         net (fo=16, routed)          0.832    12.515    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/RDY0
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     9.300    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.122 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.722    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.813 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491     9.303    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X11Y65         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[9]/C
                         clock pessimism             -0.010     9.293    
                         clock uncertainty           -0.078     9.216    
    SLICE_X11Y65         FDRE (Setup_fdre_C_R)       -0.429     8.787    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 -3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.485%)  route 0.191ns (57.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.563     0.563    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X19Y3          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[52]/Q
                         net (fo=1, routed)           0.191     0.894    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/gen_reg.d_reg_reg[24]_0[1]
    SLICE_X23Y1          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.829     0.829    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/aclk
    SLICE_X23Y1          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.066     0.890    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_d_src/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[42].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.282%)  route 0.201ns (58.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.562     0.562    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X33Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[42].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[42].i_reg/Q
                         net (fo=3, routed)           0.201     0.903    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/D[30]
    SLICE_X32Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.832     0.832    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    SLICE_X32Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[42]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.064     0.896    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[40].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.562     0.562    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X33Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[40].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[40].i_reg/Q
                         net (fo=3, routed)           0.199     0.901    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/D[28]
    SLICE_X32Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.832     0.832    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    SLICE_X32Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[40]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.060     0.892    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.560%)  route 0.207ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.560     0.560    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X23Y5          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[13]/Q
                         net (fo=1, routed)           0.207     0.907    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[63]_0[13]
    SLICE_X21Y2          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831     0.831    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X21Y2          FDRE                                         r  ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[61]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.072     0.898    ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/din_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.374%)  route 0.214ns (56.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.552     0.552    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y30         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/Q
                         net (fo=2, routed)           0.214     0.930    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]_0
    SLICE_X24Y30         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.818     0.818    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/aclk
    SLICE_X24Y30         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]_srl9/CLK
                         clock pessimism             -0.005     0.813    
    SLICE_X24Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.915    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]_srl9
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.233%)  route 0.143ns (35.767%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.564     0.564    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    SLICE_X29Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.abd_concat_reg[23]/Q
                         net (fo=1, routed)           0.143     0.847    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/Q[23]
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.892 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_structural.gen_no_dsp48.opcode_inst__901/O
                         net (fo=1, routed)           0.000     0.892    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc0113_out
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.962 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.962    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_23
    SLICE_X27Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831     0.831    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X27Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].i_reg/C
                         clock pessimism              0.000     0.831    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].i_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][6]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.149%)  route 0.212ns (58.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.559     0.559    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y51         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][6]/Q
                         net (fo=2, routed)           0.212     0.918    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[18][6]_0
    SLICE_X24Y49         SRLC32E                                      r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][6]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.829     0.829    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/aclk
    SLICE_X24Y49         SRLC32E                                      r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][6]_srl18/CLK
                         clock pessimism              0.000     0.829    
    SLICE_X24Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     0.885    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][6]_srl18
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[60].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.251ns (61.443%)  route 0.158ns (38.557%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.591     0.591    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X39Y49         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[60]/Q
                         net (fo=2, routed)           0.158     0.889    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[62].i_xorcy_0[60]
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.934 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_structural.gen_no_dsp48.opcode_inst__616/O
                         net (fo=1, routed)           0.000     0.934    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc0298_out
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.999    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_60
    SLICE_X36Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[60].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.859     0.859    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X36Y50         FDRE                                         r  ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[60].i_reg/C
                         clock pessimism              0.000     0.859    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.964    ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[60].i_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.454%)  route 0.232ns (58.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.551     0.551    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y29         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]/Q
                         net (fo=2, routed)           0.232     0.946    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]_0
    SLICE_X24Y26         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.813     0.813    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/aclk
    SLICE_X24Y26         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]_srl8/CLK
                         clock pessimism             -0.005     0.808    
    SLICE_X24Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.910    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][4]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.872%)  route 0.214ns (59.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.547     0.547    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y25         FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.148     0.695 r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][4]/Q
                         net (fo=2, routed)           0.214     0.909    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][4]_0
    SLICE_X24Y25         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][4]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.812     0.812    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/aclk
    SLICE_X24Y25         SRL16E                                       r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][4]_srl7/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X24Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.871    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][4]_srl7
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y15     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y14     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y10     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y9      ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y11     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y12     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y9      ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y17     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X1Y16     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.812       5.237      RAMB36_X0Y18     ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/test_ram_module/RAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.812       205.547    MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.906       2.656      SLICE_X16Y58     ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ebaz4205_clk_wiz_0_0
  To Clock:  clkfbout_ebaz4205_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         15.625      13.470     BUFGCTRL_X0Y6    ebaz4205_i/PS/clk_wiz_128M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.625      84.375     MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.288ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.609ns  (logic 0.456ns (28.347%)  route 1.153ns (71.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.153     1.609    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X23Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y71         FDRE (Setup_fdre_C_D)       -0.103     9.897    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.353ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.541%)  route 1.088ns (70.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.088     1.544    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X25Y74         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y74         FDRE (Setup_fdre_C_D)       -0.103     9.897    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  8.353    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.467ns  (logic 0.518ns (35.308%)  route 0.949ns (64.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)           0.949     1.467    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X21Y57         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y57         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.424%)  route 0.950ns (67.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.950     1.406    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X19Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.083%)  route 0.965ns (67.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           0.965     1.421    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X19Y52         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)       -0.067     9.933    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.642%)  route 0.858ns (62.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.858     1.376    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X21Y64         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y64         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.642%)  route 0.858ns (62.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.858     1.376    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X21Y63         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y63         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.311ns  (logic 0.456ns (34.790%)  route 0.855ns (65.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.855     1.311    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X19Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.182%)  route 0.840ns (64.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.840     1.296    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X21Y67         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y67         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.401%)  route 0.797ns (63.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           0.797     1.253    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X21Y73         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y73         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  8.652    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.900ns,  Total Violation       -7.091ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.900ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.751ns  (logic 0.419ns (23.930%)  route 1.332ns (76.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 112.680 - 110.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 112.345 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.662   112.345    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X29Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.419   112.764 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           1.332   114.096    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X28Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.488   112.681    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   112.681    
                         clock uncertainty           -0.281   112.400    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)       -0.204   112.196    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.196    
                         arrival time                        -114.096    
  -------------------------------------------------------------------
                         slack                                 -1.900    

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.916ns  (logic 0.456ns (23.794%)  route 1.460ns (76.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 112.677 - 110.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 112.337 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.654   112.337    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y24         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456   112.793 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          1.460   114.253    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/Q[31]
    SLICE_X34Y23         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.485   112.677    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.677    
                         clock uncertainty           -0.281   112.397    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.031   112.366    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.366    
                         arrival time                        -114.253    
  -------------------------------------------------------------------
                         slack                                 -1.888    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.556%)  route 1.199ns (72.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 112.683 - 110.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 112.347 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.664   112.347    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y35         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.456   112.803 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/Q
                         net (fo=1, routed)           1.199   114.002    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/Q[31]_repN
    SLICE_X22Y36         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.490   112.683    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y36         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.683    
                         clock uncertainty           -0.281   112.402    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)       -0.062   112.340    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.340    
                         arrival time                        -114.002    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.659ns  (logic 0.518ns (31.226%)  route 1.141ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 112.677 - 110.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 112.340 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.657   112.340    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y27         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518   112.858 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/Q
                         net (fo=1, routed)           1.141   113.999    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/Q[31]_repN
    SLICE_X35Y26         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.485   112.677    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X35Y26         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   112.677    
                         clock uncertainty           -0.281   112.397    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.040   112.357    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.357    
                         arrival time                        -113.999    
  -------------------------------------------------------------------
                         slack                                 -1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.949%)  route 0.566ns (80.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.556     0.897    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y35         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/Q
                         net (fo=1, routed)           0.566     1.603    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/Q[31]_repN
    SLICE_X22Y36         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.823     1.193    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y36         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.281     1.474    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.071     1.545    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.164ns (22.878%)  route 0.553ns (77.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.553     0.894    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y27         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]_replica/Q
                         net (fo=1, routed)           0.553     1.610    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/Q[31]_repN
    SLICE_X35Y26         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.817     1.187    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X35Y26         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.281     1.468    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.078     1.546    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.455%)  route 0.530ns (80.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.555     0.896    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X29Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.530     1.553    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X28Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.821     1.191    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.281     1.472    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.006     1.478    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.143%)  route 0.681ns (82.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.550     0.891    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y24         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=27, routed)          0.681     1.713    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/Q[31]
    SLICE_X34Y23         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.817     1.187    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.281     1.468    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.059     1.527    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.948ns,  Total Violation       -5.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.939ns  (logic 0.456ns (15.517%)  route 2.483ns (84.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 182.757 - 180.000 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 181.421 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677   181.365    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   177.827 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   179.587    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   179.688 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.734   181.421    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y26         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   181.877 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=5, routed)           2.483   184.360    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/Q[16]
    SLICE_X37Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.564   182.757    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X37Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   182.757    
                         clock uncertainty           -0.277   182.480    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.067   182.413    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.412    
                         arrival time                        -184.360    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.836ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.652ns  (logic 0.419ns (15.802%)  route 2.233ns (84.198%))
  Logic Levels:           0  
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 182.672 - 180.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 181.339 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677   181.365    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   177.827 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   179.587    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   179.688 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.652   181.339    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X19Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y81         FDRE (Prop_fdre_C_Q)         0.419   181.758 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           2.233   183.991    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished
    SLICE_X18Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.480   182.672    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   182.672    
                         clock uncertainty           -0.277   182.395    
    SLICE_X18Y81         FDRE (Setup_fdre_C_D)       -0.240   182.155    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.155    
                         arrival time                        -183.991    
  -------------------------------------------------------------------
                         slack                                 -1.836    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.312ns  (clk_fpga_0 rise@180.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@179.688ns)
  Data Path Delay:        2.777ns  (logic 0.456ns (16.423%)  route 2.321ns (83.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 182.676 - 180.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 181.344 - 179.688 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                    179.688   179.688 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   179.688 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677   181.365    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   177.827 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   179.587    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   179.688 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.656   181.344    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456   181.799 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=8, routed)           2.321   184.120    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/Q[16]
    SLICE_X30Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   181.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   181.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.484   182.677    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000   182.677    
                         clock uncertainty           -0.277   182.400    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)       -0.031   182.368    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        182.368    
                         arrival time                        -184.120    
  -------------------------------------------------------------------
                         slack                                 -1.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.128ns (12.767%)  route 0.875ns (87.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     0.554    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_clk
    SLICE_X19Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y81         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.875     1.556    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/capture_finished
    SLICE_X18Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.821     1.191    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X18Y81         FDRE                                         r  ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.277     1.468    
    SLICE_X18Y81         FDRE (Hold_fdre_C_D)         0.017     1.485    ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.141ns (11.542%)  route 1.081ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.551     0.551    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=8, routed)           1.081     1.772    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/Q[16]
    SLICE_X30Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.816     1.186    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y23         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.277     1.463    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.059     1.522    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.141ns (11.027%)  route 1.138ns (88.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.578     0.578    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y26         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[31]/Q
                         net (fo=5, routed)           1.138     1.856    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/Q[16]
    SLICE_X37Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.848     1.218    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X37Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.277     1.495    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.070     1.565    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.473ns  (logic 0.419ns (28.450%)  route 1.054ns (71.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           1.054     1.473    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X31Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  8.259    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.214ns  (logic 0.419ns (34.512%)  route 0.795ns (65.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.795     1.214    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X23Y50         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.419ns (34.530%)  route 0.794ns (65.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.794     1.213    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X22Y57         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)       -0.266     9.734    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.159ns  (logic 0.478ns (41.257%)  route 0.681ns (58.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.681     1.159    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X26Y55         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.270     9.730    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.153ns  (logic 0.478ns (41.444%)  route 0.675ns (58.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.675     1.153    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[22]
    SLICE_X29Y70         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.253     9.747    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.471%)  route 0.622ns (56.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           0.622     1.100    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[31]
    SLICE_X25Y54         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)       -0.265     9.735    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.915%)  route 0.636ns (57.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.636     1.114    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X34Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y69         FDRE (Setup_fdre_C_D)       -0.217     9.783    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.282ns  (logic 0.456ns (35.573%)  route 0.826ns (64.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.826     1.282    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X24Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y72         FDRE (Setup_fdre_C_D)       -0.043     9.957    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.291%)  route 0.621ns (59.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           0.621     1.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X22Y51         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.157%)  route 0.739ns (61.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.739     1.195    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X22Y53         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  8.712    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.062ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.755ns  (logic 0.518ns (29.508%)  route 1.237ns (70.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           1.237     1.755    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X38Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)       -0.058     6.817    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.343ns  (logic 0.478ns (35.603%)  route 0.865ns (64.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.865     1.343    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X26Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.272     6.603    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.522%)  route 0.863ns (62.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.863     1.381    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.343ns  (logic 0.456ns (33.955%)  route 0.887ns (66.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.887     1.343    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X35Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.292ns  (logic 0.518ns (40.079%)  route 0.774ns (59.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.774     1.292    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.249ns  (logic 0.518ns (41.466%)  route 0.731ns (58.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.731     1.249    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X29Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.544%)  route 0.595ns (55.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.073    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)       -0.269     6.606    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.020%)  route 0.584ns (54.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.584     1.062    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X29Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.267     6.608    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.195%)  route 0.580ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.580     1.058    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)       -0.265     6.610    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.565%)  route 0.671ns (56.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.671     1.189    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X23Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X23Y53         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  5.591    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           83  Failing Endpoints,  Worst Slack       -2.222ns,  Total Violation     -156.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.229ns  (logic 0.518ns (23.244%)  route 1.710ns (76.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 143.380 - 140.625 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 143.046 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.738   143.046    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X38Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518   143.564 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/Q
                         net (fo=2, routed)           1.710   145.275    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[5]
    SLICE_X39Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.563   143.381    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X39Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/C
                         clock pessimism              0.000   143.381    
                         clock uncertainty           -0.281   143.100    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)       -0.047   143.053    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]
  -------------------------------------------------------------------
                         required time                        143.053    
                         arrival time                        -145.275    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.325%)  route 1.682ns (78.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 142.976 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.668   142.976    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X25Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456   143.432 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/Q
                         net (fo=2, routed)           1.682   145.114    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[4]
    SLICE_X26Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.498   143.316    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X26Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)       -0.062   142.973    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]
  -------------------------------------------------------------------
                         required time                        142.973    
                         arrival time                        -145.114    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.143ns  (logic 0.518ns (24.168%)  route 1.625ns (75.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 143.309 - 140.625 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 142.974 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.666   142.974    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y16         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518   143.492 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/Q
                         net (fo=2, routed)           1.625   145.117    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[4]
    SLICE_X34Y17         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.492   143.310    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y17         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/C
                         clock pessimism              0.000   143.310    
                         clock uncertainty           -0.281   143.029    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.045   142.984    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]
  -------------------------------------------------------------------
                         required time                        142.984    
                         arrival time                        -145.117    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.141ns  (logic 0.518ns (24.199%)  route 1.623ns (75.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 143.307 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.663   142.971    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518   143.489 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/Q
                         net (fo=2, routed)           1.623   145.112    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[10]
    SLICE_X33Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.490   143.308    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X33Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/C
                         clock pessimism              0.000   143.308    
                         clock uncertainty           -0.281   143.027    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)       -0.040   142.987    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]
  -------------------------------------------------------------------
                         required time                        142.987    
                         arrival time                        -145.112    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.081ns  (logic 0.518ns (24.888%)  route 1.563ns (75.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 142.982 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.674   142.982    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518   143.500 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/Q
                         net (fo=2, routed)           1.563   145.063    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[11]
    SLICE_X29Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.499   143.317    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X29Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/C
                         clock pessimism              0.000   143.317    
                         clock uncertainty           -0.281   143.036    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)       -0.081   142.955    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]
  -------------------------------------------------------------------
                         required time                        142.955    
                         arrival time                        -145.063    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.076ns  (logic 0.456ns (21.962%)  route 1.620ns (78.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 143.311 - 140.625 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 142.975 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.667   142.975    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456   143.431 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/Q
                         net (fo=2, routed)           1.620   145.051    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[5]
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.494   143.312    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/C
                         clock pessimism              0.000   143.312    
                         clock uncertainty           -0.281   143.031    
    SLICE_X22Y41         FDRE (Setup_fdre_C_D)       -0.047   142.984    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]
  -------------------------------------------------------------------
                         required time                        142.984    
                         arrival time                        -145.051    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.874ns  (logic 0.478ns (25.502%)  route 1.396ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 142.982 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.674   142.982    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.478   143.460 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[8]/Q
                         net (fo=2, routed)           1.396   144.856    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[8]
    SLICE_X29Y42         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.498   143.316    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X29Y42         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.212   142.823    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]
  -------------------------------------------------------------------
                         required time                        142.823    
                         arrival time                        -144.856    
  -------------------------------------------------------------------
                         slack                                 -2.033    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.067ns  (logic 0.518ns (25.058%)  route 1.549ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 143.301 - 140.625 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 142.962 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.654   142.962    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y24         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   143.480 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[16]/Q
                         net (fo=2, routed)           1.549   145.029    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[16]
    SLICE_X34Y25         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.483   143.301    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y25         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/C
                         clock pessimism              0.000   143.301    
                         clock uncertainty           -0.281   143.020    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.013   143.007    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]
  -------------------------------------------------------------------
                         required time                        143.007    
                         arrival time                        -145.029    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.033ns  (logic 0.456ns (22.434%)  route 1.577ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 143.312 - 140.625 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 142.977 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.669   142.977    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456   143.433 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/Q
                         net (fo=2, routed)           1.577   145.010    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[19]
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.495   143.313    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/C
                         clock pessimism              0.000   143.313    
                         clock uncertainty           -0.281   143.032    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)       -0.040   142.992    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]
  -------------------------------------------------------------------
                         required time                        142.992    
                         arrival time                        -145.010    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.017ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.991ns  (logic 0.518ns (26.017%)  route 1.473ns (73.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 143.311 - 140.625 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 142.975 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.667   142.975    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518   143.493 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/Q
                         net (fo=2, routed)           1.473   144.966    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[7]
    SLICE_X25Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.493   143.311    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X25Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/C
                         clock pessimism              0.000   143.311    
                         clock uncertainty           -0.281   143.030    
    SLICE_X25Y40         FDRE (Setup_fdre_C_D)       -0.081   142.949    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]
  -------------------------------------------------------------------
                         required time                        142.949    
                         arrival time                        -144.966    
  -------------------------------------------------------------------
                         slack                                 -2.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.148ns (22.176%)  route 0.519ns (77.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.556     0.896    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     1.044 r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/Q
                         net (fo=2, routed)           0.519     1.564    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[15]
    SLICE_X35Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.823     1.193    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y18         FDRE                                         r  ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.281     1.474    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.024     1.498    ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.148ns (22.836%)  route 0.500ns (77.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.551     0.891    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X34Y26         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.500     1.540    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X34Y27         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.819     1.189    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y27         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.281     1.470    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.000     1.470    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.408%)  route 0.586ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.559     0.900    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/Q
                         net (fo=2, routed)           0.586     1.626    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[0]
    SLICE_X25Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.827     1.197    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X25Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.078     1.556    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.164ns (22.555%)  route 0.563ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.563     0.904    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[15]/Q
                         net (fo=2, routed)           0.563     1.631    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[15]
    SLICE_X29Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.831     1.201    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X29Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.078     1.560    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.467%)  route 0.583ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.559     0.900    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/Q
                         net (fo=2, routed)           0.583     1.624    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[5]
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.827     1.197    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.075     1.553    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.048%)  route 0.548ns (76.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.563     0.904    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[10]/Q
                         net (fo=2, routed)           0.548     1.615    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[10]
    SLICE_X28Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.831     1.201    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X28Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.060     1.542    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.496%)  route 0.534ns (76.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.580     0.921    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X38Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/Q
                         net (fo=2, routed)           0.534     1.618    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0[4]
    SLICE_X39Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.847     1.217    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X39Y21         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.281     1.498    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.047     1.545    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.560     0.901    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[19]/Q
                         net (fo=2, routed)           0.591     1.632    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[19]
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.828     1.198    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.078     1.557    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.216%)  route 0.518ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.563     0.904    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[14]/Q
                         net (fo=2, routed)           0.518     1.570    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[14]
    SLICE_X28Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.831     1.201    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X28Y43         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.011     1.493    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.827%)  route 0.552ns (81.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.558     0.899    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/Q
                         net (fo=2, routed)           0.552     1.578    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0[31]
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.827     1.197    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.023     1.501    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        8.498ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.655%)  route 0.864ns (67.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.864     1.283    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X20Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)       -0.219     9.781    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.745%)  route 0.691ns (62.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.691     1.110    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X21Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y52         FDRE (Setup_fdre_C_D)       -0.266     9.734    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.171%)  route 0.805ns (63.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.805     1.261    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X21Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y50         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.419ns (37.854%)  route 0.688ns (62.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.688     1.107    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X24Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y52         FDRE (Setup_fdre_C_D)       -0.222     9.778    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.008%)  route 0.776ns (62.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.776     1.232    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X22Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.538%)  route 0.615ns (59.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.615     1.034    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X21Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y50         FDRE (Setup_fdre_C_D)       -0.270     9.730    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.708%)  route 0.610ns (59.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.029    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X22Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.266     9.734    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.880%)  route 0.606ns (59.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.606     1.025    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.740%)  route 0.721ns (61.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.721     1.177    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X19Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.606%)  route 0.695ns (60.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.695     1.151    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X21Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y51         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  8.756    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :           44  Failing Endpoints,  Worst Slack       -8.825ns,  Total Violation     -180.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.825ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.437ns  (logic 4.639ns (62.374%)  route 2.798ns (37.626%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 71.800 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.076 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000    80.076    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.410 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[1]
                         net (fo=1, routed)           0.000    80.410    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[13]
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.488    71.800    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/C
                         clock pessimism              0.000    71.800    
                         clock uncertainty           -0.277    71.523    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062    71.585    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                         71.585    
                         arrival time                         -80.410    
  -------------------------------------------------------------------
                         slack                                 -8.825    

Slack (VIOLATED) :        -8.804ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.416ns  (logic 4.618ns (62.268%)  route 2.798ns (37.732%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 71.800 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.076 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000    80.076    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    80.389 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[3]
                         net (fo=1, routed)           0.000    80.389    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[15]
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.488    71.800    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                         clock pessimism              0.000    71.800    
                         clock uncertainty           -0.277    71.523    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062    71.585    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                         71.585    
                         arrival time                         -80.389    
  -------------------------------------------------------------------
                         slack                                 -8.804    

Slack (VIOLATED) :        -8.730ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.342ns  (logic 4.544ns (61.887%)  route 2.798ns (38.113%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 71.800 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.076 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000    80.076    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.315 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[2]
                         net (fo=1, routed)           0.000    80.315    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[14]
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.488    71.800    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000    71.800    
                         clock uncertainty           -0.277    71.523    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062    71.585    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                         71.585    
                         arrival time                         -80.315    
  -------------------------------------------------------------------
                         slack                                 -8.730    

Slack (VIOLATED) :        -8.714ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.326ns  (logic 4.528ns (61.804%)  route 2.798ns (38.196%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 71.800 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.076 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000    80.076    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    80.299 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[0]
                         net (fo=1, routed)           0.000    80.299    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[12]
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.488    71.800    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y67          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
                         clock pessimism              0.000    71.800    
                         clock uncertainty           -0.277    71.523    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062    71.585    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                         71.585    
                         arrival time                         -80.299    
  -------------------------------------------------------------------
                         slack                                 -8.714    

Slack (VIOLATED) :        -8.580ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.193ns  (logic 4.395ns (61.098%)  route 2.798ns (38.902%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 71.801 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.166 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[3]
                         net (fo=1, routed)           0.000    80.166    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[11]
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.489    71.801    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/C
                         clock pessimism              0.000    71.801    
                         clock uncertainty           -0.277    71.524    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    71.586    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         71.586    
                         arrival time                         -80.166    
  -------------------------------------------------------------------
                         slack                                 -8.580    

Slack (VIOLATED) :        -8.520ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.133ns  (logic 4.335ns (60.771%)  route 2.798ns (39.229%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 71.801 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.674 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.550    79.223    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.303    79.526 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000    79.526    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    80.106 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[2]
                         net (fo=1, routed)           0.000    80.106    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[10]
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.489    71.801    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/C
                         clock pessimism              0.000    71.801    
                         clock uncertainty           -0.277    71.524    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    71.586    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]
  -------------------------------------------------------------------
                         required time                         71.586    
                         arrival time                         -80.106    
  -------------------------------------------------------------------
                         slack                                 -8.520    

Slack (VIOLATED) :        -8.293ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        6.907ns  (logic 4.063ns (58.827%)  route 2.844ns (41.173%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 71.801 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.562 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[0]
                         net (fo=2, routed)           0.595    79.157    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.299    79.456 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_4/O
                         net (fo=1, routed)           0.000    79.456    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_4_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    79.880 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[1]
                         net (fo=1, routed)           0.000    79.880    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[9]
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.489    71.801    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
                         clock pessimism              0.000    71.801    
                         clock uncertainty           -0.277    71.524    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    71.586    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         71.586    
                         arrival time                         -79.880    
  -------------------------------------------------------------------
                         slack                                 -8.293    

Slack (VIOLATED) :        -8.116ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        6.730ns  (logic 3.886ns (57.744%)  route 2.844ns (42.256%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 71.801 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    76.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.790    77.636    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303    77.939 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000    77.939    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.340 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000    78.340    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.562 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[0]
                         net (fo=2, routed)           0.595    79.157    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.299    79.456 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_4/O
                         net (fo=1, routed)           0.000    79.456    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_4_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    79.703 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[0]
                         net (fo=1, routed)           0.000    79.703    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[8]
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.489    71.801    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y66          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/C
                         clock pessimism              0.000    71.801    
                         clock uncertainty           -0.277    71.524    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    71.586    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]
  -------------------------------------------------------------------
                         required time                         71.586    
                         arrival time                         -79.703    
  -------------------------------------------------------------------
                         slack                                 -8.116    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.246ns  (logic 3.116ns (59.401%)  route 2.130ns (40.599%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 71.803 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    76.602 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.671    77.273    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.306    77.579 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000    77.579    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    78.219 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/O[3]
                         net (fo=1, routed)           0.000    78.219    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[7]
    SLICE_X7Y63          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491    71.803    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y63          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                         clock pessimism              0.000    71.803    
                         clock uncertainty           -0.277    71.526    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    71.588    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                         71.588    
                         arrival time                         -78.219    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.570ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.313ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@70.312ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        5.186ns  (logic 3.056ns (58.932%)  route 2.130ns (41.068%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 71.803 - 70.312 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 72.973 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    71.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    71.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.665    72.973    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y63         FDSE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDSE (Prop_fdse_C_Q)         0.456    73.429 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=31, routed)          0.873    74.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.124    74.426 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000    74.426    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    75.069 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.586    75.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.307    75.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    75.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    76.602 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.671    77.273    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.306    77.579 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000    77.579    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    78.159 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/O[2]
                         net (fo=1, routed)           0.000    78.159    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/D[6]
    SLICE_X7Y63          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                     70.312    70.312 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    70.312 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487    71.800    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    68.622 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    70.221    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.312 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.491    71.803    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y63          FDRE                                         r  ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
                         clock pessimism              0.000    71.803    
                         clock uncertainty           -0.277    71.526    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    71.588    ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]
  -------------------------------------------------------------------
                         required time                         71.588    
                         arrival time                         -78.159    
  -------------------------------------------------------------------
                         slack                                 -6.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.380%)  route 0.157ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.581     0.922    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[4]/Q
                         net (fo=2, routed)           0.157     1.219    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[4]
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.846     0.846    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.277     1.123    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.078     1.201    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.971%)  route 0.173ns (55.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.582     0.923    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X40Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/Q
                         net (fo=2, routed)           0.173     1.236    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[2]
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.846     0.846    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.277     1.123    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.076     1.199    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.581     0.922    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[7]/Q
                         net (fo=2, routed)           0.151     1.213    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[7]
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.846     0.846    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.277     1.123    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.047     1.170    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.582     0.923    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X40Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/Q
                         net (fo=2, routed)           0.180     1.243    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[6]
    SLICE_X36Y28         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.847     0.847    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X36Y28         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.277     1.124    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.075     1.199    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.363%)  route 0.184ns (56.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.581     0.922    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/Q
                         net (fo=2, routed)           0.184     1.247    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[0]
    SLICE_X37Y26         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.844     0.844    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y26         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.277     1.121    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.078     1.199    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.284%)  route 0.169ns (50.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.580     0.921    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X38Y22         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[6]/Q
                         net (fo=2, routed)           0.169     1.253    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[6]
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.848     0.848    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X43Y22         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.277     1.125    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.075     1.200    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.380%)  route 0.184ns (56.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.554     0.895    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[3]/Q
                         net (fo=2, routed)           0.184     1.220    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[3]
    SLICE_X34Y32         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.824     0.824    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X34Y32         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.277     1.101    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.064     1.165    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.804%)  route 0.196ns (58.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.553     0.894    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[0]/Q
                         net (fo=2, routed)           0.196     1.231    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[0]
    SLICE_X35Y21         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.820     0.820    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X35Y21         FDRE                                         r  ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.277     1.097    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.078     1.175    ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.538%)  route 0.190ns (57.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.582     0.923    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X36Y30         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/Q
                         net (fo=2, routed)           0.190     1.254    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[11]
    SLICE_X36Y28         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.847     0.847    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X36Y28         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.277     1.124    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.071     1.195    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.182%)  route 0.171ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.581     0.922    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X36Y29         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/Q
                         net (fo=2, routed)           0.171     1.234    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0[5]
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.846     0.846    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X37Y27         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.277     1.123    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.047     1.170    ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.642ns (34.072%)  route 1.242ns (65.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 5.385 - 3.906 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.733     3.041    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y66         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     3.559 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/Q
                         net (fo=1, routed)           1.242     4.801    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[0]
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.124     4.925 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.925    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[0]
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.479     5.385    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.385    
                         clock uncertainty           -0.355     5.030    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.032     5.062    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.642ns (34.880%)  route 1.199ns (65.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 5.385 - 3.906 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.729     3.037    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y69         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     3.555 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           1.199     4.754    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[9]
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.124     4.878 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.878    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[9]
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.479     5.385    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.385    
                         clock uncertainty           -0.355     5.030    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.034     5.064    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.642ns (37.838%)  route 1.055ns (62.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 5.385 - 3.906 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.728     3.036    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y70         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/Q
                         net (fo=1, routed)           1.055     4.609    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[15]
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[15]_i_1/O
                         net (fo=1, routed)           0.000     4.733    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[15]
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.479     5.385    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X33Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.385    
                         clock uncertainty           -0.355     5.030    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)        0.034     5.064    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.811%)  route 1.188ns (67.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.672     2.980    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y10         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/Q
                         net (fo=1, routed)           1.188     4.624    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[15]
    SLICE_X29Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.748 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[15]_i_1/O
                         net (fo=1, routed)           0.000     4.748    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[15]
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.406    
                         clock uncertainty           -0.355     5.051    
    SLICE_X29Y4          FDCE (Setup_fdce_C_D)        0.034     5.085    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.122%)  route 1.171ns (66.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.672     2.980    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y9          FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/Q
                         net (fo=1, routed)           1.171     4.607    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.731 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[11]_i_1/O
                         net (fo=1, routed)           0.000     4.731    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[11]
    SLICE_X29Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.406    
                         clock uncertainty           -0.355     5.051    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.032     5.083    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          5.083    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.642ns (40.513%)  route 0.943ns (59.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 5.385 - 3.906 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.732     3.040    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.558 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]/Q
                         net (fo=1, routed)           0.943     4.501    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[4]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.625 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[4]_i_1/O
                         net (fo=1, routed)           0.000     4.625    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[4]
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.479     5.385    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.385    
                         clock uncertainty           -0.355     5.030    
    SLICE_X35Y69         FDCE (Setup_fdce_C_D)        0.032     5.062    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.771%)  route 0.972ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 5.385 - 3.906 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.656     2.964    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y65         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][12]/Q
                         net (fo=1, routed)           0.972     4.454    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[1]
    SLICE_X33Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.479     5.385    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X33Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.385    
                         clock uncertainty           -0.355     5.030    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.092     4.938    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.580ns (36.665%)  route 1.002ns (63.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.672     2.980    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y10         FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/Q
                         net (fo=1, routed)           1.002     4.438    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[14]
    SLICE_X29Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.562 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.562    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[14]
    SLICE_X29Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.406    
                         clock uncertainty           -0.355     5.051    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.034     5.085    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[14]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.580ns (36.665%)  route 1.002ns (63.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 5.407 - 3.906 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.673     2.981    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y7          FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][14]/Q
                         net (fo=1, routed)           1.002     4.439    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[3]
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.563    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[3]
    SLICE_X29Y2          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.500     5.407    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y2          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.407    
                         clock uncertainty           -0.355     5.052    
    SLICE_X29Y2          FDCE (Setup_fdce_C_D)        0.034     5.086    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.642ns (40.737%)  route 0.934ns (59.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 5.460 - 3.906 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.732     3.040    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y67         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.558 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][13]/Q
                         net (fo=1, routed)           0.934     4.492    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[2]
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.124     4.616 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.616    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[2]
    SLICE_X36Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.554     5.460    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X36Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.460    
                         clock uncertainty           -0.355     5.105    
    SLICE_X36Y69         FDCE (Setup_fdce_C_D)        0.034     5.139    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[2]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.790ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 16.530 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.564    16.530    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y2          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    16.671 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]/Q
                         net (fo=1, routed)           0.101    16.772    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[0]
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.077    12.982    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.982    
                         arrival time                          16.772    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.812ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y4          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.110    16.780    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[5]
    SLICE_X30Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X30Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.063    12.968    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.968    
                         arrival time                          16.780    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.840ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.817%)  route 0.104ns (33.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 12.566 - 11.719 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 16.546 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.580    16.546    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X38Y69         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    16.710 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/Q
                         net (fo=1, routed)           0.104    16.813    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel1_data[11]
    SLICE_X36Y70         LUT4 (Prop_lut4_I3_O)        0.045    16.858 r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata[11]_i_1/O
                         net (fo=1, routed)           0.000    16.858    ebaz4205_i/FILTER/axis2c_combine_0/inst/p_0_in[11]
    SLICE_X36Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.847    12.566    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X36Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.566    
                         clock uncertainty            0.355    12.921    
    SLICE_X36Y70         FDCE (Hold_fdce_C_D)         0.098    13.019    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[11]
  -------------------------------------------------------------------
                         required time                        -13.019    
                         arrival time                          16.858    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.844ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.829%)  route 0.160ns (46.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.562    16.528    ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y8          FDRE                                         r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    16.669 r  ebaz4205_i/DDC_FT/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/Q
                         net (fo=1, routed)           0.160    16.828    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel1_data[6]
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.045    16.873 r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    16.873    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/p_0_in[6]
    SLICE_X30Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X30Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X30Y5          FDCE (Hold_fdce_C_D)         0.124    13.029    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.029    
                         arrival time                          16.873    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.846ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.822%)  route 0.160ns (53.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y6          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/Q
                         net (fo=1, routed)           0.160    16.830    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[13]
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.079    12.984    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.984    
                         arrival time                          16.830    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.847ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.978%)  route 0.159ns (53.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y5          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=1, routed)           0.159    16.829    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[12]
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.077    12.982    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -12.982    
                         arrival time                          16.829    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.850ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 12.538 - 11.719 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 16.520 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.554    16.520    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y68         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.164    16.684 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/Q
                         net (fo=1, routed)           0.116    16.800    ebaz4205_i/FILTER/axis2c_combine_0/inst/channel2_data[14]
    SLICE_X32Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.819    12.538    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X32Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.538    
                         clock uncertainty            0.355    12.893    
    SLICE_X32Y70         FDCE (Hold_fdce_C_D)         0.057    12.950    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.950    
                         arrival time                          16.800    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.855ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y6          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/Q
                         net (fo=1, routed)           0.154    16.823    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[14]
    SLICE_X28Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X28Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X28Y5          FDCE (Hold_fdce_C_D)         0.063    12.968    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.968    
                         arrival time                          16.823    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.857ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y5          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][20]/Q
                         net (fo=1, routed)           0.160    16.829    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[9]
    SLICE_X28Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X28Y5          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X28Y5          FDCE (Hold_fdce_C_D)         0.067    12.972    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.972    
                         arrival time                          16.829    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.861ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_out1_ebaz4205_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@11.719ns - clk_fpga_1 rise@15.625ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 12.550 - 11.719 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 16.528 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.108ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315    15.940    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    15.966 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.563    16.528    ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y5          FDRE                                         r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141    16.670 r  ebaz4205_i/DDC_FT/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][21]/Q
                         net (fo=1, routed)           0.150    16.820    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/channel2_data[10]
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    11.719 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812    12.531    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.162 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    11.690    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    11.719 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.831    12.550    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    12.550    
                         clock uncertainty            0.355    12.905    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.054    12.959    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.959    
                         arrival time                          16.820    
  -------------------------------------------------------------------
                         slack                                  3.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.668ns (13.222%)  route 4.384ns (86.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.744     3.052    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.759     7.329    ebaz4205_i/PS/DivideBy2_50MHz/inst/resetn
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.150     7.479 f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.625     8.104    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X17Y45         FDCE                                         f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.500    12.692    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk
    SLICE_X17Y45         FDCE                                         r  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X17Y45         FDCE (Recov_fdce_C_CLR)     -0.607    12.061    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.670ns (13.531%)  route 4.282ns (86.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.744     3.052    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.749     7.319    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.152     7.471 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.532     8.004    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.530    12.722    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/C
                         clock pessimism              0.116    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.613    12.071    ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.670ns (13.531%)  route 4.282ns (86.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.744     3.052    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.749     7.319    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.152     7.471 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.532     8.004    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.530    12.722    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism              0.116    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.613    12.071    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.670ns (13.531%)  route 4.282ns (86.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.744     3.052    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.749     7.319    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.152     7.471 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.532     8.004    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.530    12.722    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism              0.116    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.613    12.071    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.670ns (13.531%)  route 4.282ns (86.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.744     3.052    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          3.749     7.319    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.152     7.471 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.532     8.004    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        1.530    12.722    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism              0.116    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.613    12.071    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.207ns (9.944%)  route 1.875ns (90.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.585     0.926    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.695     2.785    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.043     2.828 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.179     3.007    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/C
                         clock pessimism             -0.029     1.183    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.159     1.024    ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.207ns (9.944%)  route 1.875ns (90.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.585     0.926    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.695     2.785    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.043     2.828 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.179     3.007    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.159     1.024    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.207ns (9.944%)  route 1.875ns (90.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.585     0.926    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.695     2.785    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.043     2.828 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.179     3.007    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.159     1.024    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.207ns (9.944%)  route 1.875ns (90.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.585     0.926    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.695     2.785    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.043     2.828 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.179     3.007    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X3Y80          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X3Y80          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X3Y80          FDCE (Remov_fdce_C_CLR)     -0.159     1.024    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.085ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.210ns (9.668%)  route 1.962ns (90.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.585     0.926    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X38Y16         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.728     2.817    ebaz4205_i/PS/DivideBy2_50MHz/inst/resetn
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.046     2.863 f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.234     3.098    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X17Y45         FDCE                                         f  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3253, routed)        0.831     1.201    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk
    SLICE_X17Y45         FDCE                                         r  ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.013    ebaz4205_i/PS/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  2.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.718ns (24.049%)  route 2.268ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.618 - 6.875 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.725     3.033    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.419     3.452 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.857     4.309    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.299     4.608 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.410     6.019    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y7           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.550     9.617    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y7           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.267     9.885    
                         clock uncertainty           -0.109     9.776    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.319     9.457    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.718ns (24.049%)  route 2.268ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.618 - 6.875 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.725     3.033    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.419     3.452 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.857     4.309    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.299     4.608 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.410     6.019    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y7           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.550     9.617    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y7           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.267     9.885    
                         clock uncertainty           -0.109     9.776    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.319     9.457    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.718ns (25.719%)  route 2.074ns (74.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.250     5.818    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y20          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.540     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y20          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.838    
                         clock uncertainty           -0.109     9.729    
    SLICE_X2Y20          FDPE (Recov_fdpe_C_PRE)     -0.359     9.370    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.718ns (25.719%)  route 2.074ns (74.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.250     5.818    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y20          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.540     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y20          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     9.838    
                         clock uncertainty           -0.109     9.729    
    SLICE_X2Y20          FDPE (Recov_fdpe_C_PRE)     -0.359     9.370    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.718ns (25.814%)  route 2.063ns (74.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.240     5.807    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y19          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.540     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y19          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230     9.838    
                         clock uncertainty           -0.109     9.729    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.359     9.370    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.718ns (27.201%)  route 1.922ns (72.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.098     5.666    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y18          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y18          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230     9.839    
                         clock uncertainty           -0.109     9.730    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.325    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.718ns (27.201%)  route 1.922ns (72.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.098     5.666    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y18          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y18          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     9.839    
                         clock uncertainty           -0.109     9.730    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.325    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.718ns (27.201%)  route 1.922ns (72.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.098     5.666    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y18          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y18          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230     9.839    
                         clock uncertainty           -0.109     9.730    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.405     9.325    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.718ns (27.201%)  route 1.922ns (72.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.098     5.666    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y18          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y18          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.839    
                         clock uncertainty           -0.109     9.730    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.371    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.718ns (27.201%)  route 1.922ns (72.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.718     3.026    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y13          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.419     3.445 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.269    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.299     4.568 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.098     5.666    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y18          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y18          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230     9.839    
                         clock uncertainty           -0.109     9.730    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.371    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  3.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.216%)  route 0.155ns (54.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.583     0.924    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.155     1.207    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y12          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.849     1.219    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y12          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X2Y12          FDPE (Remov_fdpe_C_PRE)     -0.149     0.789    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.216%)  route 0.155ns (54.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.583     0.924    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.155     1.207    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y12          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.849     1.219    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y12          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X2Y12          FDPE (Remov_fdpe_C_PRE)     -0.149     0.789    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.216%)  route 0.155ns (54.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.583     0.924    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.155     1.207    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y12          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.849     1.219    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y12          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X2Y12          FDPE (Remov_fdpe_C_PRE)     -0.149     0.789    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.598%)  route 0.232ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.582     0.923    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y12          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.232     1.282    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X4Y11          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.851     1.221    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y11          FDPE (Remov_fdpe_C_PRE)     -0.125     0.815    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.598%)  route 0.232ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.582     0.923    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y12          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.232     1.282    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X4Y11          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.851     1.221    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y11          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y11          FDPE (Remov_fdpe_C_PRE)     -0.125     0.815    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.686%)  route 0.318ns (71.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.586     0.927    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.318     1.373    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y3           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.851     1.221    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y3           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y3           FDPE (Remov_fdpe_C_PRE)     -0.125     0.834    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.686%)  route 0.318ns (71.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.586     0.927    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y0           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.318     1.373    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y3           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.851     1.221    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y3           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y3           FDPE (Remov_fdpe_C_PRE)     -0.125     0.834    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.151%)  route 0.275ns (54.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.579     0.920    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y14          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.048 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.133    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.098     1.231 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.189     1.420    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y16          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.844     1.214    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y16          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.151%)  route 0.275ns (54.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.579     0.920    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y14          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.048 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.133    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.098     1.231 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.189     1.420    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y16          FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.844     1.214    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y16          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.151%)  route 0.275ns (54.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.579     0.920    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y14          FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.048 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.133    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.098     1.231 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.189     1.420    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y16          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.844     1.214    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y16          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.933    
    SLICE_X1Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ebaz4205_clk_wiz_0_0
  To Clock:  clk_out1_ebaz4205_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -1.487ns,  Total Violation      -44.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.580ns (12.210%)  route 4.170ns (87.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.870     6.403    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y4          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.580ns (12.210%)  route 4.170ns (87.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.870     6.403    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y4          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[15]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.580ns (12.210%)  route 4.170ns (87.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.870     6.403    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y4          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.580ns (12.210%)  route 4.170ns (87.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.870     6.403    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y4          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y4          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.869     6.402    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.869     6.402    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.869     6.402    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.869     6.402    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.869     6.402    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X29Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X29Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.580ns (12.275%)  route 4.145ns (87.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.406 - 3.906 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.677     1.677    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.653     1.653    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          3.300     5.409    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/aresetn
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.845     6.378    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tvalid_reg_i_1_n_0
    SLICE_X26Y3          FDCE                                         f  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        1.487     5.394    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.216 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.815    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        1.499     5.406    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/clk
    SLICE_X26Y3          FDCE                                         r  ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.010     5.396    
                         clock uncertainty           -0.078     5.318    
    SLICE_X26Y3          FDCE (Recov_fdce_C_CLR)     -0.402     4.916    ebaz4205_i/FILTER_FT/axis2c_combine_FT/inst/tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.916    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 -1.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.462%)  route 0.821ns (81.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     0.554    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.591     1.285    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X15Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.231     1.561    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X15Y78         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.818     0.818    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X15Y78         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X15Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.721    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.462%)  route 0.821ns (81.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     0.554    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.591     1.285    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X15Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.231     1.561    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X15Y78         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.818     0.818    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X15Y78         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X15Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.721    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.462%)  route 0.821ns (81.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     0.554    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.591     1.285    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X15Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.231     1.561    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X15Y78         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.818     0.818    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X15Y78         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X15Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.721    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.462%)  route 0.821ns (81.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     0.546    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     0.554    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.591     1.285    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/resetn
    SLICE_X15Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2/O
                         net (fo=4, routed)           0.231     1.561    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_i_2_n_0
    SLICE_X15Y78         FDCE                                         f  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     0.812    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.818     0.818    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/clk
    SLICE_X15Y78         FDCE                                         r  ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg/C
                         clock pessimism             -0.005     0.813    
    SLICE_X15Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.721    ebaz4205_i/FILTER_FT/reset_lengthener_0/inst/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             4.822ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.714%)  route 0.757ns (80.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 4.726 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.205     9.310    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X35Y70         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.820     4.726    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.495    
                         clock uncertainty            0.078     4.572    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.085     4.487    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           9.310    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.561%)  route 0.765ns (80.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 4.727 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.213     9.317    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X35Y69         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.821     4.727    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.496    
                         clock uncertainty            0.078     4.573    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.085     4.488    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           9.317    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.561%)  route 0.765ns (80.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 4.727 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.213     9.317    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X35Y69         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.821     4.727    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.496    
                         clock uncertainty            0.078     4.573    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.085     4.488    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           9.317    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.561%)  route 0.765ns (80.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 4.727 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.213     9.317    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X35Y69         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.821     4.727    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.496    
                         clock uncertainty            0.078     4.573    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.085     4.488    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           9.317    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.561%)  route 0.765ns (80.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 4.727 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.213     9.317    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X35Y69         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.821     4.727    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X35Y69         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.496    
                         clock uncertainty            0.078     4.573    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.085     4.488    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           9.317    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.870ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ebaz4205_clk_wiz_0_0  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out1_ebaz4205_clk_wiz_0_0 fall@3.906ns - clk_out1_ebaz4205_clk_wiz_0_0 rise@7.812ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.373%)  route 0.826ns (81.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 4.725 - 3.906 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 8.366 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ebaz4205_clk_wiz_0_0 rise edge)
                                                      7.812     7.812 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.812 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.546     8.358    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     7.305 r  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     7.786    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     7.812 r  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.554     8.366    ebaz4205_i/PS/proc_sys_reset_128M/U0/slowest_sync_clk
    SLICE_X23Y64         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     8.507 r  ebaz4205_i/PS/proc_sys_reset_128M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.552     9.059    ebaz4205_i/FILTER/axis2c_combine_0/inst/aresetn
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.045     9.104 f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1/O
                         net (fo=34, routed)          0.274     9.379    ebaz4205_i/FILTER/axis2c_combine_0/inst/tvalid_reg_i_1_n_0
    SLICE_X32Y70         FDCE                                         f  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ebaz4205_clk_wiz_0_0 fall edge)
                                                      3.906     3.906 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.906 f  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1167, routed)        0.812     4.718    ebaz4205_i/PS/clk_wiz_128M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.349 f  ebaz4205_i/PS/clk_wiz_128M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.877    ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.906 f  ebaz4205_i/PS/clk_wiz_128M/inst/clkout1_buf/O
                         net (fo=8661, routed)        0.819     4.725    ebaz4205_i/FILTER/axis2c_combine_0/inst/clk
    SLICE_X32Y70         FDCE                                         r  ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.231     4.494    
                         clock uncertainty            0.078     4.571    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.063     4.508    ebaz4205_i/FILTER/axis2c_combine_0/inst/tdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.508    
                         arrival time                           9.379    
  -------------------------------------------------------------------
                         slack                                  4.870    





