#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fdba97061e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdba9706350 .scope module, "test_cpu" "test_cpu" 3 4;
 .timescale -9 -12;
v0x7fdba971eef0_0 .var "clk", 0 0;
S_0x7fdba97077b0 .scope begin, "$unm_blk_48" "$unm_blk_48" 3 19, 3 19 0, S_0x7fdba9706350;
 .timescale -9 -12;
v0x7fdba9707970_0 .var "data_file", 31 0;
v0x7fdba9717990_0 .var/i "file", 31 0;
v0x7fdba9717a30_0 .var/i "i", 31 0;
v0x7fdba9717ae0_0 .var "line", 255 0;
S_0x7fdba9717b90 .scope module, "cpu_inst" "CPU" 3 9, 4 251 0, S_0x7fdba9706350;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
v0x7fdba971e340_0 .net "CLK", 0 0, v0x7fdba971eef0_0;  1 drivers
v0x7fdba971e3e0_0 .net "EX_MEM", 63 0, v0x7fdba9718890_0;  1 drivers
v0x7fdba971e4c0_0 .net "ID_EX", 95 0, v0x7fdba9719a80_0;  1 drivers
v0x7fdba971e590_0 .var "IF_ID", 31 0;
v0x7fdba971e620_0 .net "MEM_WB", 95 0, v0x7fdba971af10_0;  1 drivers
L_0x7fdbaa4834d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fdba971e730_0 .net *"_ivl_17", 3 0, L_0x7fdbaa4834d0;  1 drivers
v0x7fdba971e7c0_0 .net *"_ivl_2", 29 0, L_0x7fdba971f000;  1 drivers
L_0x7fdbaa483008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdba971e850_0 .net *"_ivl_4", 1 0, L_0x7fdbaa483008;  1 drivers
v0x7fdba971e900_0 .var "data_mem_address", 31 0;
v0x7fdba971ea30_0 .net "data_mem_data", 31 0, v0x7fdba971c310_0;  1 drivers
v0x7fdba971eac0_0 .var "data_mem_edit_serial", 64 0;
v0x7fdba971eb50_0 .net "fetch_address", 31 0, L_0x7fdba971f0a0;  1 drivers
v0x7fdba971ec00_0 .net "instruction", 31 0, v0x7fdba971d900_0;  1 drivers
v0x7fdba971ecb0_0 .var "pc", 31 0;
v0x7fdba971ed50_0 .net "write_data", 31 0, v0x7fdba971bc10_0;  1 drivers
v0x7fdba971edf0_0 .net "write_reg", 4 0, L_0x7fdba9721080;  1 drivers
L_0x7fdba971f000 .part v0x7fdba971ecb0_0, 2, 30;
L_0x7fdba971f0a0 .concat [ 30 2 0 0], L_0x7fdba971f000, L_0x7fdbaa483008;
L_0x7fdba9721080 .concat [ 1 4 0 0], v0x7fdba971b9e0_0, L_0x7fdbaa4834d0;
S_0x7fdba9717d80 .scope module, "EX_stage_inst" "EX_stage" 4 302, 4 98 0, S_0x7fdba9717b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 96 "ID_EX";
    .port_info 1 /OUTPUT 64 "EX_MEM";
v0x7fdba9718890_0 .var "EX_MEM", 63 0;
v0x7fdba9718930_0 .net "ID_EX", 95 0, v0x7fdba9719a80_0;  alias, 1 drivers
v0x7fdba97189d0_0 .var "aluOp", 2 0;
v0x7fdba9718a70_0 .var "alu_control", 2 0;
v0x7fdba9718b30_0 .net "alu_result", 31 0, v0x7fdba9718680_0;  1 drivers
v0x7fdba9718c00_0 .net "alu_zero", 0 0, L_0x7fdba97206b0;  1 drivers
v0x7fdba9718cb0_0 .var "final_result", 31 0;
v0x7fdba9718d40_0 .var "shift_result", 31 0;
E_0x7fdba9717f90 .event edge, v0x7fdba9718cb0_0, v0x7fdba9718930_0;
E_0x7fdba9717fe0 .event edge, v0x7fdba9718930_0, v0x7fdba9718d40_0, v0x7fdba9718680_0;
E_0x7fdba9718030 .event edge, v0x7fdba9718930_0;
E_0x7fdba9718080 .event edge, v0x7fdba97189d0_0, v0x7fdba9718930_0;
L_0x7fdba9720790 .part v0x7fdba9719a80_0, 0, 32;
L_0x7fdba9720830 .part v0x7fdba9719a80_0, 32, 32;
S_0x7fdba97180c0 .scope module, "my_alu" "alu" 4 144, 5 6 0, S_0x7fdba9717d80;
 .timescale -10 -10;
    .port_info 0 /INPUT 3 "alu_control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fdbaa483488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdba97183a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdbaa483488;  1 drivers
v0x7fdba9718460_0 .net/s "a", 31 0, L_0x7fdba9720790;  1 drivers
v0x7fdba9718510_0 .net "alu_control", 2 0, v0x7fdba9718a70_0;  1 drivers
v0x7fdba97185d0_0 .net/s "b", 31 0, L_0x7fdba9720830;  1 drivers
v0x7fdba9718680_0 .var "result", 31 0;
v0x7fdba9718770_0 .net "zero", 0 0, L_0x7fdba97206b0;  alias, 1 drivers
E_0x7fdba9718340 .event edge, v0x7fdba9718510_0, v0x7fdba9718460_0, v0x7fdba97185d0_0;
L_0x7fdba97206b0 .cmp/eq 32, L_0x7fdbaa483488, v0x7fdba9718680_0;
S_0x7fdba9718e20 .scope module, "ID_stage_inst" "ID_stage" 4 294, 4 32 0, S_0x7fdba9717b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /OUTPUT 96 "ID_EX";
L_0x7fdba9720230 .functor BUFZ 32, L_0x7fdba9720030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdba9720500 .functor BUFZ 32, L_0x7fdba97202e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdba97199f0_0 .net "CLOCK", 0 0, v0x7fdba971eef0_0;  alias, 1 drivers
v0x7fdba9719a80_0 .var "ID_EX", 95 0;
v0x7fdba9719b20_0 .net *"_ivl_0", 31 0, L_0x7fdba9720030;  1 drivers
v0x7fdba9719bd0_0 .net *"_ivl_10", 6 0, L_0x7fdba9720380;  1 drivers
L_0x7fdbaa483440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdba9719c70_0 .net *"_ivl_13", 1 0, L_0x7fdbaa483440;  1 drivers
v0x7fdba9719d60_0 .net *"_ivl_2", 6 0, L_0x7fdba97200d0;  1 drivers
L_0x7fdbaa4833f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdba9719e10_0 .net *"_ivl_5", 1 0, L_0x7fdbaa4833f8;  1 drivers
v0x7fdba9719ec0_0 .net *"_ivl_8", 31 0, L_0x7fdba97202e0;  1 drivers
v0x7fdba9719f70_0 .var "extended_imm", 31 0;
v0x7fdba971a080_0 .net "forwardA", 31 0, v0x7fdba97194e0_0;  1 drivers
v0x7fdba971a140_0 .net "forwardB", 31 0, v0x7fdba97195a0_0;  1 drivers
v0x7fdba971a1d0_0 .var "funct", 5 0;
v0x7fdba971a260_0 .var "immediate", 15 0;
v0x7fdba971a300_0 .net "instruction", 31 0, v0x7fdba971e590_0;  1 drivers
v0x7fdba971a3b0_0 .var "opcode", 5 0;
v0x7fdba971a460_0 .var "rd", 4 0;
v0x7fdba971a510_0 .net "read_data1", 31 0, L_0x7fdba9720230;  1 drivers
v0x7fdba971a6c0_0 .net "read_data2", 31 0, L_0x7fdba9720500;  1 drivers
v0x7fdba971a770 .array "regfile", 0 31, 31 0;
v0x7fdba971a810_0 .var "rs", 4 0;
v0x7fdba971a8d0_0 .var "rt", 4 0;
v0x7fdba971a960_0 .var "shamt", 4 0;
v0x7fdba971a9f0_0 .net "write_data", 31 0, v0x7fdba971bc10_0;  alias, 1 drivers
v0x7fdba971aa80_0 .net "write_reg", 4 0, L_0x7fdba9721080;  alias, 1 drivers
E_0x7fdba9719090/0 .event edge, v0x7fdba971a3b0_0, v0x7fdba9719650_0, v0x7fdba9719710_0, v0x7fdba971a460_0;
E_0x7fdba9719090/1 .event edge, v0x7fdba971a960_0, v0x7fdba971a1d0_0, v0x7fdba97194e0_0, v0x7fdba971a510_0;
E_0x7fdba9719090/2 .event edge, v0x7fdba97195a0_0, v0x7fdba971a6c0_0, v0x7fdba9719f70_0;
E_0x7fdba9719090 .event/or E_0x7fdba9719090/0, E_0x7fdba9719090/1, E_0x7fdba9719090/2;
E_0x7fdba9719120 .event edge, v0x7fdba971a260_0;
E_0x7fdba9719160 .event posedge, v0x7fdba97199f0_0;
E_0x7fdba97191b0 .event edge, v0x7fdba971a300_0;
L_0x7fdba9720030 .array/port v0x7fdba971a770, L_0x7fdba97200d0;
L_0x7fdba97200d0 .concat [ 5 2 0 0], v0x7fdba971a810_0, L_0x7fdbaa4833f8;
L_0x7fdba97202e0 .array/port v0x7fdba971a770, L_0x7fdba9720380;
L_0x7fdba9720380 .concat [ 5 2 0 0], v0x7fdba971a8d0_0, L_0x7fdbaa483440;
S_0x7fdba97191f0 .scope module, "fwdUnit" "ForwardingUnit" 4 69, 4 7 0, S_0x7fdba9718e20;
 .timescale -10 -10;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "forwardA";
    .port_info 5 /OUTPUT 32 "forwardB";
v0x7fdba97194e0_0 .var "forwardA", 31 0;
v0x7fdba97195a0_0 .var "forwardB", 31 0;
v0x7fdba9719650_0 .net "rs", 4 0, v0x7fdba971a810_0;  1 drivers
v0x7fdba9719710_0 .net "rt", 4 0, v0x7fdba971a8d0_0;  1 drivers
v0x7fdba97197c0_0 .net "write_data", 31 0, v0x7fdba971bc10_0;  alias, 1 drivers
v0x7fdba97198b0_0 .net "write_reg", 4 0, L_0x7fdba9721080;  alias, 1 drivers
E_0x7fdba9719480 .event edge, v0x7fdba97198b0_0, v0x7fdba9719650_0, v0x7fdba97197c0_0, v0x7fdba9719710_0;
S_0x7fdba971ab80 .scope module, "MEM_stage_inst" "MEM_stage" 4 305, 4 179 0, S_0x7fdba9717b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 64 "EX_MEM";
    .port_info 1 /INPUT 32 "data_mem_data";
    .port_info 2 /OUTPUT 96 "MEM_WB";
v0x7fdba971ae50_0 .net "EX_MEM", 63 0, v0x7fdba9718890_0;  alias, 1 drivers
v0x7fdba971af10_0 .var "MEM_WB", 95 0;
v0x7fdba971afb0_0 .net "MemRead", 0 0, L_0x7fdba9720b10;  1 drivers
v0x7fdba971b060_0 .net "MemWrite", 0 0, L_0x7fdba9720bb0;  1 drivers
v0x7fdba971b100_0 .net "MemtoReg", 0 0, L_0x7fdba97209f0;  1 drivers
v0x7fdba971b1e0_0 .net "RegWrite", 0 0, L_0x7fdba9720950;  1 drivers
v0x7fdba971b280_0 .net "data_mem_data", 31 0, v0x7fdba971c310_0;  alias, 1 drivers
v0x7fdba971b330_0 .var "mem_data", 31 0;
E_0x7fdba971adb0 .event edge, v0x7fdba971b100_0, v0x7fdba971b330_0, v0x7fdba9718890_0;
E_0x7fdba971ae00 .event edge, v0x7fdba971afb0_0, v0x7fdba971b280_0, v0x7fdba971b060_0, v0x7fdba9718890_0;
L_0x7fdba9720950 .part v0x7fdba9718890_0, 62, 1;
L_0x7fdba97209f0 .part v0x7fdba9718890_0, 61, 1;
L_0x7fdba9720b10 .part v0x7fdba9718890_0, 60, 1;
L_0x7fdba9720bb0 .part v0x7fdba9718890_0, 59, 1;
S_0x7fdba971b410 .scope module, "WB_stage_inst" "WB_stage" 4 311, 4 212 0, S_0x7fdba9717b90;
 .timescale -10 -10;
    .port_info 0 /INPUT 96 "MEM_WB";
    .port_info 1 /OUTPUT 32 "write_data";
    .port_info 2 /OUTPUT 5 "write_register";
    .port_info 3 /OUTPUT 1 "RegWrite";
v0x7fdba971b730_0 .net "ALU_result", 31 0, L_0x7fdba9720c50;  1 drivers
v0x7fdba971b7e0_0 .net "MEM_WB", 95 0, v0x7fdba971af10_0;  alias, 1 drivers
v0x7fdba971b8a0_0 .net "MemtoReg", 0 0, L_0x7fdba9720ef0;  1 drivers
v0x7fdba971b950_0 .net "RegDst", 0 0, L_0x7fdba9720e30;  1 drivers
v0x7fdba971b9e0_0 .var "RegWrite", 0 0;
v0x7fdba971bac0_0 .net "RegWrite_in", 0 0, L_0x7fdba9720f90;  1 drivers
v0x7fdba971bb60_0 .net "mem_data", 31 0, L_0x7fdba9720cf0;  1 drivers
v0x7fdba971bc10_0 .var "write_data", 31 0;
v0x7fdba971bcf0_0 .var "write_register", 4 0;
E_0x7fdba971b630 .event edge, v0x7fdba971bac0_0;
E_0x7fdba971b680 .event edge, v0x7fdba971b950_0, v0x7fdba971af10_0;
E_0x7fdba971b6c0 .event edge, v0x7fdba971b8a0_0, v0x7fdba971bb60_0, v0x7fdba971b730_0;
L_0x7fdba9720c50 .part v0x7fdba971af10_0, 0, 32;
L_0x7fdba9720cf0 .part v0x7fdba971af10_0, 64, 32;
L_0x7fdba9720e30 .part v0x7fdba971af10_0, 63, 1;
L_0x7fdba9720ef0 .part v0x7fdba971af10_0, 62, 1;
L_0x7fdba9720f90 .part v0x7fdba971af10_0, 61, 1;
S_0x7fdba971be40 .scope module, "data_memory" "MainMemory" 4 271, 6 5 0, S_0x7fdba9717b90;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v0x7fdba971c280_0 .net "CLOCK", 0 0, v0x7fdba971eef0_0;  alias, 1 drivers
v0x7fdba971c310_0 .var "DATA", 31 0;
v0x7fdba971c3c0 .array "DATA_RAM", 511 0, 31 0;
v0x7fdba971c470_0 .net "EDIT_SERIAL", 64 0, v0x7fdba971eac0_0;  1 drivers
L_0x7fdbaa4833b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdba971c510_0 .net "ENABLE", 0 0, L_0x7fdbaa4833b0;  1 drivers
v0x7fdba971c5f0_0 .net "FETCH_ADDRESS", 31 0, v0x7fdba971e900_0;  1 drivers
L_0x7fdbaa483368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdba971c6a0_0 .net "RESET", 0 0, L_0x7fdbaa483368;  1 drivers
L_0x7fdbaa483200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdba971c740_0 .net/2u *"_ivl_0", 31 0, L_0x7fdbaa483200;  1 drivers
L_0x7fdbaa4832d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdba971c7f0_0 .net/2u *"_ivl_14", 31 0, L_0x7fdbaa4832d8;  1 drivers
v0x7fdba971c900_0 .net *"_ivl_21", 0 0, L_0x7fdba971fd70;  1 drivers
L_0x7fdbaa483320 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fdba971c9b0_0 .net *"_ivl_22", 63 0, L_0x7fdbaa483320;  1 drivers
v0x7fdba971ca60_0 .net *"_ivl_5", 0 0, L_0x7fdba971f7e0;  1 drivers
L_0x7fdbaa483248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdba971cb10_0 .net/2u *"_ivl_6", 0 0, L_0x7fdbaa483248;  1 drivers
L_0x7fdbaa483290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdba971cbc0_0 .net/2u *"_ivl_8", 0 0, L_0x7fdbaa483290;  1 drivers
v0x7fdba971cc70_0 .net "a1", 63 0, L_0x7fdba971fcd0;  1 drivers
v0x7fdba971cd20_0 .net "c$app_arg", 0 0, L_0x7fdba971f940;  1 drivers
v0x7fdba971cdc0_0 .net "c$i", 31 0, L_0x7fdba971faa0;  1 drivers
v0x7fdba971cf50_0 .net/s "c$wild_app_arg", 63 0, L_0x7fdba971f660;  1 drivers
v0x7fdba971cfe0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7fdba971fb40;  1 drivers
v0x7fdba971d090_0 .net "ds", 63 0, L_0x7fdba971fe90;  1 drivers
v0x7fdba971d140_0 .var/i "i", 31 0;
v0x7fdba971d1f0_0 .var "ram_init", 16383 0;
v0x7fdba971d2a0_0 .net/s "wild", 63 0, L_0x7fdba971f660;  alias, 1 drivers
v0x7fdba971d360_0 .net/s "wild_0", 63 0, L_0x7fdba971fb40;  alias, 1 drivers
L_0x7fdba971f660 .concat [ 32 32 0 0], v0x7fdba971e900_0, L_0x7fdbaa483200;
L_0x7fdba971f7e0 .part v0x7fdba971eac0_0, 64, 1;
L_0x7fdba971f940 .functor MUXZ 1, L_0x7fdbaa483290, L_0x7fdbaa483248, L_0x7fdba971f7e0, C4<>;
L_0x7fdba971faa0 .part L_0x7fdba971fe90, 32, 32;
L_0x7fdba971fb40 .concat [ 32 32 0 0], L_0x7fdba971faa0, L_0x7fdbaa4832d8;
L_0x7fdba971fcd0 .part v0x7fdba971eac0_0, 0, 64;
L_0x7fdba971fd70 .part v0x7fdba971eac0_0, 64, 1;
L_0x7fdba971fe90 .functor MUXZ 64, L_0x7fdbaa483320, L_0x7fdba971fcd0, L_0x7fdba971fd70, C4<>;
S_0x7fdba971c0c0 .scope begin, "DATA_blockRam" "DATA_blockRam" 6 51, 6 51 0, S_0x7fdba971be40;
 .timescale -13 -13;
S_0x7fdba971d410 .scope module, "instruction_ram" "InstructionRAM" 4 260, 7 5 0, S_0x7fdba9717b90;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v0x7fdba971d820_0 .net "CLOCK", 0 0, v0x7fdba971eef0_0;  alias, 1 drivers
v0x7fdba971d900_0 .var "DATA", 31 0;
L_0x7fdbaa4830e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fdba971d9a0_0 .net "DATA_0", 63 0, L_0x7fdbaa4830e0;  1 drivers
L_0x7fdbaa4831b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdba971da50_0 .net "ENABLE", 0 0, L_0x7fdbaa4831b8;  1 drivers
v0x7fdba971daf0_0 .net "FETCH_ADDRESS", 31 0, L_0x7fdba971f0a0;  alias, 1 drivers
v0x7fdba971dbe0 .array "RAM", 511 0, 31 0;
L_0x7fdbaa483170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdba971dc80_0 .net "RESET", 0 0, L_0x7fdbaa483170;  1 drivers
L_0x7fdbaa483050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdba971dd20_0 .net/2u *"_ivl_0", 31 0, L_0x7fdbaa483050;  1 drivers
L_0x7fdbaa483098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdba971ddd0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdbaa483098;  1 drivers
v0x7fdba971dee0_0 .net/s "c$wild_app_arg", 63 0, L_0x7fdba971f250;  1 drivers
v0x7fdba971df90_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7fdba971f370;  1 drivers
v0x7fdba971e040_0 .net/s "wild", 63 0, L_0x7fdba971f250;  alias, 1 drivers
v0x7fdba971e100_0 .net/s "wild_0", 63 0, L_0x7fdba971f370;  alias, 1 drivers
v0x7fdba971e190_0 .net "x1", 31 0, L_0x7fdba971f520;  1 drivers
L_0x7fdbaa483128 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fdba971e220_0 .net "x1_projection", 63 0, L_0x7fdbaa483128;  1 drivers
L_0x7fdba971f250 .concat [ 32 32 0 0], L_0x7fdba971f0a0, L_0x7fdbaa483050;
L_0x7fdba971f370 .concat [ 32 32 0 0], L_0x7fdba971f520, L_0x7fdbaa483098;
L_0x7fdba971f520 .part L_0x7fdbaa483128, 32, 32;
S_0x7fdba971d650 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 7 41, 7 41 0, S_0x7fdba971d410;
 .timescale -13 -13;
    .scope S_0x7fdba971d410;
T_0 ;
    %vpi_call/w 7 38 "$readmemb", "instructions.bin", v0x7fdba971dbe0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fdba971d410;
T_1 ;
    %wait E_0x7fdba9719160;
    %fork t_1, S_0x7fdba971d650;
    %jmp t_0;
    .scope S_0x7fdba971d650;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdba971da50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fdba971d9a0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7fdba971e100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdba971dbe0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fdba971da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x7fdba971e040_0;
    %load/vec4a v0x7fdba971dbe0, 4;
    %assign/vec4 v0x7fdba971d900_0, 0;
T_1.2 ;
    %end;
    .scope S_0x7fdba971d410;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdba971be40;
T_2 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x7fdba971d1f0_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba971d140_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fdba971d140_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7fdba971d1f0_0;
    %load/vec4 v0x7fdba971d140_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x7fdba971d140_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x7fdba971c3c0, 4, 0;
    %load/vec4 v0x7fdba971d140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdba971d140_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fdba971be40;
T_3 ;
    %wait E_0x7fdba9719160;
    %fork t_3, S_0x7fdba971c0c0;
    %jmp t_2;
    .scope S_0x7fdba971c0c0;
t_3 ;
    %load/vec4 v0x7fdba971cd20_0;
    %load/vec4 v0x7fdba971c510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fdba971d090_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7fdba971d360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdba971c3c0, 0, 4;
T_3.0 ;
    %load/vec4 v0x7fdba971c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0x7fdba971d2a0_0;
    %load/vec4a v0x7fdba971c3c0, 4;
    %assign/vec4 v0x7fdba971c310_0, 0;
T_3.2 ;
    %end;
    .scope S_0x7fdba971be40;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdba97191f0;
T_4 ;
    %wait E_0x7fdba9719480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba97194e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba97195a0_0, 0, 32;
    %load/vec4 v0x7fdba97198b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fdba97198b0_0;
    %load/vec4 v0x7fdba9719650_0;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fdba97197c0_0;
    %store/vec4 v0x7fdba97194e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fdba97198b0_0;
    %load/vec4 v0x7fdba9719710_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fdba97197c0_0;
    %store/vec4 v0x7fdba97195a0_0, 0, 32;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdba9718e20;
T_5 ;
    %wait E_0x7fdba97191b0;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fdba971a3b0_0, 0, 6;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fdba971a810_0, 0, 5;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fdba971a8d0_0, 0, 5;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fdba971a460_0, 0, 5;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7fdba971a960_0, 0, 5;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fdba971a1d0_0, 0, 6;
    %load/vec4 v0x7fdba971a300_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fdba971a260_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdba9718e20;
T_6 ;
    %wait E_0x7fdba9719160;
    %load/vec4 v0x7fdba971aa80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fdba971a9f0_0;
    %load/vec4 v0x7fdba971aa80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdba971a770, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdba9718e20;
T_7 ;
    %wait E_0x7fdba9719120;
    %load/vec4 v0x7fdba971a260_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fdba971a260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdba9719f70_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdba9718e20;
T_8 ;
    %wait E_0x7fdba9719090;
    %load/vec4 v0x7fdba971a3b0_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 6;
    %load/vec4 v0x7fdba971a810_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 5;
    %load/vec4 v0x7fdba971a8d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 5;
    %load/vec4 v0x7fdba971a460_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 5;
    %load/vec4 v0x7fdba971a960_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 5;
    %load/vec4 v0x7fdba971a1d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 6;
    %load/vec4 v0x7fdba971a080_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7fdba971a510_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x7fdba971a080_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 32;
    %load/vec4 v0x7fdba971a140_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x7fdba971a6c0_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x7fdba971a140_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 32;
    %load/vec4 v0x7fdba9719f70_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9719a80_0, 4, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdba97180c0;
T_9 ;
    %wait E_0x7fdba9718340;
    %load/vec4 v0x7fdba9718510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %add;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %sub;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %and;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %or;
    %inv;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %or;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %xor;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7fdba9718460_0;
    %load/vec4 v0x7fdba97185d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fdba9718680_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdba9717d80;
T_10 ;
    %wait E_0x7fdba9718030;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdba97189d0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdba9717d80;
T_11 ;
    %wait E_0x7fdba9718080;
    %load/vec4 v0x7fdba97189d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fdba97189d0_0;
    %store/vec4 v0x7fdba9718a70_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fdba9717d80;
T_12 ;
    %wait E_0x7fdba9718030;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fdba9718d40_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdba9717d80;
T_13 ;
    %wait E_0x7fdba9717fe0;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 6, 0, 2;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fdba9718d40_0;
    %store/vec4 v0x7fdba9718cb0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fdba9718b30_0;
    %store/vec4 v0x7fdba9718cb0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fdba9717d80;
T_14 ;
    %wait E_0x7fdba9717f90;
    %load/vec4 v0x7fdba9718cb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9718890_0, 4, 32;
    %load/vec4 v0x7fdba9718930_0;
    %parti/s 32, 63, 7;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba9718890_0, 4, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fdba971ab80;
T_15 ;
    %wait E_0x7fdba971ae00;
    %load/vec4 v0x7fdba971afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fdba971b280_0;
    %store/vec4 v0x7fdba971b330_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fdba971b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fdba971ae50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fdba971b330_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba971b330_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdba971ab80;
T_16 ;
    %wait E_0x7fdba971adb0;
    %load/vec4 v0x7fdba971b100_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x7fdba971b330_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x7fdba971ae50_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba971af10_0, 4, 32;
    %load/vec4 v0x7fdba971ae50_0;
    %parti/s 27, 32, 7;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba971af10_0, 4, 32;
    %load/vec4 v0x7fdba971ae50_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdba971af10_0, 4, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdba971b410;
T_17 ;
    %wait E_0x7fdba971b6c0;
    %load/vec4 v0x7fdba971b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fdba971bb60_0;
    %store/vec4 v0x7fdba971bc10_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fdba971b730_0;
    %store/vec4 v0x7fdba971bc10_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fdba971b410;
T_18 ;
    %wait E_0x7fdba971b680;
    %load/vec4 v0x7fdba971b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fdba971b7e0_0;
    %parti/s 5, 54, 7;
    %store/vec4 v0x7fdba971bcf0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fdba971b7e0_0;
    %parti/s 5, 53, 7;
    %store/vec4 v0x7fdba971bcf0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fdba971b410;
T_19 ;
    %wait E_0x7fdba971b630;
    %load/vec4 v0x7fdba971bac0_0;
    %store/vec4 v0x7fdba971b9e0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fdba9717b90;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba971ecb0_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x7fdba9717b90;
T_21 ;
    %wait E_0x7fdba9719160;
    %load/vec4 v0x7fdba971ec00_0;
    %assign/vec4 v0x7fdba971e590_0, 0;
    %load/vec4 v0x7fdba971ecb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fdba971ecb0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fdba9717b90;
T_22 ;
    %wait E_0x7fdba9719160;
    %load/vec4 v0x7fdba971e3e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fdba971e900_0, 0;
    %load/vec4 v0x7fdba971e3e0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x7fdba971e3e0_0;
    %parti/s 32, 31, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 65;
    %assign/vec4 v0x7fdba971eac0_0, 0;
    %vpi_call/w 4 320 "$display", v0x7fdba971ea30_0 {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fdba9706350;
T_23 ;
    %delay 50000, 0;
    %load/vec4 v0x7fdba971eef0_0;
    %inv;
    %store/vec4 v0x7fdba971eef0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fdba9706350;
T_24 ;
    %fork t_5, S_0x7fdba97077b0;
    %jmp t_4;
    .scope S_0x7fdba97077b0;
t_5 ;
    %vpi_func 3 25 "$fopen" 32, "../../testcase/cpu_test/machine_code1.txt", "r" {0 0 0};
    %store/vec4 v0x7fdba9717990_0, 0, 32;
    %load/vec4 v0x7fdba9717990_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba9717a30_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fdba9717a30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_24.3, 5;
    %vpi_func 3 29 "$feof" 32, v0x7fdba9717990_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %vpi_call/w 3 30 "$fgets", v0x7fdba9717ae0_0, v0x7fdba9717990_0 {0 0 0};
    %vpi_call/w 3 31 "$sscanf", v0x7fdba9717ae0_0, "%b", &A<v0x7fdba971dbe0, v0x7fdba9717a30_0 > {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x7fdba9717a30_0;
    %store/vec4a v0x7fdba971dbe0, 4, 0;
T_24.5 ;
    %load/vec4 v0x7fdba9717a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdba9717a30_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %vpi_call/w 3 36 "$fclose", v0x7fdba9717990_0 {0 0 0};
    %jmp T_24.1;
T_24.0 ;
    %vpi_call/w 3 38 "$display", "Error: Cannot open machine_code1.txt" {0 0 0};
    %vpi_call/w 3 39 "$finish" {0 0 0};
T_24.1 ;
    %vpi_func 3 42 "$fopen" 32, "data.bin", "wb" {0 0 0};
    %store/vec4 v0x7fdba9707970_0, 0, 32;
    %load/vec4 v0x7fdba9707970_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdba9717a30_0, 0, 32;
T_24.8 ;
    %load/vec4 v0x7fdba9717a30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_24.9, 5;
    %vpi_call/w 3 45 "$fwrite", v0x7fdba9707970_0, "%b\012", &A<v0x7fdba971c3c0, v0x7fdba9717a30_0 > {0 0 0};
    %load/vec4 v0x7fdba9717a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdba9717a30_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %vpi_call/w 3 47 "$fclose", v0x7fdba9707970_0 {0 0 0};
    %jmp T_24.7;
T_24.6 ;
    %vpi_call/w 3 49 "$display", "Error: Cannot open data.bin" {0 0 0};
T_24.7 ;
    %end;
    .scope S_0x7fdba9706350;
t_4 %join;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "test_cpu.v";
    "./cpu.v";
    "./alu.v";
    "./MainMemory.v";
    "./InstructionRAM.v";
