---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-armiseldagtodag-cpp-/armdagtodagisel
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMDAGToDAGISel` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{ARMISelDAGToDAG.cpp}::ARMDAGToDAGISel</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a></>}>
<a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a> - This is the common base class used for SelectionDAG-based pattern-matching instruction selectors. <a href="/docs/api/classes/llvm/selectiondagisel/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a9b00c4b400eb555727d13d1292e39783">ARMDAGToDAGISel</a> ()=delete</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#a1cbc1a62d0b00069764e180d043dbcd1">ARMDAGToDAGISel</a> (ARMBaseTargetMachine &amp;tm, CodeGenOptLevel OptLevel)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a3aba79833f07342c466bde0a323d73e8">AddEmptyMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#aef57242c3df7463a7e378339813a44b1">AddEmptyMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, EVT InactiveTy)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a9b01ee7f237089a4c48ad886bd64226a">AddMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, SDValue PredicateMask)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a215b18faac672ac9ba2b5426e35470be">AddMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, SDValue PredicateMask, SDValue Inactive)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a37226c92059fca8bba6d329e08f93c3a">ComplexPatternFuncMutatesDAG</a> () const override</>}>
Return true as some complex patterns, like those that call canExtractShiftFromMul can modify the DAG inplace. <a href="#a37226c92059fca8bba6d329e08f93c3a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1334707d47cfcdc9557a2a8999297b48">getI32Imm</a> (unsigned Imm, const SDLoc &amp;dl)</>}>
getI32Imm - Return a target constant of type i32 with the specified value. <a href="#a1334707d47cfcdc9557a2a8999297b48">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac699970e87055703b65c2efc1609689c">hasNoVMLxHazardUse</a> (SDNode &#42;N) const</>}>
hasNoVMLxHazardUse - Return true if it&#39;s desirable to select a FP MLA / MLS node. <a href="#ac699970e87055703b65c2efc1609689c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49b12bb20bfe83cd2dff540bdc513838">is&#95;so&#95;imm</a> (unsigned Imm) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abcdddd276cae51582daadc80979e23cb">is&#95;so&#95;imm&#95;not</a> (unsigned Imm) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4e5be3ed681d1e38a442c45e957c3269">is&#95;t2&#95;so&#95;imm</a> (unsigned Imm) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad62b6e205d4853e3c486ccd93c456115">is&#95;t2&#95;so&#95;imm&#95;not</a> (unsigned Imm) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a97fccf6d0a26eb7a492eeecb241a93d0">IsAddressingMode5</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset, bool FP16)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad654e080e638af56fa90aa9e824b1c54">isShifterOpProfitable</a> (const SDValue &amp;Shift, ARM&#95;AM::ShiftOpc ShOpcVal, unsigned ShAmt)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aef3ca350fa266bbc7d421597cae9f11d">PreprocessISelDAG</a> () override</>}>
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts. <a href="#aef3ca350fa266bbc7d421597cae9f11d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3c04a21547ba76eeb03abf9a086444a3">runOnMachineFunction</a> (MachineFunction &amp;MF) override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a11372c88b31dcfd60fd4ef5d1bee8283">Select</a> (SDNode &#42;N) override</>}>
Main hook for targets to transform nodes into machine nodes. <a href="#a11372c88b31dcfd60fd4ef5d1bee8283">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af829baf84aa61aab9b55f9196427759a">SelectAddLikeOr</a> (SDNode &#42;Parent, SDValue N, SDValue &amp;Out)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2a883d3da363288434a1110d9c275f0">SelectAddrMode2OffsetImm</a> (SDNode &#42;Op, SDValue N, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60b48230d0fc952979f69fd95557ab3c">SelectAddrMode2OffsetImmPre</a> (SDNode &#42;Op, SDValue N, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a54dfd9d8e05d4813fa85c9877c0e270a">SelectAddrMode2OffsetReg</a> (SDNode &#42;Op, SDValue N, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abb5c2f66d44327ca2fceb3bf57801150">SelectAddrMode3</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2831c4e1d62a6a8ebe8754d541736f1b">SelectAddrMode3Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a35d7f28a8b4caff6a99ed653331205ff">SelectAddrMode5</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa00a4706052572feea4548563d36f878">SelectAddrMode5FP16</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae29a60720e41fdf677935d16ad9d3b5b">SelectAddrMode6</a> (SDNode &#42;Parent, SDValue N, SDValue &amp;Addr, SDValue &amp;Align)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abe588c29e26c909dcffe4c763aacaffe">SelectAddrMode6Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a561582d24bb367fbf303e5a349906800">SelectAddrModeImm12</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a075b3dafc91e9c39ed0f94ba7d604505">SelectAddrModePC</a> (SDValue N, SDValue &amp;Offset, SDValue &amp;Label)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad07286568f7af8cc03f4d3e7afc0b695">SelectAddrOffsetNone</a> (SDValue N, SDValue &amp;Base)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Min, int Max&gt;</>}
  type="bool"
  name={<><a href="#a19417d4f56c31835cfe0cd676435301a">SelectImmediateInRange</a> (SDValue N, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Min, int Max&gt;</>}
  type="bool"
  name={<><a href="#a19417d4f56c31835cfe0cd676435301a">SelectImmediateInRange</a> (SDValue N, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a32d2decc2fbd86ebc9e635bc3aaf56d9">SelectImmShifterOperand</a> (SDValue N, SDValue &amp;A, SDValue &amp;B, bool CheckProfitability=true)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8485253be2e78195ae26f28df0dd41d4">SelectLdStSOReg</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset, SDValue &amp;Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab301fda1e7e3cd7b76586ed7233df73a">SelectRegShifterOperand</a> (SDValue N, SDValue &amp;A, SDValue &amp;B, SDValue &amp;C, bool CheckProfitability=true)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3ce00bd4b67f193a67f5689b160e53a6">SelectShiftImmShifterOperand</a> (SDValue N, SDValue &amp;A, SDValue &amp;B)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa4fc3800778357b225faa099832a88a5">SelectShiftImmShifterOperandOneUse</a> (SDValue N, SDValue &amp;A, SDValue &amp;B)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad004df90c18c0f44a698c8b8a0c3b14e">SelectShiftRegShifterOperand</a> (SDValue N, SDValue &amp;A, SDValue &amp;B, SDValue &amp;C)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad8af30e8308663f140b6e9c6f91bb063">SelectT2AddrModeExclusive</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a65e22140b3d39a410fa91e454513eb7e">SelectT2AddrModeImm12</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#a4940db05905a9e557815bb2d99a5738f">SelectT2AddrModeImm7</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#a4940db05905a9e557815bb2d99a5738f">SelectT2AddrModeImm7</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#a3d5bdce97e969d809d962857d6f5af05">SelectT2AddrModeImm7Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9b71ec795bacb8b14faaed9a9e4ac5c3">SelectT2AddrModeImm7Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;OffImm, unsigned Shift)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#a3d5bdce97e969d809d962857d6f5af05">SelectT2AddrModeImm7Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#a8262e2c96f6ed0ff7a0a907eb5663354">SelectT2AddrModeImm8</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a40652af63f9696254b04540a0d699c8b">SelectT2AddrModeImm8</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#aec753c15bbadb0f5a4790c6894e5fcf9">SelectT2AddrModeImm8</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5d23fd57cf4c733f4a9d76ae11f00b4a">SelectT2AddrModeImm8Offset</a> (SDNode &#42;Op, SDValue N, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a727eda518f4ada7109bb391d66f576e9">SelectT2AddrModeSoReg</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffReg, SDValue &amp;ShImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#adf95459d72259dcba7c222a194d09439">SelectTAddrModeImm7</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Shift&gt;</>}
  type="bool"
  name={<><a href="#adf95459d72259dcba7c222a194d09439">SelectTAddrModeImm7</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a67de03b6453d6cb0302cb42a21351422">SelectThumbAddrModeImm5S</a> (SDValue N, unsigned Scale, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae3e7c96a69728e825dce3cd81491edc0">SelectThumbAddrModeImm5S1</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0d9cae290c29ebccc059dcf258454028">SelectThumbAddrModeImm5S2</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb1cf0f839f283d5ac763183b0bd8a0a">SelectThumbAddrModeImm5S4</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9a153a18768a8b602fbac7c74461fdce">SelectThumbAddrModeRR</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a72e1b557f03f315627084e2ab508adaa">SelectThumbAddrModeRRSext</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a01be2a14188ac612c910c9043ae037e1">SelectThumbAddrModeSP</a> (SDValue N, SDValue &amp;Base, SDValue &amp;OffImm)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a3aba79833f07342c466bde0a323d73e8">AddEmptyMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#aef57242c3df7463a7e378339813a44b1">AddEmptyMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, EVT InactiveTy)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a9b01ee7f237089a4c48ad886bd64226a">AddMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, SDValue PredicateMask)</>}>
Helper functions for setting up clusters of MVE predication operands. <a href="#a9b01ee7f237089a4c48ad886bd64226a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename SDValueVector&gt;</>}
  type="void"
  name={<><a href="#a215b18faac672ac9ba2b5426e35470be">AddMVEPredicateToOps</a> (SDValueVector &amp;Ops, SDLoc Loc, SDValue PredicateMask, SDValue Inactive)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af5d420601cf452d730cd7fa1fe772ce0">canExtractShiftFromMul</a> (const SDValue &amp;N, unsigned MaxShift, unsigned &amp;PowerOfTwo, SDValue &amp;NewMulConst) const</>}>
Checks if N is a multiplication by a constant where we can extract out a power of two from the constant so that it can be used in a shift, but only if it simplifies the materialization of the constant. <a href="#af5d420601cf452d730cd7fa1fe772ce0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#aea0a96366f2dbf91cac7352c60c784f1">createDRegPairNode</a> (EVT VT, SDValue V0, SDValue V1)</>}>
Form a quad register from a pair of D registers. <a href="#aea0a96366f2dbf91cac7352c60c784f1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a0ae4462c1503039baf7da40021772338">createGPRPairNode</a> (EVT VT, SDValue V0, SDValue V1)</>}>
Form a GPRPair pseudo register from a pair of GPR regs. <a href="#a0ae4462c1503039baf7da40021772338">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a679f338f7aa3c389617e0f7d39da00da">createQRegPairNode</a> (EVT VT, SDValue V0, SDValue V1)</>}>
Form 4 consecutive D registers from a pair of Q registers. <a href="#a679f338f7aa3c389617e0f7d39da00da">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#ac4f7980102b68d33abb5d989fd272989">createQuadDRegsNode</a> (EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3)</>}>
Form 4 consecutive D registers. <a href="#ac4f7980102b68d33abb5d989fd272989">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a4835eb72dece7d044b707104d1554546">createQuadQRegsNode</a> (EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3)</>}>
Form 4 consecutive Q registers. <a href="#a4835eb72dece7d044b707104d1554546">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a96e2908ad373e07296fba1d2e6e08f88">createQuadSRegsNode</a> (EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3)</>}>
Form 4 consecutive S registers. <a href="#a96e2908ad373e07296fba1d2e6e08f88">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#ab7ec018e2e0fd8acb2843db5e7d47acb">createSRegPairNode</a> (EVT VT, SDValue V0, SDValue V1)</>}>
Form a D register from a pair of S registers. <a href="#ab7ec018e2e0fd8acb2843db5e7d47acb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9cfbace05ec122cd7403596c726f4fca">GetVLDSTAlign</a> (SDValue Align, const SDLoc &amp;dl, unsigned NumVecs, bool is64BitVector)</>}>
GetVLDSTAlign - Get the alignment (in bytes) for the alignment operand of a NEON VLD or VST instruction. <a href="#a9cfbace05ec122cd7403596c726f4fca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a24d007ebfea1b3c99eadfb8ce93745ca">replaceDAGValue</a> (const SDValue &amp;N, SDValue M)</>}>
Replace N with M in CurDAG, in a way that also ensures that M gets selected when N would have been selected. <a href="#a24d007ebfea1b3c99eadfb8ce93745ca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abda2cf81489bab809bd0e7ad2942d48e">SelectBaseMVE&#95;VMLLDAV</a> (SDNode &#42;N, bool Predicated, const uint16&#95;t &#42;OpcodesS, const uint16&#95;t &#42;OpcodesU, size&#95;t Stride, size&#95;t TySize)</>}>
Select long MVE vector reductions with two vector operands Stride is the number of vector element widths the instruction can operate on: 2 for long non-rounding variants, vml&#123;a,s&#125;ldav&#91;a&#93;&#91;x&#93;: &#91;i16, i32&#93; 1 for long rounding variants: vrml&#123;a,s&#125;ldavh&#91;a&#93;&#91;x&#93;: &#91;i32&#93; Stride is used when addressing the OpcodesS array which contains multiple opcodes for each element width. <a href="#abda2cf81489bab809bd0e7ad2942d48e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab615e39205eb5a422ac440120e853599">SelectCDE&#95;CXxD</a> (SDNode &#42;N, uint16&#95;t Opcode, size&#95;t NumExtraOps, bool HasAccum)</>}>
Select SelectCDE&#95;CXxD - Select CDE dual-GPR instruction (one of CX1D, CX1DA, CX2D, CX2DA, CX3, CX3DA). <a href="#ab615e39205eb5a422ac440120e853599">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a479575f1bbea13be522407cbbba5e3d1">SelectCMP&#95;SWAP</a> (SDNode &#42;N)</>}>
We&#39;ve got special pseudo-instructions for these. <a href="#a479575f1bbea13be522407cbbba5e3d1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a450b99e02ef302bfa8ebad236783474d">SelectCMPZ</a> (SDNode &#42;N, bool &amp;SwitchEQNEToPLMI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5984f175862ed08455752ef19e4f9d5e">SelectInlineAsmMemoryOperand</a> (const SDValue &amp;Op, InlineAsm::ConstraintCode ConstraintID, std::vector&lt; SDValue &gt; &amp;OutOps) override</>}>
SelectInlineAsmMemoryOperand - Implement addressing mode selection for inline asm expressions. <a href="#a5984f175862ed08455752ef19e4f9d5e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae1031310c8b2fd9474f77f2ffb93e7a1">SelectMVE&#95;LongShift</a> (SDNode &#42;N, uint16&#95;t Opcode, bool Immediate, bool HasSaturationOperand)</>}>
SelectMVE&#95;LongShift - Select MVE 64-bit scalar shift intrinsics. <a href="#ae1031310c8b2fd9474f77f2ffb93e7a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6eeee119afc574b3cd9a7b2ae7f17507">SelectMVE&#95;VADCSBC</a> (SDNode &#42;N, uint16&#95;t OpcodeWithCarry, uint16&#95;t OpcodeWithNoCarry, bool Add, bool Predicated)</>}>
SelectMVE&#95;VADCSBC - Select MVE vector add/sub-with-carry intrinsics. <a href="#a6eeee119afc574b3cd9a7b2ae7f17507">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aff17175d70d3c05a6c23aae695c09e40">SelectMVE&#95;VLD</a> (SDNode &#42;N, unsigned NumVecs, const uint16&#95;t &#42;const &#42;Opcodes, bool HasWriteback)</>}>
SelectMVE&#95;VLD - Select MVE interleaving load intrinsics. <a href="#aff17175d70d3c05a6c23aae695c09e40">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac3249c5fa4d7b65edb4aef902e326d98">SelectMVE&#95;VMLLDAV</a> (SDNode &#42;N, bool Predicated, const uint16&#95;t &#42;OpcodesS, const uint16&#95;t &#42;OpcodesU)</>}>
Select a 64-bit MVE vector reduction with two vector operands arm&#95;mve&#95;vmlldava&#95;&#91;predicated&#93;. <a href="#ac3249c5fa4d7b65edb4aef902e326d98">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aee5d04845b8f63ddeabd5395eb208978">SelectMVE&#95;VRMLLDAVH</a> (SDNode &#42;N, bool Predicated, const uint16&#95;t &#42;OpcodesS, const uint16&#95;t &#42;OpcodesU)</>}>
Select a 72-bit MVE vector rounding reduction with two vector operands int&#95;arm&#95;mve&#95;vrmlldavha&#91;&#95;predicated&#93;. <a href="#aee5d04845b8f63ddeabd5395eb208978">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7d388fb509d8ab3b83796e80d835b8bb">SelectMVE&#95;VSHLC</a> (SDNode &#42;N, bool Predicated)</>}>
SelectMVE&#95;VSHLC - Select MVE intrinsics for a shift that carries between vector lanes. <a href="#a7d388fb509d8ab3b83796e80d835b8bb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a87d0e99d3446e86b029a4a50cf5bb9ce">SelectMVE&#95;VxDUP</a> (SDNode &#42;N, const uint16&#95;t &#42;Opcodes, bool Wrapping, bool Predicated)</>}>
SelectMVE&#95;VxDUP - Select MVE incrementing-dup instructions. <a href="#a87d0e99d3446e86b029a4a50cf5bb9ce">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2099238c8d06b9079261e11a9aee5ea9">SelectMVE&#95;WB</a> (SDNode &#42;N, const uint16&#95;t &#42;Opcodes, bool Predicated)</>}>
SelectMVE&#95;WB - Select MVE writeback load/store intrinsics. <a href="#a2099238c8d06b9079261e11a9aee5ea9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad548b2d0419ebf2fc2b633776b255107">SelectVLD</a> (SDNode &#42;N, bool isUpdating, unsigned NumVecs, const uint16&#95;t &#42;DOpcodes, const uint16&#95;t &#42;QOpcodes0, const uint16&#95;t &#42;QOpcodes1)</>}>
SelectVLD - Select NEON load intrinsics. <a href="#ad548b2d0419ebf2fc2b633776b255107">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0598945f1f73d01e1df64e89285b2119">SelectVLDDup</a> (SDNode &#42;N, bool IsIntrinsic, bool isUpdating, unsigned NumVecs, const uint16&#95;t &#42;DOpcodes, const uint16&#95;t &#42;QOpcodes0=nullptr, const uint16&#95;t &#42;QOpcodes1=nullptr)</>}>
SelectVLDDup - Select NEON load-duplicate intrinsics. <a href="#a0598945f1f73d01e1df64e89285b2119">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a57f8287b3b738c0558107c85e6cc5402">SelectVLDSTLane</a> (SDNode &#42;N, bool IsLoad, bool isUpdating, unsigned NumVecs, const uint16&#95;t &#42;DOpcodes, const uint16&#95;t &#42;QOpcodes)</>}>
SelectVLDSTLane - Select NEON load/store lane intrinsics. <a href="#a57f8287b3b738c0558107c85e6cc5402">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6092dc6122c84f28ce490ebc51f12b02">SelectVST</a> (SDNode &#42;N, bool isUpdating, unsigned NumVecs, const uint16&#95;t &#42;DOpcodes, const uint16&#95;t &#42;QOpcodes0, const uint16&#95;t &#42;QOpcodes1)</>}>
SelectVST - Select NEON store intrinsics. <a href="#a6092dc6122c84f28ce490ebc51f12b02">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#acf147247e57748e026205f828ab1cc87">transferMemOperands</a> (SDNode &#42;Src, SDNode &#42;Dst)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa113441f069e745a1ee9638d02603290">transformFixedFloatingPointConversion</a> (SDNode &#42;N, SDNode &#42;FMul, bool IsUnsigned, bool FixedToFloat)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aebe5e4cae3fae460bc7359881af0a085">tryABSOp</a> (SDNode &#42;N)</>}>
Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>. <a href="#aebe5e4cae3fae460bc7359881af0a085">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a47fe61c7c7237cf1c9da65b28c8a32e5">tryARMIndexedLoad</a> (SDNode &#42;N)</>}>
Indexed (pre/post inc/dec) load matching code for <a href="/docs/api/namespaces/llvm/arm">ARM</a>. <a href="#a47fe61c7c7237cf1c9da65b28c8a32e5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a11b5866dd4e66e20ca4f5e7a6cb2872d">tryFMULFixed</a> (SDNode &#42;N, SDLoc dl)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7cec670b066dfb9875920bddb0ed3905">tryFP&#95;TO&#95;INT</a> (SDNode &#42;N, SDLoc dl)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a782f25bc14a578a3de336a1e7d76623d">tryInlineAsm</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1cc8476cbf6297ffd77be8329accc6b8">tryInsertVectorElt</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a05a65f666f9d1eea34af6b0994d5807b">tryMVEIndexedLoad</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa9e5ecc158cb6047492b1a53d03b1b72">tryReadRegister</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2a4d3e79b774223f64dc7ce233bea714">tryT1IndexedLoad</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa35507e4c3f200cc15afba082eaa1f42">tryT2IndexedLoad</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a164536f9876d0329087b74dabd97fdf6">tryV6T2BitfieldExtractOp</a> (SDNode &#42;N, bool isSigned)</>}>
Try to select SBFX/UBFX instructions for <a href="/docs/api/namespaces/llvm/arm">ARM</a>. <a href="#a164536f9876d0329087b74dabd97fdf6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7437f0c5815ac920da1e7091dc129f22">tryWriteRegister</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;</>}
  name={<><a href="#ade622a5134ab02520eca55b4b3822caf">Subtarget</a></>}>
Subtarget - Keep a pointer to the <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> around so that we can make the right decision when generating code for different targets. <a href="#ade622a5134ab02520eca55b4b3822caf">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 54 of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.

<SectionDefinition>

## Public Constructors

### ARMDAGToDAGISel() {#a9b00c4b400eb555727d13d1292e39783}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::ARMDAGToDAGISel ()</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00060">60</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### ARMDAGToDAGISel() {#a1cbc1a62d0b00069764e180d043dbcd1}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::ARMDAGToDAGISel (<a href="/docs/api/classes/llvm/armbasetargetmachine">ARMBaseTargetMachine</a> &amp; tm, <a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</>}
  labels = {["inline", "explicit"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### AddEmptyMVEPredicateToOps() {#a3aba79833f07342c466bde0a323d73e8}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddEmptyMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l02550">2550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddEmptyMVEPredicateToOps() {#aef57242c3df7463a7e378339813a44b1}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddEmptyMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/structs/llvm/evt">EVT</a> InactiveTy)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l02557">2557</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddMVEPredicateToOps() {#a9b01ee7f237089a4c48ad886bd64226a}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PredicateMask)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l02532">2532</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddMVEPredicateToOps() {#a215b18faac672ac9ba2b5426e35470be}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PredicateMask, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Inactive)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l02540">2540</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### ComplexPatternFuncMutatesDAG() {#a37226c92059fca8bba6d329e08f93c3a}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::ComplexPatternFuncMutatesDAG () const</>}
  labels = {["inline", "virtual"]}>
Return true as some complex patterns, like those that call canExtractShiftFromMul can modify the DAG inplace.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00084">84</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### getI32Imm() {#a1334707d47cfcdc9557a2a8999297b48}

<MemberDefinition
  prototype={<>SDValue anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::getI32Imm (unsigned Imm, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl)</>}
  labels = {["inline"]}>
getI32Imm - Return a target constant of type i32 with the specified value.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00076">76</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### hasNoVMLxHazardUse() {#ac699970e87055703b65c2efc1609689c}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::hasNoVMLxHazardUse (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}>
hasNoVMLxHazardUse - Return true if it&#39;s desirable to select a FP MLA / MLS node.

VFP / NEON fp VMLA / VMLS instructions have special RAW hazards (at least on current <a href="/docs/api/namespaces/llvm/arm">ARM</a> implementations) which should be avoidded.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00086">86</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### is&#95;so&#95;imm() {#a49b12bb20bfe83cd2dff540bdc513838}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::is&#95;so&#95;imm (unsigned Imm) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00169">169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### is&#95;so&#95;imm&#95;not() {#abcdddd276cae51582daadc80979e23cb}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::is&#95;so&#95;imm&#95;not (unsigned Imm) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00173">173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### is&#95;t2&#95;so&#95;imm() {#a4e5be3ed681d1e38a442c45e957c3269}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::is&#95;t2&#95;so&#95;imm (unsigned Imm) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00177">177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### is&#95;t2&#95;so&#95;imm&#95;not() {#ad62b6e205d4853e3c486ccd93c456115}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::is&#95;t2&#95;so&#95;imm&#95;not (unsigned Imm) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00181">181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### IsAddressingMode5() {#a97fccf6d0a26eb7a492eeecb241a93d0}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::IsAddressingMode5 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, bool FP16)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00125">125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### isShifterOpProfitable() {#ad654e080e638af56fa90aa9e824b1c54}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::isShifterOpProfitable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Shift, <a href="/docs/api/namespaces/llvm/arm-am/#a76f5f9f36bbd9f03c844c5b565f239ef">ARM&#95;AM::ShiftOpc</a> ShOpcVal, unsigned ShAmt)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### PreprocessISelDAG() {#aef3ca350fa266bbc7d421597cae9f11d}

<MemberDefinition
  prototype="void ARMDAGToDAGISel::PreprocessISelDAG ()"
  labels = {["virtual"]}>
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00072">72</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#a3c04a21547ba76eeb03abf9a086444a3}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00065">65</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### Select() {#a11372c88b31dcfd60fd4ef5d1bee8283}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::Select (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["virtual"]}>
Main hook for targets to transform nodes into machine nodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00080">80</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddLikeOr() {#af829baf84aa61aab9b55f9196427759a}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddLikeOr (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Parent, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Out)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00109">109</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode2OffsetImm() {#ac2a883d3da363288434a1110d9c275f0}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode2OffsetImm (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode2OffsetImmPre() {#a60b48230d0fc952979f69fd95557ab3c}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00118">118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode2OffsetReg() {#a54dfd9d8e05d4813fa85c9877c0e270a}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode2OffsetReg (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode3() {#abb5c2f66d44327ca2fceb3bf57801150}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode3 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode3Offset() {#a2831c4e1d62a6a8ebe8754d541736f1b}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode3Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode5() {#a35d7f28a8b4caff6a99ed653331205ff}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode5 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode5FP16() {#aa00a4706052572feea4548563d36f878}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode5FP16 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00127">127</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode6() {#ae29a60720e41fdf677935d16ad9d3b5b}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode6 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Parent, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Align)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrMode6Offset() {#abe588c29e26c909dcffe4c763aacaffe}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrMode6Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00129">129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrModeImm12() {#a561582d24bb367fbf303e5a349906800}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrModeImm12 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrModePC() {#a075b3dafc91e9c39ed0f94ba7d604505}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrModePC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Label)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00131">131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrOffsetNone() {#ad07286568f7af8cc03f4d3e7afc0b695}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectAddrOffsetNone (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectImmediateInRange() {#a19417d4f56c31835cfe0cd676435301a}

<MemberDefinition
  template={<>template &lt;int Min, int Max&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectImmediateInRange (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00167">167</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectImmediateInRange() {#a19417d4f56c31835cfe0cd676435301a}

<MemberDefinition
  template={<>template &lt;int Min, int Max&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectImmediateInRange (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l01476">1476</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectImmShifterOperand() {#a32d2decc2fbd86ebc9e635bc3aaf56d9}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectImmShifterOperand (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; A, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; B, bool CheckProfitability=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00092">92</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectLdStSOReg() {#a8485253be2e78195ae26f28df0dd41d4}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectLdStSOReg (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00112">112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectRegShifterOperand() {#ab301fda1e7e3cd7b76586ed7233df73a}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectRegShifterOperand (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; A, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; B, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; C, bool CheckProfitability=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectShiftImmShifterOperand() {#a3ce00bd4b67f193a67f5689b160e53a6}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectShiftImmShifterOperand (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; A, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; B)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00099">99</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectShiftImmShifterOperandOneUse() {#aa4fc3800778357b225faa099832a88a5}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectShiftImmShifterOperandOneUse (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; A, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; B)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectShiftRegShifterOperand() {#ad004df90c18c0f44a698c8b8a0c3b14e}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectShiftRegShifterOperand (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; A, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; B, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; C)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00094">94</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeExclusive() {#ad8af30e8308663f140b6e9c6f91bb063}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeExclusive (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm12() {#a65e22140b3d39a410fa91e454513eb7e}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeImm12 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00149">149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm7() {#a4940db05905a9e557815bb2d99a5738f}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm7 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00161">161</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm7() {#a4940db05905a9e557815bb2d99a5738f}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm7 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l01407">1407</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm7Offset() {#a3d5bdce97e969d809d962857d6f5af05}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm7Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00157">157</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm7Offset() {#a9b71ec795bacb8b14faaed9a9e4ac5c3}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeImm7Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm, unsigned Shift)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00158">158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm7Offset() {#a3d5bdce97e969d809d962857d6f5af05}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm7Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l01435">1435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm8() {#a8262e2c96f6ed0ff7a0a907eb5663354}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm8 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm8() {#a40652af63f9696254b04540a0d699c8b}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectT2AddrModeImm8 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00152">152</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm8() {#aec753c15bbadb0f5a4790c6894e5fcf9}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeImm8 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l01336">1336</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeImm8Offset() {#a5d23fd57cf4c733f4a9d76ae11f00b4a}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeImm8Offset (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectT2AddrModeSoReg() {#a727eda518f4ada7109bb391d66f576e9}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectT2AddrModeSoReg (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffReg, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ShImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00162">162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectTAddrModeImm7() {#adf95459d72259dcba7c222a194d09439}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectTAddrModeImm7 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00146">146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectTAddrModeImm7() {#adf95459d72259dcba7c222a194d09439}

<MemberDefinition
  template={<>template &lt;unsigned Shift&gt;</>}
  prototype={<>bool anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::SelectTAddrModeImm7 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l01252">1252</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeImm5S() {#a67de03b6453d6cb0302cb42a21351422}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeImm5S (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned Scale, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00136">136</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeImm5S1() {#ae3e7c96a69728e825dce3cd81491edc0}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeImm5S1 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00138">138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeImm5S2() {#a0d9cae290c29ebccc059dcf258454028}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeImm5S2 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00140">140</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeImm5S4() {#acb1cf0f839f283d5ac763183b0bd8a0a}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeImm5S4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00142">142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeRR() {#a9a153a18768a8b602fbac7c74461fdce}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeRR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeRRSext() {#a72e1b557f03f315627084e2ab508adaa}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeRRSext (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00135">135</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectThumbAddrModeSP() {#a01be2a14188ac612c910c9043ae037e1}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectThumbAddrModeSP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OffImm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00144">144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### AddEmptyMVEPredicateToOps() {#a3aba79833f07342c466bde0a323d73e8}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddEmptyMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00234">234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddEmptyMVEPredicateToOps() {#aef57242c3df7463a7e378339813a44b1}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddEmptyMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/structs/llvm/evt">EVT</a> InactiveTy)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00236">236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddMVEPredicateToOps() {#a9b01ee7f237089a4c48ad886bd64226a}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PredicateMask)</>}>
Helper functions for setting up clusters of MVE predication operands.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00227">227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### AddMVEPredicateToOps() {#a215b18faac672ac9ba2b5426e35470be}

<MemberDefinition
  template={<>template &lt;typename SDValueVector&gt;</>}
  prototype={<>void anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::AddMVEPredicateToOps (SDValueVector &amp; Ops, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> Loc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PredicateMask, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Inactive)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00230">230</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### canExtractShiftFromMul() {#af5d420601cf452d730cd7fa1fe772ce0}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::canExtractShiftFromMul (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; N, unsigned MaxShift, unsigned &amp; PowerOfTwo, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewMulConst) const</>}>
Checks if N is a multiplication by a constant where we can extract out a power of two from the constant so that it can be used in a shift, but only if it simplifies the materialization of the constant.

Returns true if it is, and assigns to PowerOfTwo the power of two that should be extracted out and to NewMulConst the new constant to be multiplied by.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00347">347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createDRegPairNode() {#aea0a96366f2dbf91cac7352c60c784f1}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createDRegPairNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1)</>}>
Form a quad register from a pair of D registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00330">330</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createGPRPairNode() {#a0ae4462c1503039baf7da40021772338}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createGPRPairNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1)</>}>
Form a GPRPair pseudo register from a pair of GPR regs.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00328">328</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createQRegPairNode() {#a679f338f7aa3c389617e0f7d39da00da}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createQRegPairNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1)</>}>
Form 4 consecutive D registers from a pair of Q registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00331">331</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createQuadDRegsNode() {#ac4f7980102b68d33abb5d989fd272989}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createQuadDRegsNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V2, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V3)</>}>
Form 4 consecutive D registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00335">335</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createQuadQRegsNode() {#a4835eb72dece7d044b707104d1554546}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createQuadQRegsNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V2, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V3)</>}>
Form 4 consecutive Q registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00336">336</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createQuadSRegsNode() {#a96e2908ad373e07296fba1d2e6e08f88}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createQuadSRegsNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V2, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V3)</>}>
Form 4 consecutive S registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00334">334</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### createSRegPairNode() {#ab7ec018e2e0fd8acb2843db5e7d47acb}

<MemberDefinition
  prototype={<>SDNode &#42; ARMDAGToDAGISel::createSRegPairNode (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1)</>}>
Form a D register from a pair of S registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00329">329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### GetVLDSTAlign() {#a9cfbace05ec122cd7403596c726f4fca}

<MemberDefinition
  prototype={<>SDValue ARMDAGToDAGISel::GetVLDSTAlign (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Align, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, unsigned NumVecs, bool is64BitVector)</>}>
GetVLDSTAlign - Get the alignment (in bytes) for the alignment operand of a NEON VLD or VST instruction.

The supported values depend on the number of registers being loaded.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00339">339</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### replaceDAGValue() {#a24d007ebfea1b3c99eadfb8ce93745ca}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::replaceDAGValue (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> M)</>}>
Replace N with M in CurDAG, in a way that also ensures that M gets selected when N would have been selected.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00352">352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectBaseMVE&#95;VMLLDAV() {#abda2cf81489bab809bd0e7ad2942d48e}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectBaseMVE&#95;VMLLDAV (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool Predicated, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesU, size&#95;t Stride, size&#95;t TySize)</>}>
Select long MVE vector reductions with two vector operands Stride is the number of vector element widths the instruction can operate on: 2 for long non-rounding variants, vml&#123;a,s&#125;ldav&#91;a&#93;&#91;x&#93;: &#91;i16, i32&#93; 1 for long rounding variants: vrml&#123;a,s&#125;ldavh&#91;a&#93;&#91;x&#93;: &#91;i32&#93; Stride is used when addressing the OpcodesS array which contains multiple opcodes for each element width.

TySize is the index into the list of element types listed above

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00261">261</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectCDE&#95;CXxD() {#ab615e39205eb5a422ac440120e853599}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectCDE&#95;CXxD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, uint16&#95;t Opcode, size&#95;t NumExtraOps, bool HasAccum)</>}>
Select SelectCDE&#95;CXxD - Select CDE dual-GPR instruction (one of CX1D, CX1DA, CX2D, CX2DA, CX3, CX3DA).

<ul>
<li><code>NumExtraOps</code> number of extra operands besides the coprocossor, the accumulator and the immediate operand, i.e. 0 for CX1&#42;, 1 for CX2&#42;, 2 for CX3&#42;</li>
<li><code>HasAccum</code> whether the instruction has an accumulator operand</li>
</ul>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00293">293</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectCMP&#95;SWAP() {#a479575f1bbea13be522407cbbba5e3d1}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectCMP&#95;SWAP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
We&#39;ve got special pseudo-instructions for these.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00319">319</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectCMPZ() {#a450b99e02ef302bfa8ebad236783474d}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectCMPZ (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool &amp; SwitchEQNEToPLMI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00317">317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectInlineAsmMemoryOperand() {#a5984f175862ed08455752ef19e4f9d5e}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::SelectInlineAsmMemoryOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Op, <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a> ConstraintID, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutOps)</>}
  labels = {["virtual"]}>
SelectInlineAsmMemoryOperand - Implement addressing mode selection for inline asm expressions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00323">323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;LongShift() {#ae1031310c8b2fd9474f77f2ffb93e7a1}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;LongShift (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, uint16&#95;t Opcode, bool Immediate, bool HasSaturationOperand)</>}>
SelectMVE&#95;LongShift - Select MVE 64-bit scalar shift intrinsics.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00242">242</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VADCSBC() {#a6eeee119afc574b3cd9a7b2ae7f17507}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VADCSBC (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, uint16&#95;t OpcodeWithCarry, uint16&#95;t OpcodeWithNoCarry, bool Add, bool Predicated)</>}>
SelectMVE&#95;VADCSBC - Select MVE vector add/sub-with-carry intrinsics.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00246">246</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VLD() {#aff17175d70d3c05a6c23aae695c09e40}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VLD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned NumVecs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> &#42; Opcodes, bool HasWriteback)</>}>
SelectMVE&#95;VLD - Select MVE interleaving load intrinsics.

NumVecs should be 2 or 4. The opcode array specifies the instructions used for 8, 16 and 32-bit lane sizes respectively, and each pointer points to a set of NumVecs sub-opcodes used for the different stages (e.g. VLD20 versus VLD21) of each load family.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00279">279</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VMLLDAV() {#ac3249c5fa4d7b65edb4aef902e326d98}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VMLLDAV (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool Predicated, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesU)</>}>
Select a 64-bit MVE vector reduction with two vector operands arm&#95;mve&#95;vmlldava&#95;&#91;predicated&#93;.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00267">267</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VRMLLDAVH() {#aee5d04845b8f63ddeabd5395eb208978}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VRMLLDAVH (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool Predicated, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; OpcodesU)</>}>
Select a 72-bit MVE vector rounding reduction with two vector operands int&#95;arm&#95;mve&#95;vrmlldavha&#91;&#95;predicated&#93;.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00271">271</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VSHLC() {#a7d388fb509d8ab3b83796e80d835b8bb}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VSHLC (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool Predicated)</>}>
SelectMVE&#95;VSHLC - Select MVE intrinsics for a shift that carries between vector lanes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00251">251</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;VxDUP() {#a87d0e99d3446e86b029a4a50cf5bb9ce}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;VxDUP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; Opcodes, bool Wrapping, bool Predicated)</>}>
SelectMVE&#95;VxDUP - Select MVE incrementing-dup instructions.

Opcodes is an array of 3 elements for the 8, 16 and 32-bit lane sizes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00284">284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectMVE&#95;WB() {#a2099238c8d06b9079261e11a9aee5ea9}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectMVE&#95;WB (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; Opcodes, bool Predicated)</>}>
SelectMVE&#95;WB - Select MVE writeback load/store intrinsics.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectVLD() {#ad548b2d0419ebf2fc2b633776b255107}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectVLD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool isUpdating, unsigned NumVecs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; DOpcodes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes1)</>}>
SelectVLD - Select NEON load intrinsics.

NumVecs should be 1, 2, 3 or 4. The opcode arrays specify the instructions used for loads of D registers and even subregs and odd subregs of Q registers. For NumVecs &lt;= 2, QOpcodes1 is not used.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00206">206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectVLDDup() {#a0598945f1f73d01e1df64e89285b2119}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectVLDDup (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool IsIntrinsic, bool isUpdating, unsigned NumVecs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; DOpcodes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes0=nullptr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes1=nullptr)</>}>
SelectVLDDup - Select NEON load-duplicate intrinsics.

NumVecs should be 1, 2, 3 or 4. The opcode array specifies the instructions used for loading D registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00299">299</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectVLDSTLane() {#a57f8287b3b738c0558107c85e6cc5402}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectVLDSTLane (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool IsLoad, bool isUpdating, unsigned NumVecs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; DOpcodes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes)</>}>
SelectVLDSTLane - Select NEON load/store lane intrinsics.

NumVecs should be 2, 3 or 4. The opcode arrays specify the instructions used for load/store of D registers and Q registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00221">221</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectVST() {#a6092dc6122c84f28ce490ebc51f12b02}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::SelectVST (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool isUpdating, unsigned NumVecs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; DOpcodes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42; QOpcodes1)</>}>
SelectVST - Select NEON store intrinsics.

NumVecs should be 1, 2, 3 or 4. The opcode arrays specify the instructions used for stores of D registers and even subregs and odd subregs of Q registers. For NumVecs &lt;= 2, QOpcodes1 is not used.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00214">214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### transferMemOperands() {#acf147247e57748e026205f828ab1cc87}

<MemberDefinition
  prototype={<>void ARMDAGToDAGISel::transferMemOperands (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Src, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Dst)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00189">189</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### transformFixedFloatingPointConversion() {#aa113441f069e745a1ee9638d02603290}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::transformFixedFloatingPointConversion (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; FMul, bool IsUnsigned, bool FixedToFloat)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00198">198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryABSOp() {#aebe5e4cae3fae460bc7359881af0a085}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryABSOp (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>.

Target-independent combining lowers SELECT&#95;CC nodes of the form select&#95;cc setg&#91;ge&#93; X, 0, X, -X select&#95;cc setgt X, -1, X, -X select&#95;cc setl&#91;te&#93; X, 0, -X, X select&#95;cc setlt X, 1, -X, X which represent Integer ABS into: Y = sra (X, size(X)-1); sub (xor (X, Y), Y) <a href="/docs/api/namespaces/llvm/arm">ARM</a> instruction selection detects the latter and matches it to ARM::ABS or ARM::t2ABS machine node.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00310">310</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryARMIndexedLoad() {#a47fe61c7c7237cf1c9da65b28c8a32e5}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryARMIndexedLoad (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Indexed (pre/post inc/dec) load matching code for <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00192">192</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryFMULFixed() {#a11b5866dd4e66e20ca4f5e7a6cb2872d}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryFMULFixed (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> dl)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00196">196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryFP&#95;TO&#95;INT() {#a7cec670b066dfb9875920bddb0ed3905}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryFP&#95;TO&#95;INT (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> dl)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryInlineAsm() {#a782f25bc14a578a3de336a1e7d76623d}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryInlineAsm (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00315">315</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryInsertVectorElt() {#a1cc8476cbf6297ffd77be8329accc6b8}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryInsertVectorElt (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00307">307</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryMVEIndexedLoad() {#a05a65f666f9d1eea34af6b0994d5807b}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryMVEIndexedLoad (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00195">195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryReadRegister() {#aa9e5ecc158cb6047492b1a53d03b1b72}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryReadRegister (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00312">312</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryT1IndexedLoad() {#a2a4d3e79b774223f64dc7ce233bea714}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryT1IndexedLoad (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00193">193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryT2IndexedLoad() {#aa35507e4c3f200cc15afba082eaa1f42}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryT2IndexedLoad (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00194">194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryV6T2BitfieldExtractOp() {#a164536f9876d0329087b74dabd97fdf6}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryV6T2BitfieldExtractOp (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool isSigned)</>}>
Try to select SBFX/UBFX instructions for <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00305">305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryWriteRegister() {#a7437f0c5815ac920da1e7091dc129f22}

<MemberDefinition
  prototype={<>bool ARMDAGToDAGISel::tryWriteRegister (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00313">313</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Subtarget {#ade622a5134ab02520eca55b4b3822caf}

<MemberDefinition
  prototype={<>const ARMSubtarget&#42; anonymous&#95;namespace&#123;ARMISelDAGToDAG.cpp&#125;::ARMDAGToDAGISel::Subtarget</>}>
Subtarget - Keep a pointer to the <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> around so that we can make the right decision when generating code for different targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp/#l00057">57</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/arm/armiseldagtodag-cpp">ARMISelDAGToDAG.cpp</a></li>
</ul>

</DoxygenPage>
