library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std;

entity VIC is port(
	CLK, RST, IRQ_SERV, IRQ0, IRQ1 : in std_logic;
	IRQ : out std_logic;
	VICPC : out std_logic_vector(31 downto 0));