Command: vcs -full64 +v2k -timescale=1ns/1ns -debug_acc+all -sverilog -o add_tc_16_16 \
-l ../rpt/compile.log 	 -f ../../src/file_list.f
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Tue Dec  5 21:42:55 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../src/tb_add_tc_16_16.v'
Parsing design file '../../src/add_tc_16_16.v'
Parsing design file '../../src/carry4.v'
Top Level Modules:
       tb_add_tc_16_16
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/home/ICer/homework/Verilog/ch4-5/Prj_2.2/sim/script/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../add_tc_16_16.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../add_tc_16_16 ]; then chmod -x ../add_tc_16_16; fi
g++  -o ../add_tc_16_16    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/add_tc_16_16.daidir/ \
-Wl,-rpath=./add_tc_16_16.daidir/ -Wl,-rpath='$ORIGIN'/add_tc_16_16.daidir//scsim.db.dir \
-rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
_123641_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../add_tc_16_16 up to date
make[1]: Leaving directory '/home/ICer/homework/Verilog/ch4-5/Prj_2.2/sim/script/csrc' \

CPU time: .752 seconds to compile + .891 seconds to elab + .819 seconds to link
